#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15c204170 .scope module, "fault_checker_tb" "fault_checker_tb" 2 3;
 .timescale -9 -12;
P_0x15c2042e0 .param/l "ES" 0 2 10, +C4<00000000000000000000000000000010>;
P_0x15c204320 .param/l "FRAC_SIZE" 0 2 11, +C4<00000000000000000000000000000011>;
P_0x15c204360 .param/l "FULL_NBITS" 0 2 8, +C4<00000000000000000000000000100000>;
P_0x15c2043a0 .param/l "TRUNC_NBITS" 0 2 9, +C4<00000000000000000000000000010000>;
v0x15c2c97b0_0 .var "A", 31 0;
v0x15c2c9860_0 .var "B", 31 0;
v0x15c2c9940_0 .net "fault", 0 0, v0x15c2c8f00_0;  1 drivers
v0x15c2c99d0_0 .var/i "infile", 31 0;
v0x15c2c9a60_0 .var/i "line_no", 31 0;
v0x15c2c9b50_0 .net "mode", 0 0, v0x15c2c91c0_0;  1 drivers
v0x15c2c9be0_0 .var/i "rc", 31 0;
v0x15c2c9c80_0 .net "true_scale", 6 0, v0x15c2c92d0_0;  1 drivers
v0x15c2c9d40_0 .net "true_sum", 31 0, v0x15c2c9360_0;  1 drivers
v0x15c2c9e70_0 .net "used_scale", 6 0, v0x15c2c95c0_0;  1 drivers
v0x15c2c9f00_0 .net "used_sum", 31 0, v0x15c2c9650_0;  1 drivers
S_0x15c2045f0 .scope module, "dut" "fault_checker" 2 34, 3 3 0, S_0x15c204170;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "fault";
    .port_info 3 /OUTPUT 1 "mode";
    .port_info 4 /OUTPUT 32 "true_sum";
    .port_info 5 /OUTPUT 32 "used_sum";
    .port_info 6 /OUTPUT 7 "true_scale";
    .port_info 7 /OUTPUT 7 "used_scale";
P_0x15c204760 .param/l "ES" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x15c2047a0 .param/l "FRAC_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x15c2047e0 .param/l "FULL_NBITS" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x15c204820 .param/l "TRUNC_NBITS" 0 3 5, +C4<00000000000000000000000000010000>;
v0x15c2c8c20_0 .net "A", 31 0, v0x15c2c97b0_0;  1 drivers
v0x15c2c8cd0_0 .net "B", 31 0, v0x15c2c9860_0;  1 drivers
v0x15c2c8d80_0 .net "adder_full_out", 31 0, L_0x15c2f8200;  1 drivers
v0x15c2c8e50_0 .net "adder_trunc_out", 15 0, L_0x14b619a40;  1 drivers
v0x15c2c8f00_0 .var "fault", 0 0;
v0x15c2c8fd0_0 .net "full_done", 0 0, L_0x15c2f8320;  1 drivers
v0x15c2c9060_0 .net "full_inf", 0 0, L_0x15c2cb970;  1 drivers
v0x15c2c9110_0 .net "full_zero", 0 0, L_0x15c2cba60;  1 drivers
v0x15c2c91c0_0 .var "mode", 0 0;
v0x15c2c92d0_0 .var "true_scale", 6 0;
v0x15c2c9360_0 .var "true_sum", 31 0;
v0x15c2c93f0_0 .net "trunc_done", 0 0, L_0x14b61a2b0;  1 drivers
v0x15c2c94a0_0 .net "trunc_inf", 0 0, L_0x15c2f9f40;  1 drivers
v0x15c2c9530_0 .net "trunc_zero", 0 0, L_0x15c2f9ff0;  1 drivers
v0x15c2c95c0_0 .var "used_scale", 6 0;
v0x15c2c9650_0 .var "used_sum", 31 0;
E_0x15c204b20/0 .event anyedge, v0x15c281f10_0, v0x15c282050_0, v0x15c2c74e0_0, v0x15c282cf0_0;
E_0x15c204b20/1 .event anyedge, v0x15c2c91c0_0, v0x15c2c9650_0, v0x15c2c92d0_0, v0x15c2c95c0_0;
E_0x15c204b20 .event/or E_0x15c204b20/0, E_0x15c204b20/1;
L_0x14b61a470 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x15c2c97b0_0 (v0x15c2c8b00_0) S_0x15c2c88c0;
L_0x14b61a510 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x15c2c9860_0 (v0x15c2c8b00_0) S_0x15c2c88c0;
S_0x15c204bb0 .scope function.vec4.u32, "count_leading_zeros" "count_leading_zeros" 3 46, 3 46 0, S_0x15c2045f0;
 .timescale -9 -12;
; Variable count_leading_zeros is vec4 return value of scope S_0x15c204bb0
v0x15c214e40_0 .var/i "i", 31 0;
v0x15c214ee0_0 .var/i "width", 31 0;
v0x15c214f70_0 .var "x", 31 0;
TD_fault_checker_tb.dut.count_leading_zeros ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
    %load/vec4 v0x15c214ee0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c214e40_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x15c214e40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x15c214f70_0;
    %load/vec4 v0x15c214e40_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x15c214e40_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_leading_zeros (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v0x15c214e40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c214e40_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x15c215000 .scope module, "full_adder" "posit_add" 3 165, 4 2 0, S_0x15c2045f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x15c2151c0 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x15c215200 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x15c215240 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x150041f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x15c2ca9d0 .functor BUFZ 1, L_0x150041f48, C4<0>, C4<0>, C4<0>;
L_0x15c2cb030 .functor NOT 1, L_0x15c2caca0, C4<0>, C4<0>, C4<0>;
L_0x15c2cb0e0 .functor AND 1, L_0x15c2caf90, L_0x15c2cb030, C4<1>, C4<1>;
L_0x15c2cb2d0 .functor NOT 1, L_0x15c2cae80, C4<0>, C4<0>, C4<0>;
L_0x15c2cb360 .functor AND 1, L_0x15c2cb1d0, L_0x15c2cb2d0, C4<1>, C4<1>;
L_0x15c2cb510 .functor OR 1, L_0x15c2cb470, L_0x15c2caca0, C4<0>, C4<0>;
L_0x15c2cb5e0 .functor NOT 1, L_0x15c2cb510, C4<0>, C4<0>, C4<0>;
L_0x15c2cb7e0 .functor OR 1, L_0x15c2cb6d0, L_0x15c2cae80, C4<0>, C4<0>;
L_0x15c2cb870 .functor NOT 1, L_0x15c2cb7e0, C4<0>, C4<0>, C4<0>;
L_0x15c2cb970 .functor OR 1, L_0x15c2cb0e0, L_0x15c2cb360, C4<0>, C4<0>;
L_0x15c2cba60 .functor AND 1, L_0x15c2cb5e0, L_0x15c2cb870, C4<1>, C4<1>;
L_0x15c2e44d0 .functor XNOR 1, L_0x15c2caa40, L_0x15c2caae0, C4<0>, C4<0>;
L_0x15c2e6220 .functor BUFZ 5, L_0x15c2e5f30, C4<00000>, C4<00000>, C4<00000>;
L_0x15c2e7df0 .functor OR 1, L_0x15c2e60f0, L_0x15c2e7f30, C4<0>, C4<0>;
L_0x15c2f6560 .functor OR 1, L_0x15c2f6420, L_0x15c2f6820, C4<0>, C4<0>;
L_0x15c2e6310 .functor AND 1, L_0x15c2f4060, L_0x15c2f6560, C4<1>, C4<1>;
L_0x15c2f6a00 .functor AND 1, L_0x15c2f3fc0, L_0x15c2f4060, C4<1>, C4<1>;
L_0x15c2f6b40 .functor OR 1, L_0x15c2f6420, L_0x15c2f6820, C4<0>, C4<0>;
L_0x15c2f6900 .functor NOT 1, L_0x15c2f6b40, C4<0>, C4<0>, C4<0>;
L_0x15c2f6c90 .functor AND 1, L_0x15c2f6a00, L_0x15c2f6900, C4<1>, C4<1>;
L_0x15c2f6d00 .functor OR 1, L_0x15c2e6310, L_0x15c2f6c90, C4<0>, C4<0>;
L_0x15c2f7b70 .functor OR 1, L_0x15c2cb970, L_0x15c2cba60, C4<0>, C4<0>;
L_0x15c2f7c80 .functor NOT 1, L_0x15c2f7be0, C4<0>, C4<0>, C4<0>;
L_0x15c2f7df0 .functor OR 1, L_0x15c2f7b70, L_0x15c2f7c80, C4<0>, C4<0>;
L_0x15c2f8320 .functor BUFZ 1, L_0x15c2ca9d0, C4<0>, C4<0>, C4<0>;
v0x15c27ebd0_0 .net "DSR_e_diff", 4 0, L_0x15c2e6220;  1 drivers
v0x15c27ec80_0 .net "DSR_left_out", 31 0, L_0x15c2f3360;  1 drivers
v0x15c27ed20_0 .net "DSR_left_out_t", 31 0, L_0x15c2f3170;  1 drivers
v0x15c27edf0_0 .net "DSR_right_in", 31 0, L_0x15c2c9fb0;  1 drivers
v0x15c27eea0_0 .net "DSR_right_out", 31 0, L_0x15c2e7480;  1 drivers
v0x15c27eff0_0 .net "G", 0 0, L_0x15c2f4060;  1 drivers
v0x15c27f080_0 .net "L", 0 0, L_0x15c2f3fc0;  1 drivers
v0x15c27f110_0 .net "LOD_in", 31 0, L_0x15c2e8120;  1 drivers
v0x15c27f1b0_0 .net "R", 0 0, L_0x15c2f6420;  1 drivers
v0x15c27f2c0_0 .net "St", 0 0, L_0x15c2f6820;  1 drivers
v0x15c27f350_0 .net *"_ivl_10", 30 0, L_0x15c2cab80;  1 drivers
v0x15c27f400_0 .net *"_ivl_100", 0 0, L_0x15c2e5cc0;  1 drivers
L_0x150041138 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x15c27f4a0_0 .net/2u *"_ivl_101", 4 0, L_0x150041138;  1 drivers
v0x15c27f550_0 .net *"_ivl_104", 4 0, L_0x15c2e6050;  1 drivers
v0x15c27f600_0 .net *"_ivl_112", 0 0, L_0x15c2e60f0;  1 drivers
v0x15c27f6b0_0 .net *"_ivl_114", 0 0, L_0x15c2e7f30;  1 drivers
v0x15c27f760_0 .net *"_ivl_115", 0 0, L_0x15c2e7df0;  1 drivers
v0x15c27f8f0_0 .net *"_ivl_118", 30 0, L_0x15c2e7e60;  1 drivers
v0x15c27f980_0 .net *"_ivl_124", 0 0, L_0x15c2f32c0;  1 drivers
v0x15c27fa30_0 .net *"_ivl_126", 30 0, L_0x15c2e81c0;  1 drivers
L_0x1500419a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c27fae0_0 .net/2u *"_ivl_127", 0 0, L_0x1500419a8;  1 drivers
v0x15c27fb90_0 .net *"_ivl_129", 31 0, L_0x15c2f34d0;  1 drivers
L_0x150041a80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x15c27fc40_0 .net/2u *"_ivl_135", 2 0, L_0x150041a80;  1 drivers
v0x15c27fcf0_0 .net *"_ivl_14", 30 0, L_0x15c2cad60;  1 drivers
L_0x150041d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c27fda0_0 .net/2u *"_ivl_143", 31 0, L_0x150041d08;  1 drivers
v0x15c27fe50_0 .net *"_ivl_154", 33 0, L_0x15c2f64c0;  1 drivers
v0x15c27ff00_0 .net *"_ivl_157", 0 0, L_0x15c2f6560;  1 drivers
v0x15c27ffb0_0 .net *"_ivl_159", 0 0, L_0x15c2e6310;  1 drivers
v0x15c280060_0 .net *"_ivl_161", 0 0, L_0x15c2f6a00;  1 drivers
v0x15c280110_0 .net *"_ivl_163", 0 0, L_0x15c2f6b40;  1 drivers
v0x15c2801c0_0 .net *"_ivl_165", 0 0, L_0x15c2f6900;  1 drivers
v0x15c280270_0 .net *"_ivl_167", 0 0, L_0x15c2f6c90;  1 drivers
L_0x150041d50 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c280320_0 .net/2u *"_ivl_171", 30 0, L_0x150041d50;  1 drivers
v0x15c27f810_0 .net *"_ivl_177", 31 0, L_0x15c2f73a0;  1 drivers
v0x15c2805b0_0 .net *"_ivl_18", 0 0, L_0x15c2caf90;  1 drivers
L_0x150041e28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c280640_0 .net *"_ivl_180", 26 0, L_0x150041e28;  1 drivers
L_0x150041e70 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x15c2806e0_0 .net/2u *"_ivl_181", 31 0, L_0x150041e70;  1 drivers
v0x15c280790_0 .net *"_ivl_183", 0 0, L_0x15c2f6f60;  1 drivers
v0x15c280830_0 .net *"_ivl_186", 31 0, L_0x15c2f7080;  1 drivers
v0x15c2808e0_0 .net *"_ivl_188", 31 0, L_0x15c2f7440;  1 drivers
v0x15c280990_0 .net *"_ivl_19", 0 0, L_0x15c2cb030;  1 drivers
L_0x150041eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c280a40_0 .net *"_ivl_191", 31 0, L_0x150041eb8;  1 drivers
v0x15c280af0_0 .net *"_ivl_194", 31 0, L_0x15c2f76b0;  1 drivers
v0x15c280ba0_0 .net *"_ivl_197", 0 0, L_0x15c2f7b70;  1 drivers
v0x15c280c50_0 .net *"_ivl_200", 0 0, L_0x15c2f7be0;  1 drivers
v0x15c280d00_0 .net *"_ivl_201", 0 0, L_0x15c2f7c80;  1 drivers
v0x15c280db0_0 .net *"_ivl_203", 0 0, L_0x15c2f7df0;  1 drivers
L_0x150041f00 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c280e60_0 .net/2u *"_ivl_205", 30 0, L_0x150041f00;  1 drivers
v0x15c280f10_0 .net *"_ivl_207", 31 0, L_0x15c2f7e60;  1 drivers
v0x15c280fc0_0 .net *"_ivl_210", 30 0, L_0x15c2f7950;  1 drivers
v0x15c281070_0 .net *"_ivl_211", 31 0, L_0x15c2f79f0;  1 drivers
v0x15c281120_0 .net *"_ivl_24", 0 0, L_0x15c2cb1d0;  1 drivers
v0x15c2811d0_0 .net *"_ivl_25", 0 0, L_0x15c2cb2d0;  1 drivers
v0x15c281280_0 .net *"_ivl_30", 0 0, L_0x15c2cb470;  1 drivers
v0x15c281330_0 .net *"_ivl_31", 0 0, L_0x15c2cb510;  1 drivers
v0x15c2813e0_0 .net *"_ivl_36", 0 0, L_0x15c2cb6d0;  1 drivers
v0x15c281490_0 .net *"_ivl_37", 0 0, L_0x15c2cb7e0;  1 drivers
L_0x1500400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c281540_0 .net *"_ivl_45", 31 0, L_0x1500400e8;  1 drivers
v0x15c2815f0_0 .net *"_ivl_48", 31 0, L_0x15c2cbbf0;  1 drivers
L_0x150040130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c2816a0_0 .net *"_ivl_51", 31 0, L_0x150040130;  1 drivers
v0x15c281750_0 .net *"_ivl_54", 31 0, L_0x15c2cbf50;  1 drivers
v0x15c281800_0 .net *"_ivl_62", 30 0, L_0x15c2e40c0;  1 drivers
v0x15c2818b0_0 .net *"_ivl_64", 30 0, L_0x15c2e4160;  1 drivers
v0x15c281960_0 .net *"_ivl_65", 0 0, L_0x15c2e4020;  1 drivers
L_0x150040e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15c281a00_0 .net/2u *"_ivl_67", 0 0, L_0x150040e68;  1 drivers
L_0x150040eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2803d0_0 .net/2u *"_ivl_69", 0 0, L_0x150040eb0;  1 drivers
v0x15c280480_0 .net *"_ivl_98", 2 0, L_0x15c2e5e10;  1 drivers
v0x15c281a90_0 .net "add_m", 32 0, L_0x15c2e7b70;  1 drivers
v0x15c281b20_0 .net "add_m_in1", 31 0, L_0x15c2ca0f0;  1 drivers
v0x15c281bb0_0 .net "diff", 8 0, L_0x15c2e5ae0;  1 drivers
v0x15c281c40_0 .net "done", 0 0, L_0x15c2f8320;  alias, 1 drivers
v0x15c281cd0_0 .net "e1", 1 0, L_0x15c2d7d80;  1 drivers
v0x15c281d60_0 .net "e2", 1 0, L_0x15c2e3b90;  1 drivers
v0x15c281df0_0 .net "e_o", 1 0, L_0x15c2f3bd0;  1 drivers
v0x15c281e80_0 .net "exp_diff", 4 0, L_0x15c2e5f30;  1 drivers
v0x15c281f10_0 .net "in1", 31 0, v0x15c2c97b0_0;  alias, 1 drivers
v0x15c281fb0_0 .net "in1_gt_in2", 0 0, L_0x15c2e4330;  1 drivers
v0x15c282050_0 .net "in2", 31 0, v0x15c2c9860_0;  alias, 1 drivers
v0x15c282100_0 .net "inf", 0 0, L_0x15c2cb970;  alias, 1 drivers
v0x15c2821a0_0 .net "inf1", 0 0, L_0x15c2cb0e0;  1 drivers
v0x15c282240_0 .net "inf2", 0 0, L_0x15c2cb360;  1 drivers
v0x15c2822e0_0 .net "le", 1 0, L_0x15c2e4b30;  1 drivers
v0x15c282390_0 .net "le_o", 8 0, L_0x15c2f3d60;  1 drivers
v0x15c282450_0 .net "le_o_tmp", 8 0, L_0x15c2f3930;  1 drivers
v0x15c2824e0_0 .net "left_shift", 4 0, L_0x15c2f1c10;  1 drivers
v0x15c282580_0 .net "lm", 30 0, L_0x15c2e4e40;  1 drivers
v0x15c282630_0 .net "lr", 4 0, L_0x15c2e4870;  1 drivers
v0x15c2826f0_0 .net "lr_N", 5 0, L_0x15c2e52a0;  1 drivers
v0x15c2827a0_0 .net "lrc", 0 0, L_0x15c2e4680;  1 drivers
v0x15c282850_0 .net "ls", 0 0, L_0x15c2e4280;  1 drivers
v0x15c2828e0_0 .net "m1", 30 0, L_0x15c2e3de0;  1 drivers
v0x15c282980_0 .net "m2", 30 0, L_0x15c2e3f00;  1 drivers
v0x15c282a30_0 .net "mant1", 29 0, L_0x15c2d7eb0;  1 drivers
v0x15c282af0_0 .net "mant2", 29 0, L_0x15c2e3cc0;  1 drivers
v0x15c282ba0_0 .net "mant_ovf", 1 0, L_0x15c2e7d50;  1 drivers
v0x15c282c40_0 .net "op", 0 0, L_0x15c2e44d0;  1 drivers
v0x15c282cf0_0 .net "out", 31 0, L_0x15c2f8200;  alias, 1 drivers
v0x15c282d90_0 .net "r_o", 4 0, L_0x15c2f4c00;  1 drivers
v0x15c282e70_0 .net "rc1", 0 0, L_0x15c2cc280;  1 drivers
v0x15c282f00_0 .net "rc2", 0 0, L_0x15c2d8040;  1 drivers
v0x15c282fb0_0 .net "regime1", 4 0, L_0x15c2d6590;  1 drivers
v0x15c283060_0 .net "regime2", 4 0, L_0x15c2e2370;  1 drivers
v0x15c283110_0 .net "rnd_ulp", 31 0, L_0x15c2f6bf0;  1 drivers
v0x15c2831c0_0 .net "s1", 0 0, L_0x15c2caa40;  1 drivers
v0x15c283250_0 .net "s2", 0 0, L_0x15c2caae0;  1 drivers
v0x15c2832e0_0 .net "se", 1 0, L_0x15c2e4910;  1 drivers
v0x15c283390_0 .net "sm", 30 0, L_0x15c2e4bd0;  1 drivers
v0x15c283440_0 .net "sr", 4 0, L_0x15c2e4720;  1 drivers
v0x15c283500_0 .net "sr_N", 5 0, L_0x15c2e5740;  1 drivers
v0x15c2835b0_0 .net "src", 0 0, L_0x15c2e43d0;  1 drivers
v0x15c283660_0 .net "start", 0 0, L_0x150041f48;  1 drivers
v0x15c2836f0_0 .net "start0", 0 0, L_0x15c2ca9d0;  1 drivers
v0x15c283780_0 .net "tmp1_o", 98 0, L_0x15c2f6250;  1 drivers
v0x15c283840_0 .net "tmp1_oN", 31 0, L_0x15c2f7790;  1 drivers
v0x15c2838e0_0 .net "tmp1_o_rnd", 31 0, L_0x15c2f78b0;  1 drivers
v0x15c283990_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x15c2f71c0;  1 drivers
v0x15c283a70_0 .net "tmp_o", 66 0, L_0x15c2ca770;  1 drivers
v0x15c283b20_0 .net "ulp", 0 0, L_0x15c2f6d00;  1 drivers
v0x15c283bc0_0 .net "xin1", 31 0, L_0x15c2cbcf0;  1 drivers
v0x15c283c60_0 .net "xin2", 31 0, L_0x15c2cc050;  1 drivers
v0x15c283d10_0 .net "zero", 0 0, L_0x15c2cba60;  alias, 1 drivers
v0x15c283da0_0 .net "zero1", 0 0, L_0x15c2cb5e0;  1 drivers
v0x15c283e40_0 .net "zero2", 0 0, L_0x15c2cb870;  1 drivers
v0x15c283ee0_0 .net "zero_tmp1", 0 0, L_0x15c2caca0;  1 drivers
v0x15c283f80_0 .net "zero_tmp2", 0 0, L_0x15c2cae80;  1 drivers
L_0x15c2ca230 .part L_0x15c2f3d60, 7, 1;
L_0x15c2ca650 .part L_0x15c2f3d60, 7, 1;
L_0x15c2ca590 .part L_0x15c2f3360, 0, 31;
L_0x15c2caa40 .part v0x15c2c97b0_0, 31, 1;
L_0x15c2caae0 .part v0x15c2c9860_0, 31, 1;
L_0x15c2cab80 .part v0x15c2c97b0_0, 0, 31;
L_0x15c2caca0 .reduce/or L_0x15c2cab80;
L_0x15c2cad60 .part v0x15c2c9860_0, 0, 31;
L_0x15c2cae80 .reduce/or L_0x15c2cad60;
L_0x15c2caf90 .part v0x15c2c97b0_0, 31, 1;
L_0x15c2cb1d0 .part v0x15c2c9860_0, 31, 1;
L_0x15c2cb470 .part v0x15c2c97b0_0, 31, 1;
L_0x15c2cb6d0 .part v0x15c2c9860_0, 31, 1;
L_0x15c2cbbf0 .arith/sub 32, L_0x1500400e8, v0x15c2c97b0_0;
L_0x15c2cbcf0 .functor MUXZ 32, v0x15c2c97b0_0, L_0x15c2cbbf0, L_0x15c2caa40, C4<>;
L_0x15c2cbf50 .arith/sub 32, L_0x150040130, v0x15c2c9860_0;
L_0x15c2cc050 .functor MUXZ 32, v0x15c2c9860_0, L_0x15c2cbf50, L_0x15c2caae0, C4<>;
L_0x15c2e3de0 .concat [ 30 1 0 0], L_0x15c2d7eb0, L_0x15c2caca0;
L_0x15c2e3f00 .concat [ 30 1 0 0], L_0x15c2e3cc0, L_0x15c2cae80;
L_0x15c2e40c0 .part L_0x15c2cbcf0, 0, 31;
L_0x15c2e4160 .part L_0x15c2cc050, 0, 31;
L_0x15c2e4020 .cmp/ge 31, L_0x15c2e40c0, L_0x15c2e4160;
L_0x15c2e4330 .functor MUXZ 1, L_0x150040eb0, L_0x150040e68, L_0x15c2e4020, C4<>;
L_0x15c2e4280 .functor MUXZ 1, L_0x15c2caae0, L_0x15c2caa40, L_0x15c2e4330, C4<>;
L_0x15c2e4680 .functor MUXZ 1, L_0x15c2d8040, L_0x15c2cc280, L_0x15c2e4330, C4<>;
L_0x15c2e43d0 .functor MUXZ 1, L_0x15c2cc280, L_0x15c2d8040, L_0x15c2e4330, C4<>;
L_0x15c2e4870 .functor MUXZ 5, L_0x15c2e2370, L_0x15c2d6590, L_0x15c2e4330, C4<>;
L_0x15c2e4720 .functor MUXZ 5, L_0x15c2d6590, L_0x15c2e2370, L_0x15c2e4330, C4<>;
L_0x15c2e4b30 .functor MUXZ 2, L_0x15c2e3b90, L_0x15c2d7d80, L_0x15c2e4330, C4<>;
L_0x15c2e4910 .functor MUXZ 2, L_0x15c2d7d80, L_0x15c2e3b90, L_0x15c2e4330, C4<>;
L_0x15c2e4e40 .functor MUXZ 31, L_0x15c2e3f00, L_0x15c2e3de0, L_0x15c2e4330, C4<>;
L_0x15c2e4bd0 .functor MUXZ 31, L_0x15c2e3de0, L_0x15c2e3f00, L_0x15c2e4330, C4<>;
L_0x15c2e5be0 .concat [ 2 6 0 0], L_0x15c2e4b30, L_0x15c2e52a0;
L_0x15c2e4ee0 .concat [ 2 6 0 0], L_0x15c2e4910, L_0x15c2e5740;
L_0x15c2e5e10 .part L_0x15c2e5ae0, 5, 3;
L_0x15c2e5cc0 .reduce/or L_0x15c2e5e10;
L_0x15c2e6050 .part L_0x15c2e5ae0, 0, 5;
L_0x15c2e5f30 .functor MUXZ 5, L_0x15c2e6050, L_0x150041138, L_0x15c2e5cc0, C4<>;
L_0x15c2e7d50 .part L_0x15c2e7b70, 31, 2;
L_0x15c2e60f0 .part L_0x15c2e7b70, 32, 1;
L_0x15c2e7f30 .part L_0x15c2e7b70, 31, 1;
L_0x15c2e7e60 .part L_0x15c2e7b70, 0, 31;
L_0x15c2e8120 .concat [ 31 1 0 0], L_0x15c2e7e60, L_0x15c2e7df0;
L_0x15c2f3220 .part L_0x15c2e7b70, 1, 32;
L_0x15c2f32c0 .part L_0x15c2f3170, 31, 1;
L_0x15c2e81c0 .part L_0x15c2f3170, 0, 31;
L_0x15c2f34d0 .concat [ 1 31 0 0], L_0x1500419a8, L_0x15c2e81c0;
L_0x15c2f3360 .functor MUXZ 32, L_0x15c2f34d0, L_0x15c2f3170, L_0x15c2f32c0, C4<>;
L_0x15c2f3ab0 .concat [ 2 6 0 0], L_0x15c2e4b30, L_0x15c2e52a0;
L_0x15c2f3570 .concat [ 5 3 0 0], L_0x15c2f1c10, L_0x150041a80;
L_0x15c2f3ee0 .part L_0x15c2e7d50, 1, 1;
L_0x15c2f4ce0 .part L_0x15c2f3d60, 0, 8;
L_0x15c2f6300 .concat [ 32 67 0 0], L_0x150041d08, L_0x15c2ca770;
L_0x15c2f3fc0 .part L_0x15c2f6250, 36, 1;
L_0x15c2f4060 .part L_0x15c2f6250, 35, 1;
L_0x15c2f6420 .part L_0x15c2f6250, 34, 1;
L_0x15c2f64c0 .part L_0x15c2f6250, 0, 34;
L_0x15c2f6820 .reduce/or L_0x15c2f64c0;
L_0x15c2f6bf0 .concat [ 1 31 0 0], L_0x15c2f6d00, L_0x150041d50;
L_0x15c2f72c0 .part L_0x15c2f6250, 35, 32;
L_0x15c2f73a0 .concat [ 5 27 0 0], L_0x15c2f4c00, L_0x150041e28;
L_0x15c2f6f60 .cmp/gt 32, L_0x150041e70, L_0x15c2f73a0;
L_0x15c2f7080 .part L_0x15c2f71c0, 0, 32;
L_0x15c2f7440 .part L_0x15c2f6250, 35, 32;
L_0x15c2f78b0 .functor MUXZ 32, L_0x15c2f7440, L_0x15c2f7080, L_0x15c2f6f60, C4<>;
L_0x15c2f76b0 .arith/sub 32, L_0x150041eb8, L_0x15c2f78b0;
L_0x15c2f7790 .functor MUXZ 32, L_0x15c2f78b0, L_0x15c2f76b0, L_0x15c2e4280, C4<>;
L_0x15c2f7be0 .part L_0x15c2f3360, 31, 1;
L_0x15c2f7e60 .concat [ 31 1 0 0], L_0x150041f00, L_0x15c2cb970;
L_0x15c2f7950 .part L_0x15c2f7790, 1, 31;
L_0x15c2f79f0 .concat [ 31 1 0 0], L_0x15c2f7950, L_0x15c2e4280;
L_0x15c2f8200 .functor MUXZ 32, L_0x15c2f79f0, L_0x15c2f7e60, L_0x15c2f7df0, C4<>;
S_0x15c215510 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x15c215000;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x15c2152c0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x15c215300 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x15c2f3170 .functor BUFZ 32, L_0x15c2f2bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150041960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c216d10_0 .net *"_ivl_11", 0 0, L_0x150041960;  1 drivers
v0x15c216dd0_0 .net *"_ivl_6", 0 0, L_0x15c2f2cf0;  1 drivers
v0x15c216e80_0 .net *"_ivl_7", 31 0, L_0x15c2f2e70;  1 drivers
v0x15c216f40_0 .net *"_ivl_9", 30 0, L_0x15c2f2d90;  1 drivers
v0x15c216ff0_0 .net "a", 31 0, L_0x15c2f3220;  1 drivers
v0x15c2170e0_0 .net "b", 4 0, L_0x15c2f1c10;  alias, 1 drivers
v0x15c217190_0 .net "c", 31 0, L_0x15c2f3170;  alias, 1 drivers
v0x15c217240 .array "tmp", 0 4;
v0x15c217240_0 .net v0x15c217240 0, 31 0, L_0x15c2f3010; 1 drivers
v0x15c217240_1 .net v0x15c217240 1, 31 0, L_0x15c2f1fd0; 1 drivers
v0x15c217240_2 .net v0x15c217240 2, 31 0, L_0x15c2f23d0; 1 drivers
v0x15c217240_3 .net v0x15c217240 3, 31 0, L_0x15c2f2790; 1 drivers
v0x15c217240_4 .net v0x15c217240 4, 31 0, L_0x15c2f2bd0; 1 drivers
L_0x15c2f1db0 .part L_0x15c2f1c10, 1, 1;
L_0x15c2f2130 .part L_0x15c2f1c10, 2, 1;
L_0x15c2f24f0 .part L_0x15c2f1c10, 3, 1;
L_0x15c2f28b0 .part L_0x15c2f1c10, 4, 1;
L_0x15c2f2cf0 .part L_0x15c2f1c10, 0, 1;
L_0x15c2f2d90 .part L_0x15c2f3220, 0, 31;
L_0x15c2f2e70 .concat [ 1 31 0 0], L_0x150041960, L_0x15c2f2d90;
L_0x15c2f3010 .functor MUXZ 32, L_0x15c2f3220, L_0x15c2f2e70, L_0x15c2f2cf0, C4<>;
S_0x15c215880 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15c215510;
 .timescale -9 -12;
P_0x15c215a50 .param/l "i" 1 4 296, +C4<01>;
v0x15c215af0_0 .net *"_ivl_1", 0 0, L_0x15c2f1db0;  1 drivers
v0x15c215b80_0 .net *"_ivl_3", 31 0, L_0x15c2f1ef0;  1 drivers
v0x15c215c10_0 .net *"_ivl_5", 29 0, L_0x15c2f1e50;  1 drivers
L_0x150041840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c215ca0_0 .net *"_ivl_7", 1 0, L_0x150041840;  1 drivers
L_0x15c2f1e50 .part L_0x15c2f3010, 0, 30;
L_0x15c2f1ef0 .concat [ 2 30 0 0], L_0x150041840, L_0x15c2f1e50;
L_0x15c2f1fd0 .functor MUXZ 32, L_0x15c2f3010, L_0x15c2f1ef0, L_0x15c2f1db0, C4<>;
S_0x15c215d40 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15c215510;
 .timescale -9 -12;
P_0x15c215f20 .param/l "i" 1 4 296, +C4<010>;
v0x15c215fb0_0 .net *"_ivl_1", 0 0, L_0x15c2f2130;  1 drivers
v0x15c216060_0 .net *"_ivl_3", 31 0, L_0x15c2f22b0;  1 drivers
v0x15c216110_0 .net *"_ivl_5", 27 0, L_0x15c2f21d0;  1 drivers
L_0x150041888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15c2161d0_0 .net *"_ivl_7", 3 0, L_0x150041888;  1 drivers
L_0x15c2f21d0 .part L_0x15c2f1fd0, 0, 28;
L_0x15c2f22b0 .concat [ 4 28 0 0], L_0x150041888, L_0x15c2f21d0;
L_0x15c2f23d0 .functor MUXZ 32, L_0x15c2f1fd0, L_0x15c2f22b0, L_0x15c2f2130, C4<>;
S_0x15c216280 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15c215510;
 .timescale -9 -12;
P_0x15c216470 .param/l "i" 1 4 296, +C4<011>;
v0x15c216500_0 .net *"_ivl_1", 0 0, L_0x15c2f24f0;  1 drivers
v0x15c2165b0_0 .net *"_ivl_3", 31 0, L_0x15c2f2670;  1 drivers
v0x15c216660_0 .net *"_ivl_5", 23 0, L_0x15c2f2590;  1 drivers
L_0x1500418d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15c216720_0 .net *"_ivl_7", 7 0, L_0x1500418d0;  1 drivers
L_0x15c2f2590 .part L_0x15c2f23d0, 0, 24;
L_0x15c2f2670 .concat [ 8 24 0 0], L_0x1500418d0, L_0x15c2f2590;
L_0x15c2f2790 .functor MUXZ 32, L_0x15c2f23d0, L_0x15c2f2670, L_0x15c2f24f0, C4<>;
S_0x15c2167d0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x15c215510;
 .timescale -9 -12;
P_0x15c2169a0 .param/l "i" 1 4 296, +C4<0100>;
v0x15c216a40_0 .net *"_ivl_1", 0 0, L_0x15c2f28b0;  1 drivers
v0x15c216af0_0 .net *"_ivl_3", 31 0, L_0x15c2f2af0;  1 drivers
v0x15c216ba0_0 .net *"_ivl_5", 15 0, L_0x15c2f2a50;  1 drivers
L_0x150041918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c216c60_0 .net *"_ivl_7", 15 0, L_0x150041918;  1 drivers
L_0x15c2f2a50 .part L_0x15c2f2790, 0, 16;
L_0x15c2f2af0 .concat [ 16 16 0 0], L_0x150041918, L_0x15c2f2a50;
L_0x15c2f2bd0 .functor MUXZ 32, L_0x15c2f2790, L_0x15c2f2af0, L_0x15c2f28b0, C4<>;
S_0x15c217390 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x15c215000;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x15c217560 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x15c2175a0 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x15c2e7480 .functor BUFZ 32, L_0x15c2e6f60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1500412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c218c00_0 .net *"_ivl_11", 0 0, L_0x1500412a0;  1 drivers
v0x15c218cc0_0 .net *"_ivl_6", 0 0, L_0x15c2e7080;  1 drivers
v0x15c218d70_0 .net *"_ivl_7", 31 0, L_0x15c2e71c0;  1 drivers
v0x15c218e30_0 .net *"_ivl_9", 30 0, L_0x15c2e7120;  1 drivers
v0x15c218ee0_0 .net "a", 31 0, L_0x15c2c9fb0;  alias, 1 drivers
v0x15c218fd0_0 .net "b", 4 0, L_0x15c2e6220;  alias, 1 drivers
v0x15c219080_0 .net "c", 31 0, L_0x15c2e7480;  alias, 1 drivers
v0x15c219130 .array "tmp", 0 4;
v0x15c219130_0 .net v0x15c219130 0, 31 0, L_0x15c2e7320; 1 drivers
v0x15c219130_1 .net v0x15c219130 1, 31 0, L_0x15c2e65a0; 1 drivers
v0x15c219130_2 .net v0x15c219130 2, 31 0, L_0x15c2e69e0; 1 drivers
v0x15c219130_3 .net v0x15c219130 3, 31 0, L_0x15c2dc180; 1 drivers
v0x15c219130_4 .net v0x15c219130 4, 31 0, L_0x15c2e6f60; 1 drivers
L_0x15c2e6380 .part L_0x15c2e6220, 1, 1;
L_0x15c2e6700 .part L_0x15c2e6220, 2, 1;
L_0x15c2e6b00 .part L_0x15c2e6220, 3, 1;
L_0x15c2e6cc0 .part L_0x15c2e6220, 4, 1;
L_0x15c2e7080 .part L_0x15c2e6220, 0, 1;
L_0x15c2e7120 .part L_0x15c2c9fb0, 1, 31;
L_0x15c2e71c0 .concat [ 31 1 0 0], L_0x15c2e7120, L_0x1500412a0;
L_0x15c2e7320 .functor MUXZ 32, L_0x15c2c9fb0, L_0x15c2e71c0, L_0x15c2e7080, C4<>;
S_0x15c217770 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x15c217390;
 .timescale -9 -12;
P_0x15c217940 .param/l "i" 1 4 317, +C4<01>;
v0x15c2179e0_0 .net *"_ivl_1", 0 0, L_0x15c2e6380;  1 drivers
v0x15c217a70_0 .net *"_ivl_3", 31 0, L_0x15c2e64c0;  1 drivers
v0x15c217b00_0 .net *"_ivl_5", 29 0, L_0x15c2e6420;  1 drivers
L_0x150041180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c217b90_0 .net *"_ivl_7", 1 0, L_0x150041180;  1 drivers
L_0x15c2e6420 .part L_0x15c2e7320, 2, 30;
L_0x15c2e64c0 .concat [ 30 2 0 0], L_0x15c2e6420, L_0x150041180;
L_0x15c2e65a0 .functor MUXZ 32, L_0x15c2e7320, L_0x15c2e64c0, L_0x15c2e6380, C4<>;
S_0x15c217c30 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x15c217390;
 .timescale -9 -12;
P_0x15c217e10 .param/l "i" 1 4 317, +C4<010>;
v0x15c217ea0_0 .net *"_ivl_1", 0 0, L_0x15c2e6700;  1 drivers
v0x15c217f50_0 .net *"_ivl_3", 31 0, L_0x15c2e68c0;  1 drivers
v0x15c218000_0 .net *"_ivl_5", 27 0, L_0x15c2e6820;  1 drivers
L_0x1500411c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15c2180c0_0 .net *"_ivl_7", 3 0, L_0x1500411c8;  1 drivers
L_0x15c2e6820 .part L_0x15c2e65a0, 4, 28;
L_0x15c2e68c0 .concat [ 28 4 0 0], L_0x15c2e6820, L_0x1500411c8;
L_0x15c2e69e0 .functor MUXZ 32, L_0x15c2e65a0, L_0x15c2e68c0, L_0x15c2e6700, C4<>;
S_0x15c218170 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x15c217390;
 .timescale -9 -12;
P_0x15c218360 .param/l "i" 1 4 317, +C4<011>;
v0x15c2183f0_0 .net *"_ivl_1", 0 0, L_0x15c2e6b00;  1 drivers
v0x15c2184a0_0 .net *"_ivl_3", 31 0, L_0x15c2dc060;  1 drivers
v0x15c218550_0 .net *"_ivl_5", 23 0, L_0x15c2e6ba0;  1 drivers
L_0x150041210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15c218610_0 .net *"_ivl_7", 7 0, L_0x150041210;  1 drivers
L_0x15c2e6ba0 .part L_0x15c2e69e0, 8, 24;
L_0x15c2dc060 .concat [ 24 8 0 0], L_0x15c2e6ba0, L_0x150041210;
L_0x15c2dc180 .functor MUXZ 32, L_0x15c2e69e0, L_0x15c2dc060, L_0x15c2e6b00, C4<>;
S_0x15c2186c0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x15c217390;
 .timescale -9 -12;
P_0x15c218890 .param/l "i" 1 4 317, +C4<0100>;
v0x15c218930_0 .net *"_ivl_1", 0 0, L_0x15c2e6cc0;  1 drivers
v0x15c2189e0_0 .net *"_ivl_3", 31 0, L_0x15c2e6e40;  1 drivers
v0x15c218a90_0 .net *"_ivl_5", 15 0, L_0x15c2e6d60;  1 drivers
L_0x150041258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c218b50_0 .net *"_ivl_7", 15 0, L_0x150041258;  1 drivers
L_0x15c2e6d60 .part L_0x15c2dc180, 16, 16;
L_0x15c2e6e40 .concat [ 16 16 0 0], L_0x15c2e6d60, L_0x150041258;
L_0x15c2e6f60 .functor MUXZ 32, L_0x15c2dc180, L_0x15c2e6e40, L_0x15c2e6cc0, C4<>;
S_0x15c219280 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x15c215000;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x15c219440 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x15c219480 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x15c2f6250 .functor BUFZ 99, L_0x15c2f5c00, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x150041cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c21ab30_0 .net *"_ivl_11", 0 0, L_0x150041cc0;  1 drivers
v0x15c21abf0_0 .net *"_ivl_6", 0 0, L_0x15c2f5d20;  1 drivers
v0x15c21aca0_0 .net *"_ivl_7", 98 0, L_0x15c2f5f90;  1 drivers
v0x15c21ad60_0 .net *"_ivl_9", 97 0, L_0x15c2f5ef0;  1 drivers
v0x15c21ae10_0 .net "a", 98 0, L_0x15c2f6300;  1 drivers
v0x15c21af00_0 .net "b", 4 0, L_0x15c2f4c00;  alias, 1 drivers
v0x15c21afb0_0 .net "c", 98 0, L_0x15c2f6250;  alias, 1 drivers
v0x15c21b060 .array "tmp", 0 4;
v0x15c21b060_0 .net v0x15c21b060 0, 98 0, L_0x15c2f60f0; 1 drivers
v0x15c21b060_1 .net v0x15c21b060 1, 98 0, L_0x15c2f5020; 1 drivers
v0x15c21b060_2 .net v0x15c21b060 2, 98 0, L_0x15c2f5420; 1 drivers
v0x15c21b060_3 .net v0x15c21b060 3, 98 0, L_0x15c2f5800; 1 drivers
v0x15c21b060_4 .net v0x15c21b060 4, 98 0, L_0x15c2f5c00; 1 drivers
L_0x15c2f4d80 .part L_0x15c2f4c00, 1, 1;
L_0x15c2f5180 .part L_0x15c2f4c00, 2, 1;
L_0x15c2f5540 .part L_0x15c2f4c00, 3, 1;
L_0x15c2f5920 .part L_0x15c2f4c00, 4, 1;
L_0x15c2f5d20 .part L_0x15c2f4c00, 0, 1;
L_0x15c2f5ef0 .part L_0x15c2f6300, 1, 98;
L_0x15c2f5f90 .concat [ 98 1 0 0], L_0x15c2f5ef0, L_0x150041cc0;
L_0x15c2f60f0 .functor MUXZ 99, L_0x15c2f6300, L_0x15c2f5f90, L_0x15c2f5d20, C4<>;
S_0x15c2196b0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x15c219280;
 .timescale -9 -12;
P_0x15c219870 .param/l "i" 1 4 317, +C4<01>;
v0x15c219910_0 .net *"_ivl_1", 0 0, L_0x15c2f4d80;  1 drivers
v0x15c2199a0_0 .net *"_ivl_3", 98 0, L_0x15c2f4f40;  1 drivers
v0x15c219a30_0 .net *"_ivl_5", 96 0, L_0x15c2f4ea0;  1 drivers
L_0x150041ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c219ac0_0 .net *"_ivl_7", 1 0, L_0x150041ba0;  1 drivers
L_0x15c2f4ea0 .part L_0x15c2f60f0, 2, 97;
L_0x15c2f4f40 .concat [ 97 2 0 0], L_0x15c2f4ea0, L_0x150041ba0;
L_0x15c2f5020 .functor MUXZ 99, L_0x15c2f60f0, L_0x15c2f4f40, L_0x15c2f4d80, C4<>;
S_0x15c219b60 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x15c219280;
 .timescale -9 -12;
P_0x15c219d40 .param/l "i" 1 4 317, +C4<010>;
v0x15c219dd0_0 .net *"_ivl_1", 0 0, L_0x15c2f5180;  1 drivers
v0x15c219e80_0 .net *"_ivl_3", 98 0, L_0x15c2f5300;  1 drivers
v0x15c219f30_0 .net *"_ivl_5", 94 0, L_0x15c2f5220;  1 drivers
L_0x150041be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15c219ff0_0 .net *"_ivl_7", 3 0, L_0x150041be8;  1 drivers
L_0x15c2f5220 .part L_0x15c2f5020, 4, 95;
L_0x15c2f5300 .concat [ 95 4 0 0], L_0x15c2f5220, L_0x150041be8;
L_0x15c2f5420 .functor MUXZ 99, L_0x15c2f5020, L_0x15c2f5300, L_0x15c2f5180, C4<>;
S_0x15c21a0a0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x15c219280;
 .timescale -9 -12;
P_0x15c21a290 .param/l "i" 1 4 317, +C4<011>;
v0x15c21a320_0 .net *"_ivl_1", 0 0, L_0x15c2f5540;  1 drivers
v0x15c21a3d0_0 .net *"_ivl_3", 98 0, L_0x15c2f56c0;  1 drivers
v0x15c21a480_0 .net *"_ivl_5", 90 0, L_0x15c2f55e0;  1 drivers
L_0x150041c30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15c21a540_0 .net *"_ivl_7", 7 0, L_0x150041c30;  1 drivers
L_0x15c2f55e0 .part L_0x15c2f5420, 8, 91;
L_0x15c2f56c0 .concat [ 91 8 0 0], L_0x15c2f55e0, L_0x150041c30;
L_0x15c2f5800 .functor MUXZ 99, L_0x15c2f5420, L_0x15c2f56c0, L_0x15c2f5540, C4<>;
S_0x15c21a5f0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x15c219280;
 .timescale -9 -12;
P_0x15c21a7c0 .param/l "i" 1 4 317, +C4<0100>;
v0x15c21a860_0 .net *"_ivl_1", 0 0, L_0x15c2f5920;  1 drivers
v0x15c21a910_0 .net *"_ivl_3", 98 0, L_0x15c2f5aa0;  1 drivers
v0x15c21a9c0_0 .net *"_ivl_5", 82 0, L_0x15c2f59c0;  1 drivers
L_0x150041c78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c21aa80_0 .net *"_ivl_7", 15 0, L_0x150041c78;  1 drivers
L_0x15c2f59c0 .part L_0x15c2f5800, 16, 83;
L_0x15c2f5aa0 .concat [ 83 16 0 0], L_0x15c2f59c0, L_0x150041c78;
L_0x15c2f5c00 .functor MUXZ 99, L_0x15c2f5800, L_0x15c2f5aa0, L_0x15c2f5920, C4<>;
S_0x15c21b1b0 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x15c215000;
 .timescale -9 -12;
L_0x150040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c21b370_0 .net/2u *"_ivl_0", 0 0, L_0x150040010;  1 drivers
L_0x15c2c9fb0 .concat [ 1 31 0 0], L_0x150040010, L_0x15c2e4bd0;
S_0x15c21b430 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x15c215000;
 .timescale -9 -12;
L_0x150040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c21b630_0 .net/2u *"_ivl_0", 0 0, L_0x150040058;  1 drivers
L_0x15c2ca0f0 .concat [ 1 31 0 0], L_0x150040058, L_0x15c2e4e40;
S_0x15c21b6d0 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x15c215000;
 .timescale -9 -12;
L_0x15c2ca330 .functor NOT 1, L_0x15c2ca230, C4<0>, C4<0>, C4<0>;
v0x15c21b890_0 .net *"_ivl_0", 0 0, L_0x15c2ca230;  1 drivers
v0x15c21b950_0 .net *"_ivl_1", 0 0, L_0x15c2ca330;  1 drivers
v0x15c21b9f0_0 .net *"_ivl_3", 31 0, L_0x15c2ca3e0;  1 drivers
v0x15c21baa0_0 .net *"_ivl_5", 0 0, L_0x15c2ca650;  1 drivers
v0x15c21bb50_0 .net *"_ivl_6", 30 0, L_0x15c2ca590;  1 drivers
L_0x1500400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c21bc40_0 .net/2u *"_ivl_7", 0 0, L_0x1500400a0;  1 drivers
LS_0x15c2ca3e0_0_0 .concat [ 1 1 1 1], L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330;
LS_0x15c2ca3e0_0_4 .concat [ 1 1 1 1], L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330;
LS_0x15c2ca3e0_0_8 .concat [ 1 1 1 1], L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330;
LS_0x15c2ca3e0_0_12 .concat [ 1 1 1 1], L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330;
LS_0x15c2ca3e0_0_16 .concat [ 1 1 1 1], L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330;
LS_0x15c2ca3e0_0_20 .concat [ 1 1 1 1], L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330;
LS_0x15c2ca3e0_0_24 .concat [ 1 1 1 1], L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330;
LS_0x15c2ca3e0_0_28 .concat [ 1 1 1 1], L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330, L_0x15c2ca330;
LS_0x15c2ca3e0_1_0 .concat [ 4 4 4 4], LS_0x15c2ca3e0_0_0, LS_0x15c2ca3e0_0_4, LS_0x15c2ca3e0_0_8, LS_0x15c2ca3e0_0_12;
LS_0x15c2ca3e0_1_4 .concat [ 4 4 4 4], LS_0x15c2ca3e0_0_16, LS_0x15c2ca3e0_0_20, LS_0x15c2ca3e0_0_24, LS_0x15c2ca3e0_0_28;
L_0x15c2ca3e0 .concat [ 16 16 0 0], LS_0x15c2ca3e0_1_0, LS_0x15c2ca3e0_1_4;
LS_0x15c2ca770_0_0 .concat [ 1 31 2 1], L_0x1500400a0, L_0x15c2ca590, L_0x15c2f3bd0, L_0x15c2ca650;
LS_0x15c2ca770_0_4 .concat [ 32 0 0 0], L_0x15c2ca3e0;
L_0x15c2ca770 .concat [ 35 32 0 0], LS_0x15c2ca770_0_0, LS_0x15c2ca770_0_4;
S_0x15c21bcf0 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x15c215000;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x15c21beb0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x15c21bef0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x15c237e90_0 .net "in", 31 0, L_0x15c2e8120;  alias, 1 drivers
v0x15c237f60_0 .net "out", 4 0, L_0x15c2f1c10;  alias, 1 drivers
v0x15c238030_0 .net "vld", 0 0, L_0x15c2f1960;  1 drivers
S_0x15c21c090 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15c21bcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c21bf70 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x15c21bfb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x15c237910_0 .net "in", 31 0, L_0x15c2e8120;  alias, 1 drivers
v0x15c2379d0_0 .net "out", 4 0, L_0x15c2f1c10;  alias, 1 drivers
v0x15c237a90_0 .net "vld", 0 0, L_0x15c2f1960;  alias, 1 drivers
L_0x15c2eccf0 .part L_0x15c2e8120, 0, 16;
L_0x15c2f18c0 .part L_0x15c2e8120, 16, 16;
S_0x15c21c410 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c21c090;
 .timescale -9 -12;
L_0x15c2f1960 .functor OR 1, L_0x15c2ec8e0, L_0x15c2f14b0, C4<0>, C4<0>;
L_0x1500417f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c237110_0 .net/2u *"_ivl_4", 0 0, L_0x1500417f8;  1 drivers
v0x15c2371d0_0 .net *"_ivl_6", 4 0, L_0x15c2f1a10;  1 drivers
v0x15c237270_0 .net *"_ivl_8", 4 0, L_0x15c2f1af0;  1 drivers
v0x15c237320_0 .net "out_h", 3 0, L_0x15c2f1760;  1 drivers
v0x15c2373e0_0 .net "out_l", 3 0, L_0x15c2ecb90;  1 drivers
v0x15c2374b0_0 .net "out_vh", 0 0, L_0x15c2f14b0;  1 drivers
v0x15c237560_0 .net "out_vl", 0 0, L_0x15c2ec8e0;  1 drivers
L_0x15c2f1a10 .concat [ 4 1 0 0], L_0x15c2f1760, L_0x1500417f8;
L_0x15c2f1af0 .concat [ 4 1 0 0], L_0x15c2ecb90, L_0x15c2ec8e0;
L_0x15c2f1c10 .functor MUXZ 5, L_0x15c2f1af0, L_0x15c2f1a10, L_0x15c2f14b0, C4<>;
S_0x15c21c5e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c21c410;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c21c2a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15c21c2e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15c2298e0_0 .net "in", 15 0, L_0x15c2f18c0;  1 drivers
v0x15c2299a0_0 .net "out", 3 0, L_0x15c2f1760;  alias, 1 drivers
v0x15c229a50_0 .net "vld", 0 0, L_0x15c2f14b0;  alias, 1 drivers
L_0x15c2ef080 .part L_0x15c2f18c0, 0, 8;
L_0x15c2f13d0 .part L_0x15c2f18c0, 8, 8;
S_0x15c21c960 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c21c5e0;
 .timescale -9 -12;
L_0x15c2f14b0 .functor OR 1, L_0x15c2eec70, L_0x15c2f0fc0, C4<0>, C4<0>;
L_0x1500417b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2290e0_0 .net/2u *"_ivl_4", 0 0, L_0x1500417b0;  1 drivers
v0x15c2291a0_0 .net *"_ivl_6", 3 0, L_0x15c2f1560;  1 drivers
v0x15c229240_0 .net *"_ivl_8", 3 0, L_0x15c2f1640;  1 drivers
v0x15c2292f0_0 .net "out_h", 2 0, L_0x15c2f1270;  1 drivers
v0x15c2293b0_0 .net "out_l", 2 0, L_0x15c2eef20;  1 drivers
v0x15c229480_0 .net "out_vh", 0 0, L_0x15c2f0fc0;  1 drivers
v0x15c229530_0 .net "out_vl", 0 0, L_0x15c2eec70;  1 drivers
L_0x15c2f1560 .concat [ 3 1 0 0], L_0x15c2f1270, L_0x1500417b0;
L_0x15c2f1640 .concat [ 3 1 0 0], L_0x15c2eef20, L_0x15c2eec70;
L_0x15c2f1760 .functor MUXZ 4, L_0x15c2f1640, L_0x15c2f1560, L_0x15c2f0fc0, C4<>;
S_0x15c21cb30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c21c960;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c21c7f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c21c830 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c222b70_0 .net "in", 7 0, L_0x15c2f13d0;  1 drivers
v0x15c222c30_0 .net "out", 2 0, L_0x15c2f1270;  alias, 1 drivers
v0x15c222ce0_0 .net "vld", 0 0, L_0x15c2f0fc0;  alias, 1 drivers
L_0x15c2effb0 .part L_0x15c2f13d0, 0, 4;
L_0x15c2f0ee0 .part L_0x15c2f13d0, 4, 4;
S_0x15c21ceb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c21cb30;
 .timescale -9 -12;
L_0x15c2f0fc0 .functor OR 1, L_0x15c2efba0, L_0x15c2f0ad0, C4<0>, C4<0>;
L_0x150041768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c222370_0 .net/2u *"_ivl_4", 0 0, L_0x150041768;  1 drivers
v0x15c222430_0 .net *"_ivl_6", 2 0, L_0x15c2f1070;  1 drivers
v0x15c2224d0_0 .net *"_ivl_8", 2 0, L_0x15c2f1150;  1 drivers
v0x15c222580_0 .net "out_h", 1 0, L_0x15c2f0d80;  1 drivers
v0x15c222640_0 .net "out_l", 1 0, L_0x15c2efe50;  1 drivers
v0x15c222710_0 .net "out_vh", 0 0, L_0x15c2f0ad0;  1 drivers
v0x15c2227c0_0 .net "out_vl", 0 0, L_0x15c2efba0;  1 drivers
L_0x15c2f1070 .concat [ 2 1 0 0], L_0x15c2f0d80, L_0x150041768;
L_0x15c2f1150 .concat [ 2 1 0 0], L_0x15c2efe50, L_0x15c2efba0;
L_0x15c2f1270 .functor MUXZ 3, L_0x15c2f1150, L_0x15c2f1070, L_0x15c2f0ad0, C4<>;
S_0x15c21d080 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c21ceb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c21cd40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c21cd80 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c21f760_0 .net "in", 3 0, L_0x15c2f0ee0;  1 drivers
v0x15c21f820_0 .net "out", 1 0, L_0x15c2f0d80;  alias, 1 drivers
v0x15c21f8d0_0 .net "vld", 0 0, L_0x15c2f0ad0;  alias, 1 drivers
L_0x15c2f0490 .part L_0x15c2f0ee0, 0, 2;
L_0x15c2f09b0 .part L_0x15c2f0ee0, 2, 2;
S_0x15c21d400 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c21d080;
 .timescale -9 -12;
L_0x15c2f0ad0 .functor OR 1, L_0x15c2f0050, L_0x15c2f05b0, C4<0>, C4<0>;
L_0x150041720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c21ef60_0 .net/2u *"_ivl_4", 0 0, L_0x150041720;  1 drivers
v0x15c21f020_0 .net *"_ivl_6", 1 0, L_0x15c2f0b80;  1 drivers
v0x15c21f0c0_0 .net *"_ivl_8", 1 0, L_0x15c2f0c60;  1 drivers
v0x15c21f170_0 .net "out_h", 0 0, L_0x15c2f0880;  1 drivers
v0x15c21f230_0 .net "out_l", 0 0, L_0x15c2f0360;  1 drivers
v0x15c21f300_0 .net "out_vh", 0 0, L_0x15c2f05b0;  1 drivers
v0x15c21f3b0_0 .net "out_vl", 0 0, L_0x15c2f0050;  1 drivers
L_0x15c2f0b80 .concat [ 1 1 0 0], L_0x15c2f0880, L_0x150041720;
L_0x15c2f0c60 .concat [ 1 1 0 0], L_0x15c2f0360, L_0x15c2f0050;
L_0x15c2f0d80 .functor MUXZ 2, L_0x15c2f0c60, L_0x15c2f0b80, L_0x15c2f05b0, C4<>;
S_0x15c21d5d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c21d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c21d290 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c21d2d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c21e000_0 .net "in", 1 0, L_0x15c2f09b0;  1 drivers
v0x15c21e0c0_0 .net "out", 0 0, L_0x15c2f0880;  alias, 1 drivers
v0x15c21e170_0 .net "vld", 0 0, L_0x15c2f05b0;  alias, 1 drivers
L_0x15c2f0650 .part L_0x15c2f09b0, 1, 1;
L_0x15c2f07e0 .part L_0x15c2f09b0, 0, 1;
S_0x15c21d950 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c21d5d0;
 .timescale -9 -12;
L_0x15c2f0730 .functor NOT 1, L_0x15c2f0650, C4<0>, C4<0>, C4<0>;
L_0x15c2f0880 .functor AND 1, L_0x15c2f0730, L_0x15c2f07e0, C4<1>, C4<1>;
v0x15c21db20_0 .net *"_ivl_2", 0 0, L_0x15c2f0650;  1 drivers
v0x15c21dbe0_0 .net *"_ivl_3", 0 0, L_0x15c2f0730;  1 drivers
v0x15c21dc80_0 .net *"_ivl_5", 0 0, L_0x15c2f07e0;  1 drivers
L_0x15c2f05b0 .reduce/or L_0x15c2f09b0;
S_0x15c21dd10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c21d5d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c21dd10
v0x15c21df60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c21df60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c21df60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_1.4 ;
    %load/vec4 v0x15c21df60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x15c21df60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c21df60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_1.4;
T_1.5 ;
    %end;
S_0x15c21e270 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c21d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c21e440 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c21e480 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c21ecf0_0 .net "in", 1 0, L_0x15c2f0490;  1 drivers
v0x15c21edb0_0 .net "out", 0 0, L_0x15c2f0360;  alias, 1 drivers
v0x15c21ee60_0 .net "vld", 0 0, L_0x15c2f0050;  alias, 1 drivers
L_0x15c2f0130 .part L_0x15c2f0490, 1, 1;
L_0x15c2f02c0 .part L_0x15c2f0490, 0, 1;
S_0x15c21e650 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c21e270;
 .timescale -9 -12;
L_0x15c2f0210 .functor NOT 1, L_0x15c2f0130, C4<0>, C4<0>, C4<0>;
L_0x15c2f0360 .functor AND 1, L_0x15c2f0210, L_0x15c2f02c0, C4<1>, C4<1>;
v0x15c21e810_0 .net *"_ivl_2", 0 0, L_0x15c2f0130;  1 drivers
v0x15c21e8d0_0 .net *"_ivl_3", 0 0, L_0x15c2f0210;  1 drivers
v0x15c21e970_0 .net *"_ivl_5", 0 0, L_0x15c2f02c0;  1 drivers
L_0x15c2f0050 .reduce/or L_0x15c2f0490;
S_0x15c21ea00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c21e270;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c21ea00
v0x15c21ec50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c21ec50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c21ec50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.6 ;
    %load/vec4 v0x15c21ec50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x15c21ec50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c21ec50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x15c21f460 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c21d080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c21f460
v0x15c21f6b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c21f6b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c21f6b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_3.8 ;
    %load/vec4 v0x15c21f6b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x15c21f6b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c21f6b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x15c21f9d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c21ceb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c21fba0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c21fbe0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c222100_0 .net "in", 3 0, L_0x15c2effb0;  1 drivers
v0x15c2221c0_0 .net "out", 1 0, L_0x15c2efe50;  alias, 1 drivers
v0x15c222270_0 .net "vld", 0 0, L_0x15c2efba0;  alias, 1 drivers
L_0x15c2ef560 .part L_0x15c2effb0, 0, 2;
L_0x15c2efa80 .part L_0x15c2effb0, 2, 2;
S_0x15c21fdb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c21f9d0;
 .timescale -9 -12;
L_0x15c2efba0 .functor OR 1, L_0x15c2ef120, L_0x15c2ef680, C4<0>, C4<0>;
L_0x1500416d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c221900_0 .net/2u *"_ivl_4", 0 0, L_0x1500416d8;  1 drivers
v0x15c2219c0_0 .net *"_ivl_6", 1 0, L_0x15c2efc50;  1 drivers
v0x15c221a60_0 .net *"_ivl_8", 1 0, L_0x15c2efd30;  1 drivers
v0x15c221b10_0 .net "out_h", 0 0, L_0x15c2ef950;  1 drivers
v0x15c221bd0_0 .net "out_l", 0 0, L_0x15c2ef430;  1 drivers
v0x15c221ca0_0 .net "out_vh", 0 0, L_0x15c2ef680;  1 drivers
v0x15c221d50_0 .net "out_vl", 0 0, L_0x15c2ef120;  1 drivers
L_0x15c2efc50 .concat [ 1 1 0 0], L_0x15c2ef950, L_0x1500416d8;
L_0x15c2efd30 .concat [ 1 1 0 0], L_0x15c2ef430, L_0x15c2ef120;
L_0x15c2efe50 .functor MUXZ 2, L_0x15c2efd30, L_0x15c2efc50, L_0x15c2ef680, C4<>;
S_0x15c21ff70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c21fdb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c21fc60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c21fca0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2209a0_0 .net "in", 1 0, L_0x15c2efa80;  1 drivers
v0x15c220a60_0 .net "out", 0 0, L_0x15c2ef950;  alias, 1 drivers
v0x15c220b10_0 .net "vld", 0 0, L_0x15c2ef680;  alias, 1 drivers
L_0x15c2ef720 .part L_0x15c2efa80, 1, 1;
L_0x15c2ef8b0 .part L_0x15c2efa80, 0, 1;
S_0x15c2202f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c21ff70;
 .timescale -9 -12;
L_0x15c2ef800 .functor NOT 1, L_0x15c2ef720, C4<0>, C4<0>, C4<0>;
L_0x15c2ef950 .functor AND 1, L_0x15c2ef800, L_0x15c2ef8b0, C4<1>, C4<1>;
v0x15c2204c0_0 .net *"_ivl_2", 0 0, L_0x15c2ef720;  1 drivers
v0x15c220580_0 .net *"_ivl_3", 0 0, L_0x15c2ef800;  1 drivers
v0x15c220620_0 .net *"_ivl_5", 0 0, L_0x15c2ef8b0;  1 drivers
L_0x15c2ef680 .reduce/or L_0x15c2efa80;
S_0x15c2206b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c21ff70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2206b0
v0x15c220900_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c220900_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c220900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_4.10 ;
    %load/vec4 v0x15c220900_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.11, 5;
    %load/vec4 v0x15c220900_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c220900_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_4.10;
T_4.11 ;
    %end;
S_0x15c220c10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c21fdb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c220de0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c220e20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c221690_0 .net "in", 1 0, L_0x15c2ef560;  1 drivers
v0x15c221750_0 .net "out", 0 0, L_0x15c2ef430;  alias, 1 drivers
v0x15c221800_0 .net "vld", 0 0, L_0x15c2ef120;  alias, 1 drivers
L_0x15c2ef200 .part L_0x15c2ef560, 1, 1;
L_0x15c2ef390 .part L_0x15c2ef560, 0, 1;
S_0x15c220ff0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c220c10;
 .timescale -9 -12;
L_0x15c2ef2e0 .functor NOT 1, L_0x15c2ef200, C4<0>, C4<0>, C4<0>;
L_0x15c2ef430 .functor AND 1, L_0x15c2ef2e0, L_0x15c2ef390, C4<1>, C4<1>;
v0x15c2211b0_0 .net *"_ivl_2", 0 0, L_0x15c2ef200;  1 drivers
v0x15c221270_0 .net *"_ivl_3", 0 0, L_0x15c2ef2e0;  1 drivers
v0x15c221310_0 .net *"_ivl_5", 0 0, L_0x15c2ef390;  1 drivers
L_0x15c2ef120 .reduce/or L_0x15c2ef560;
S_0x15c2213a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c220c10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2213a0
v0x15c2215f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c2215f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2215f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_5.12 ;
    %load/vec4 v0x15c2215f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v0x15c2215f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2215f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_5.12;
T_5.13 ;
    %end;
S_0x15c221e00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c21f9d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c221e00
v0x15c222050_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c222050_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c222050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_6.14 ;
    %load/vec4 v0x15c222050_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.15, 5;
    %load/vec4 v0x15c222050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c222050_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_6.14;
T_6.15 ;
    %end;
S_0x15c222870 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c21cb30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c222870
v0x15c222ac0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c222ac0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c222ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_7.16 ;
    %load/vec4 v0x15c222ac0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.17, 5;
    %load/vec4 v0x15c222ac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c222ac0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_7.16;
T_7.17 ;
    %end;
S_0x15c222de0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c21c960;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c222fb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c222ff0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c228e70_0 .net "in", 7 0, L_0x15c2ef080;  1 drivers
v0x15c228f30_0 .net "out", 2 0, L_0x15c2eef20;  alias, 1 drivers
v0x15c228fe0_0 .net "vld", 0 0, L_0x15c2eec70;  alias, 1 drivers
L_0x15c2edc60 .part L_0x15c2ef080, 0, 4;
L_0x15c2eeb90 .part L_0x15c2ef080, 4, 4;
S_0x15c2231c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c222de0;
 .timescale -9 -12;
L_0x15c2eec70 .functor OR 1, L_0x15c2ed850, L_0x15c2ee780, C4<0>, C4<0>;
L_0x150041690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c228670_0 .net/2u *"_ivl_4", 0 0, L_0x150041690;  1 drivers
v0x15c228730_0 .net *"_ivl_6", 2 0, L_0x15c2eed20;  1 drivers
v0x15c2287d0_0 .net *"_ivl_8", 2 0, L_0x15c2eee00;  1 drivers
v0x15c228880_0 .net "out_h", 1 0, L_0x15c2eea30;  1 drivers
v0x15c228940_0 .net "out_l", 1 0, L_0x15c2edb00;  1 drivers
v0x15c228a10_0 .net "out_vh", 0 0, L_0x15c2ee780;  1 drivers
v0x15c228ac0_0 .net "out_vl", 0 0, L_0x15c2ed850;  1 drivers
L_0x15c2eed20 .concat [ 2 1 0 0], L_0x15c2eea30, L_0x150041690;
L_0x15c2eee00 .concat [ 2 1 0 0], L_0x15c2edb00, L_0x15c2ed850;
L_0x15c2eef20 .functor MUXZ 3, L_0x15c2eee00, L_0x15c2eed20, L_0x15c2ee780, C4<>;
S_0x15c223380 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2231c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c223070 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c2230b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c225a60_0 .net "in", 3 0, L_0x15c2eeb90;  1 drivers
v0x15c225b20_0 .net "out", 1 0, L_0x15c2eea30;  alias, 1 drivers
v0x15c225bd0_0 .net "vld", 0 0, L_0x15c2ee780;  alias, 1 drivers
L_0x15c2ee140 .part L_0x15c2eeb90, 0, 2;
L_0x15c2ee660 .part L_0x15c2eeb90, 2, 2;
S_0x15c223700 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c223380;
 .timescale -9 -12;
L_0x15c2ee780 .functor OR 1, L_0x15c2edd00, L_0x15c2ee260, C4<0>, C4<0>;
L_0x150041648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c225260_0 .net/2u *"_ivl_4", 0 0, L_0x150041648;  1 drivers
v0x15c225320_0 .net *"_ivl_6", 1 0, L_0x15c2ee830;  1 drivers
v0x15c2253c0_0 .net *"_ivl_8", 1 0, L_0x15c2ee910;  1 drivers
v0x15c225470_0 .net "out_h", 0 0, L_0x15c2ee530;  1 drivers
v0x15c225530_0 .net "out_l", 0 0, L_0x15c2ee010;  1 drivers
v0x15c225600_0 .net "out_vh", 0 0, L_0x15c2ee260;  1 drivers
v0x15c2256b0_0 .net "out_vl", 0 0, L_0x15c2edd00;  1 drivers
L_0x15c2ee830 .concat [ 1 1 0 0], L_0x15c2ee530, L_0x150041648;
L_0x15c2ee910 .concat [ 1 1 0 0], L_0x15c2ee010, L_0x15c2edd00;
L_0x15c2eea30 .functor MUXZ 2, L_0x15c2ee910, L_0x15c2ee830, L_0x15c2ee260, C4<>;
S_0x15c2238d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c223700;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c223590 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2235d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c224300_0 .net "in", 1 0, L_0x15c2ee660;  1 drivers
v0x15c2243c0_0 .net "out", 0 0, L_0x15c2ee530;  alias, 1 drivers
v0x15c224470_0 .net "vld", 0 0, L_0x15c2ee260;  alias, 1 drivers
L_0x15c2ee300 .part L_0x15c2ee660, 1, 1;
L_0x15c2ee490 .part L_0x15c2ee660, 0, 1;
S_0x15c223c50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2238d0;
 .timescale -9 -12;
L_0x15c2ee3e0 .functor NOT 1, L_0x15c2ee300, C4<0>, C4<0>, C4<0>;
L_0x15c2ee530 .functor AND 1, L_0x15c2ee3e0, L_0x15c2ee490, C4<1>, C4<1>;
v0x15c223e20_0 .net *"_ivl_2", 0 0, L_0x15c2ee300;  1 drivers
v0x15c223ee0_0 .net *"_ivl_3", 0 0, L_0x15c2ee3e0;  1 drivers
v0x15c223f80_0 .net *"_ivl_5", 0 0, L_0x15c2ee490;  1 drivers
L_0x15c2ee260 .reduce/or L_0x15c2ee660;
S_0x15c224010 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2238d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c224010
v0x15c224260_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c224260_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c224260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_8.18 ;
    %load/vec4 v0x15c224260_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.19, 5;
    %load/vec4 v0x15c224260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c224260_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_8.18;
T_8.19 ;
    %end;
S_0x15c224570 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c223700;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c224740 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c224780 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c224ff0_0 .net "in", 1 0, L_0x15c2ee140;  1 drivers
v0x15c2250b0_0 .net "out", 0 0, L_0x15c2ee010;  alias, 1 drivers
v0x15c225160_0 .net "vld", 0 0, L_0x15c2edd00;  alias, 1 drivers
L_0x15c2edde0 .part L_0x15c2ee140, 1, 1;
L_0x15c2edf70 .part L_0x15c2ee140, 0, 1;
S_0x15c224950 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c224570;
 .timescale -9 -12;
L_0x15c2edec0 .functor NOT 1, L_0x15c2edde0, C4<0>, C4<0>, C4<0>;
L_0x15c2ee010 .functor AND 1, L_0x15c2edec0, L_0x15c2edf70, C4<1>, C4<1>;
v0x15c224b10_0 .net *"_ivl_2", 0 0, L_0x15c2edde0;  1 drivers
v0x15c224bd0_0 .net *"_ivl_3", 0 0, L_0x15c2edec0;  1 drivers
v0x15c224c70_0 .net *"_ivl_5", 0 0, L_0x15c2edf70;  1 drivers
L_0x15c2edd00 .reduce/or L_0x15c2ee140;
S_0x15c224d00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c224570;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c224d00
v0x15c224f50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c224f50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c224f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_9.20 ;
    %load/vec4 v0x15c224f50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.21, 5;
    %load/vec4 v0x15c224f50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c224f50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_9.20;
T_9.21 ;
    %end;
S_0x15c225760 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c223380;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c225760
v0x15c2259b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c2259b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2259b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_10.22 ;
    %load/vec4 v0x15c2259b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.23, 5;
    %load/vec4 v0x15c2259b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2259b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_10.22;
T_10.23 ;
    %end;
S_0x15c225cd0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2231c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c225ea0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c225ee0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c228400_0 .net "in", 3 0, L_0x15c2edc60;  1 drivers
v0x15c2284c0_0 .net "out", 1 0, L_0x15c2edb00;  alias, 1 drivers
v0x15c228570_0 .net "vld", 0 0, L_0x15c2ed850;  alias, 1 drivers
L_0x15c2ed210 .part L_0x15c2edc60, 0, 2;
L_0x15c2ed730 .part L_0x15c2edc60, 2, 2;
S_0x15c2260b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c225cd0;
 .timescale -9 -12;
L_0x15c2ed850 .functor OR 1, L_0x15c2ece10, L_0x15c2ed330, C4<0>, C4<0>;
L_0x150041600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c227c00_0 .net/2u *"_ivl_4", 0 0, L_0x150041600;  1 drivers
v0x15c227cc0_0 .net *"_ivl_6", 1 0, L_0x15c2ed900;  1 drivers
v0x15c227d60_0 .net *"_ivl_8", 1 0, L_0x15c2ed9e0;  1 drivers
v0x15c227e10_0 .net "out_h", 0 0, L_0x15c2ed600;  1 drivers
v0x15c227ed0_0 .net "out_l", 0 0, L_0x15c2ed0e0;  1 drivers
v0x15c227fa0_0 .net "out_vh", 0 0, L_0x15c2ed330;  1 drivers
v0x15c228050_0 .net "out_vl", 0 0, L_0x15c2ece10;  1 drivers
L_0x15c2ed900 .concat [ 1 1 0 0], L_0x15c2ed600, L_0x150041600;
L_0x15c2ed9e0 .concat [ 1 1 0 0], L_0x15c2ed0e0, L_0x15c2ece10;
L_0x15c2edb00 .functor MUXZ 2, L_0x15c2ed9e0, L_0x15c2ed900, L_0x15c2ed330, C4<>;
S_0x15c226270 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2260b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c225f60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c225fa0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c226ca0_0 .net "in", 1 0, L_0x15c2ed730;  1 drivers
v0x15c226d60_0 .net "out", 0 0, L_0x15c2ed600;  alias, 1 drivers
v0x15c226e10_0 .net "vld", 0 0, L_0x15c2ed330;  alias, 1 drivers
L_0x15c2ed3d0 .part L_0x15c2ed730, 1, 1;
L_0x15c2ed560 .part L_0x15c2ed730, 0, 1;
S_0x15c2265f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c226270;
 .timescale -9 -12;
L_0x15c2ed4b0 .functor NOT 1, L_0x15c2ed3d0, C4<0>, C4<0>, C4<0>;
L_0x15c2ed600 .functor AND 1, L_0x15c2ed4b0, L_0x15c2ed560, C4<1>, C4<1>;
v0x15c2267c0_0 .net *"_ivl_2", 0 0, L_0x15c2ed3d0;  1 drivers
v0x15c226880_0 .net *"_ivl_3", 0 0, L_0x15c2ed4b0;  1 drivers
v0x15c226920_0 .net *"_ivl_5", 0 0, L_0x15c2ed560;  1 drivers
L_0x15c2ed330 .reduce/or L_0x15c2ed730;
S_0x15c2269b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c226270;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2269b0
v0x15c226c00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c226c00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c226c00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_11.24 ;
    %load/vec4 v0x15c226c00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.25, 5;
    %load/vec4 v0x15c226c00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c226c00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_11.24;
T_11.25 ;
    %end;
S_0x15c226f10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2260b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2270e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c227120 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c227990_0 .net "in", 1 0, L_0x15c2ed210;  1 drivers
v0x15c227a50_0 .net "out", 0 0, L_0x15c2ed0e0;  alias, 1 drivers
v0x15c227b00_0 .net "vld", 0 0, L_0x15c2ece10;  alias, 1 drivers
L_0x15c2eceb0 .part L_0x15c2ed210, 1, 1;
L_0x15c2ed040 .part L_0x15c2ed210, 0, 1;
S_0x15c2272f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c226f10;
 .timescale -9 -12;
L_0x15c2ecf90 .functor NOT 1, L_0x15c2eceb0, C4<0>, C4<0>, C4<0>;
L_0x15c2ed0e0 .functor AND 1, L_0x15c2ecf90, L_0x15c2ed040, C4<1>, C4<1>;
v0x15c2274b0_0 .net *"_ivl_2", 0 0, L_0x15c2eceb0;  1 drivers
v0x15c227570_0 .net *"_ivl_3", 0 0, L_0x15c2ecf90;  1 drivers
v0x15c227610_0 .net *"_ivl_5", 0 0, L_0x15c2ed040;  1 drivers
L_0x15c2ece10 .reduce/or L_0x15c2ed210;
S_0x15c2276a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c226f10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2276a0
v0x15c2278f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c2278f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2278f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_12.26 ;
    %load/vec4 v0x15c2278f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.27, 5;
    %load/vec4 v0x15c2278f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2278f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_12.26;
T_12.27 ;
    %end;
S_0x15c228100 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c225cd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c228100
v0x15c228350_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c228350_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c228350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_13.28 ;
    %load/vec4 v0x15c228350_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.29, 5;
    %load/vec4 v0x15c228350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c228350_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_13.28;
T_13.29 ;
    %end;
S_0x15c228b70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c222de0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c228b70
v0x15c228dc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c228dc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c228dc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_14.30 ;
    %load/vec4 v0x15c228dc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.31, 5;
    %load/vec4 v0x15c228dc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c228dc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_14.30;
T_14.31 ;
    %end;
S_0x15c2295e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c21c5e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2295e0
v0x15c229830_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x15c229830_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c229830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_15.32 ;
    %load/vec4 v0x15c229830_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.33, 5;
    %load/vec4 v0x15c229830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c229830_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_15.32;
T_15.33 ;
    %end;
S_0x15c229b50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c21c410;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c229d20 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15c229d60 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15c236ea0_0 .net "in", 15 0, L_0x15c2eccf0;  1 drivers
v0x15c236f60_0 .net "out", 3 0, L_0x15c2ecb90;  alias, 1 drivers
v0x15c237010_0 .net "vld", 0 0, L_0x15c2ec8e0;  alias, 1 drivers
L_0x15c2ea4b0 .part L_0x15c2eccf0, 0, 8;
L_0x15c2ec800 .part L_0x15c2eccf0, 8, 8;
S_0x15c229f30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c229b50;
 .timescale -9 -12;
L_0x15c2ec8e0 .functor OR 1, L_0x15c2ea0a0, L_0x15c2ec3f0, C4<0>, C4<0>;
L_0x1500415b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2366a0_0 .net/2u *"_ivl_4", 0 0, L_0x1500415b8;  1 drivers
v0x15c236760_0 .net *"_ivl_6", 3 0, L_0x15c2ec990;  1 drivers
v0x15c236800_0 .net *"_ivl_8", 3 0, L_0x15c2eca70;  1 drivers
v0x15c2368b0_0 .net "out_h", 2 0, L_0x15c2ec6a0;  1 drivers
v0x15c236970_0 .net "out_l", 2 0, L_0x15c2ea350;  1 drivers
v0x15c236a40_0 .net "out_vh", 0 0, L_0x15c2ec3f0;  1 drivers
v0x15c236af0_0 .net "out_vl", 0 0, L_0x15c2ea0a0;  1 drivers
L_0x15c2ec990 .concat [ 3 1 0 0], L_0x15c2ec6a0, L_0x1500415b8;
L_0x15c2eca70 .concat [ 3 1 0 0], L_0x15c2ea350, L_0x15c2ea0a0;
L_0x15c2ecb90 .functor MUXZ 4, L_0x15c2eca70, L_0x15c2ec990, L_0x15c2ec3f0, C4<>;
S_0x15c22a0f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c229f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c229de0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c229e20 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c230130_0 .net "in", 7 0, L_0x15c2ec800;  1 drivers
v0x15c2301f0_0 .net "out", 2 0, L_0x15c2ec6a0;  alias, 1 drivers
v0x15c2302a0_0 .net "vld", 0 0, L_0x15c2ec3f0;  alias, 1 drivers
L_0x15c2eb3e0 .part L_0x15c2ec800, 0, 4;
L_0x15c2ec310 .part L_0x15c2ec800, 4, 4;
S_0x15c22a470 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c22a0f0;
 .timescale -9 -12;
L_0x15c2ec3f0 .functor OR 1, L_0x15c2eafd0, L_0x15c2ebf00, C4<0>, C4<0>;
L_0x150041570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c22f930_0 .net/2u *"_ivl_4", 0 0, L_0x150041570;  1 drivers
v0x15c22f9f0_0 .net *"_ivl_6", 2 0, L_0x15c2ec4a0;  1 drivers
v0x15c22fa90_0 .net *"_ivl_8", 2 0, L_0x15c2ec580;  1 drivers
v0x15c22fb40_0 .net "out_h", 1 0, L_0x15c2ec1b0;  1 drivers
v0x15c22fc00_0 .net "out_l", 1 0, L_0x15c2eb280;  1 drivers
v0x15c22fcd0_0 .net "out_vh", 0 0, L_0x15c2ebf00;  1 drivers
v0x15c22fd80_0 .net "out_vl", 0 0, L_0x15c2eafd0;  1 drivers
L_0x15c2ec4a0 .concat [ 2 1 0 0], L_0x15c2ec1b0, L_0x150041570;
L_0x15c2ec580 .concat [ 2 1 0 0], L_0x15c2eb280, L_0x15c2eafd0;
L_0x15c2ec6a0 .functor MUXZ 3, L_0x15c2ec580, L_0x15c2ec4a0, L_0x15c2ebf00, C4<>;
S_0x15c22a640 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c22a470;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c22a300 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c22a340 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c22cd20_0 .net "in", 3 0, L_0x15c2ec310;  1 drivers
v0x15c22cde0_0 .net "out", 1 0, L_0x15c2ec1b0;  alias, 1 drivers
v0x15c22ce90_0 .net "vld", 0 0, L_0x15c2ebf00;  alias, 1 drivers
L_0x15c2eb8c0 .part L_0x15c2ec310, 0, 2;
L_0x15c2ebde0 .part L_0x15c2ec310, 2, 2;
S_0x15c22a9c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c22a640;
 .timescale -9 -12;
L_0x15c2ebf00 .functor OR 1, L_0x15c2eb480, L_0x15c2eb9e0, C4<0>, C4<0>;
L_0x150041528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c22c520_0 .net/2u *"_ivl_4", 0 0, L_0x150041528;  1 drivers
v0x15c22c5e0_0 .net *"_ivl_6", 1 0, L_0x15c2ebfb0;  1 drivers
v0x15c22c680_0 .net *"_ivl_8", 1 0, L_0x15c2ec090;  1 drivers
v0x15c22c730_0 .net "out_h", 0 0, L_0x15c2ebcb0;  1 drivers
v0x15c22c7f0_0 .net "out_l", 0 0, L_0x15c2eb790;  1 drivers
v0x15c22c8c0_0 .net "out_vh", 0 0, L_0x15c2eb9e0;  1 drivers
v0x15c22c970_0 .net "out_vl", 0 0, L_0x15c2eb480;  1 drivers
L_0x15c2ebfb0 .concat [ 1 1 0 0], L_0x15c2ebcb0, L_0x150041528;
L_0x15c2ec090 .concat [ 1 1 0 0], L_0x15c2eb790, L_0x15c2eb480;
L_0x15c2ec1b0 .functor MUXZ 2, L_0x15c2ec090, L_0x15c2ebfb0, L_0x15c2eb9e0, C4<>;
S_0x15c22ab90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c22a9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c22a850 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c22a890 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c22b5c0_0 .net "in", 1 0, L_0x15c2ebde0;  1 drivers
v0x15c22b680_0 .net "out", 0 0, L_0x15c2ebcb0;  alias, 1 drivers
v0x15c22b730_0 .net "vld", 0 0, L_0x15c2eb9e0;  alias, 1 drivers
L_0x15c2eba80 .part L_0x15c2ebde0, 1, 1;
L_0x15c2ebc10 .part L_0x15c2ebde0, 0, 1;
S_0x15c22af10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c22ab90;
 .timescale -9 -12;
L_0x15c2ebb60 .functor NOT 1, L_0x15c2eba80, C4<0>, C4<0>, C4<0>;
L_0x15c2ebcb0 .functor AND 1, L_0x15c2ebb60, L_0x15c2ebc10, C4<1>, C4<1>;
v0x15c22b0e0_0 .net *"_ivl_2", 0 0, L_0x15c2eba80;  1 drivers
v0x15c22b1a0_0 .net *"_ivl_3", 0 0, L_0x15c2ebb60;  1 drivers
v0x15c22b240_0 .net *"_ivl_5", 0 0, L_0x15c2ebc10;  1 drivers
L_0x15c2eb9e0 .reduce/or L_0x15c2ebde0;
S_0x15c22b2d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c22ab90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c22b2d0
v0x15c22b520_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c22b520_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c22b520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_16.34 ;
    %load/vec4 v0x15c22b520_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.35, 5;
    %load/vec4 v0x15c22b520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c22b520_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_16.34;
T_16.35 ;
    %end;
S_0x15c22b830 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c22a9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c22ba00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c22ba40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c22c2b0_0 .net "in", 1 0, L_0x15c2eb8c0;  1 drivers
v0x15c22c370_0 .net "out", 0 0, L_0x15c2eb790;  alias, 1 drivers
v0x15c22c420_0 .net "vld", 0 0, L_0x15c2eb480;  alias, 1 drivers
L_0x15c2eb560 .part L_0x15c2eb8c0, 1, 1;
L_0x15c2eb6f0 .part L_0x15c2eb8c0, 0, 1;
S_0x15c22bc10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c22b830;
 .timescale -9 -12;
L_0x15c2eb640 .functor NOT 1, L_0x15c2eb560, C4<0>, C4<0>, C4<0>;
L_0x15c2eb790 .functor AND 1, L_0x15c2eb640, L_0x15c2eb6f0, C4<1>, C4<1>;
v0x15c22bdd0_0 .net *"_ivl_2", 0 0, L_0x15c2eb560;  1 drivers
v0x15c22be90_0 .net *"_ivl_3", 0 0, L_0x15c2eb640;  1 drivers
v0x15c22bf30_0 .net *"_ivl_5", 0 0, L_0x15c2eb6f0;  1 drivers
L_0x15c2eb480 .reduce/or L_0x15c2eb8c0;
S_0x15c22bfc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c22b830;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c22bfc0
v0x15c22c210_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c22c210_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c22c210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_17.36 ;
    %load/vec4 v0x15c22c210_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.37, 5;
    %load/vec4 v0x15c22c210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c22c210_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_17.36;
T_17.37 ;
    %end;
S_0x15c22ca20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c22a640;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c22ca20
v0x15c22cc70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c22cc70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c22cc70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_18.38 ;
    %load/vec4 v0x15c22cc70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.39, 5;
    %load/vec4 v0x15c22cc70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c22cc70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_18.38;
T_18.39 ;
    %end;
S_0x15c22cf90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c22a470;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c22d160 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c22d1a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c22f6c0_0 .net "in", 3 0, L_0x15c2eb3e0;  1 drivers
v0x15c22f780_0 .net "out", 1 0, L_0x15c2eb280;  alias, 1 drivers
v0x15c22f830_0 .net "vld", 0 0, L_0x15c2eafd0;  alias, 1 drivers
L_0x15c2ea990 .part L_0x15c2eb3e0, 0, 2;
L_0x15c2eaeb0 .part L_0x15c2eb3e0, 2, 2;
S_0x15c22d370 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c22cf90;
 .timescale -9 -12;
L_0x15c2eafd0 .functor OR 1, L_0x15c2ea550, L_0x15c2eaab0, C4<0>, C4<0>;
L_0x1500414e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c22eec0_0 .net/2u *"_ivl_4", 0 0, L_0x1500414e0;  1 drivers
v0x15c22ef80_0 .net *"_ivl_6", 1 0, L_0x15c2eb080;  1 drivers
v0x15c22f020_0 .net *"_ivl_8", 1 0, L_0x15c2eb160;  1 drivers
v0x15c22f0d0_0 .net "out_h", 0 0, L_0x15c2ead80;  1 drivers
v0x15c22f190_0 .net "out_l", 0 0, L_0x15c2ea860;  1 drivers
v0x15c22f260_0 .net "out_vh", 0 0, L_0x15c2eaab0;  1 drivers
v0x15c22f310_0 .net "out_vl", 0 0, L_0x15c2ea550;  1 drivers
L_0x15c2eb080 .concat [ 1 1 0 0], L_0x15c2ead80, L_0x1500414e0;
L_0x15c2eb160 .concat [ 1 1 0 0], L_0x15c2ea860, L_0x15c2ea550;
L_0x15c2eb280 .functor MUXZ 2, L_0x15c2eb160, L_0x15c2eb080, L_0x15c2eaab0, C4<>;
S_0x15c22d530 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c22d370;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c22d220 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c22d260 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c22df60_0 .net "in", 1 0, L_0x15c2eaeb0;  1 drivers
v0x15c22e020_0 .net "out", 0 0, L_0x15c2ead80;  alias, 1 drivers
v0x15c22e0d0_0 .net "vld", 0 0, L_0x15c2eaab0;  alias, 1 drivers
L_0x15c2eab50 .part L_0x15c2eaeb0, 1, 1;
L_0x15c2eace0 .part L_0x15c2eaeb0, 0, 1;
S_0x15c22d8b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c22d530;
 .timescale -9 -12;
L_0x15c2eac30 .functor NOT 1, L_0x15c2eab50, C4<0>, C4<0>, C4<0>;
L_0x15c2ead80 .functor AND 1, L_0x15c2eac30, L_0x15c2eace0, C4<1>, C4<1>;
v0x15c22da80_0 .net *"_ivl_2", 0 0, L_0x15c2eab50;  1 drivers
v0x15c22db40_0 .net *"_ivl_3", 0 0, L_0x15c2eac30;  1 drivers
v0x15c22dbe0_0 .net *"_ivl_5", 0 0, L_0x15c2eace0;  1 drivers
L_0x15c2eaab0 .reduce/or L_0x15c2eaeb0;
S_0x15c22dc70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c22d530;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c22dc70
v0x15c22dec0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c22dec0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c22dec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_19.40 ;
    %load/vec4 v0x15c22dec0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.41, 5;
    %load/vec4 v0x15c22dec0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c22dec0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_19.40;
T_19.41 ;
    %end;
S_0x15c22e1d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c22d370;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c22e3a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c22e3e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c22ec50_0 .net "in", 1 0, L_0x15c2ea990;  1 drivers
v0x15c22ed10_0 .net "out", 0 0, L_0x15c2ea860;  alias, 1 drivers
v0x15c22edc0_0 .net "vld", 0 0, L_0x15c2ea550;  alias, 1 drivers
L_0x15c2ea630 .part L_0x15c2ea990, 1, 1;
L_0x15c2ea7c0 .part L_0x15c2ea990, 0, 1;
S_0x15c22e5b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c22e1d0;
 .timescale -9 -12;
L_0x15c2ea710 .functor NOT 1, L_0x15c2ea630, C4<0>, C4<0>, C4<0>;
L_0x15c2ea860 .functor AND 1, L_0x15c2ea710, L_0x15c2ea7c0, C4<1>, C4<1>;
v0x15c22e770_0 .net *"_ivl_2", 0 0, L_0x15c2ea630;  1 drivers
v0x15c22e830_0 .net *"_ivl_3", 0 0, L_0x15c2ea710;  1 drivers
v0x15c22e8d0_0 .net *"_ivl_5", 0 0, L_0x15c2ea7c0;  1 drivers
L_0x15c2ea550 .reduce/or L_0x15c2ea990;
S_0x15c22e960 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c22e1d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c22e960
v0x15c22ebb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c22ebb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c22ebb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_20.42 ;
    %load/vec4 v0x15c22ebb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.43, 5;
    %load/vec4 v0x15c22ebb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c22ebb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_20.42;
T_20.43 ;
    %end;
S_0x15c22f3c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c22cf90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c22f3c0
v0x15c22f610_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c22f610_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c22f610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_21.44 ;
    %load/vec4 v0x15c22f610_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.45, 5;
    %load/vec4 v0x15c22f610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c22f610_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_21.44;
T_21.45 ;
    %end;
S_0x15c22fe30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c22a0f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c22fe30
v0x15c230080_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c230080_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c230080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_22.46 ;
    %load/vec4 v0x15c230080_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.47, 5;
    %load/vec4 v0x15c230080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c230080_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_22.46;
T_22.47 ;
    %end;
S_0x15c2303a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c229f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c230570 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c2305b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c236430_0 .net "in", 7 0, L_0x15c2ea4b0;  1 drivers
v0x15c2364f0_0 .net "out", 2 0, L_0x15c2ea350;  alias, 1 drivers
v0x15c2365a0_0 .net "vld", 0 0, L_0x15c2ea0a0;  alias, 1 drivers
L_0x15c2e9090 .part L_0x15c2ea4b0, 0, 4;
L_0x15c2e9fc0 .part L_0x15c2ea4b0, 4, 4;
S_0x15c230780 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2303a0;
 .timescale -9 -12;
L_0x15c2ea0a0 .functor OR 1, L_0x15c2e8c80, L_0x15c2e9bb0, C4<0>, C4<0>;
L_0x150041498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c235c30_0 .net/2u *"_ivl_4", 0 0, L_0x150041498;  1 drivers
v0x15c235cf0_0 .net *"_ivl_6", 2 0, L_0x15c2ea150;  1 drivers
v0x15c235d90_0 .net *"_ivl_8", 2 0, L_0x15c2ea230;  1 drivers
v0x15c235e40_0 .net "out_h", 1 0, L_0x15c2e9e60;  1 drivers
v0x15c235f00_0 .net "out_l", 1 0, L_0x15c2e8f30;  1 drivers
v0x15c235fd0_0 .net "out_vh", 0 0, L_0x15c2e9bb0;  1 drivers
v0x15c236080_0 .net "out_vl", 0 0, L_0x15c2e8c80;  1 drivers
L_0x15c2ea150 .concat [ 2 1 0 0], L_0x15c2e9e60, L_0x150041498;
L_0x15c2ea230 .concat [ 2 1 0 0], L_0x15c2e8f30, L_0x15c2e8c80;
L_0x15c2ea350 .functor MUXZ 3, L_0x15c2ea230, L_0x15c2ea150, L_0x15c2e9bb0, C4<>;
S_0x15c230940 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c230780;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c230630 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c230670 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c233020_0 .net "in", 3 0, L_0x15c2e9fc0;  1 drivers
v0x15c2330e0_0 .net "out", 1 0, L_0x15c2e9e60;  alias, 1 drivers
v0x15c233190_0 .net "vld", 0 0, L_0x15c2e9bb0;  alias, 1 drivers
L_0x15c2e9570 .part L_0x15c2e9fc0, 0, 2;
L_0x15c2e9a90 .part L_0x15c2e9fc0, 2, 2;
S_0x15c230cc0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c230940;
 .timescale -9 -12;
L_0x15c2e9bb0 .functor OR 1, L_0x15c2e9130, L_0x15c2e9690, C4<0>, C4<0>;
L_0x150041450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c232820_0 .net/2u *"_ivl_4", 0 0, L_0x150041450;  1 drivers
v0x15c2328e0_0 .net *"_ivl_6", 1 0, L_0x15c2e9c60;  1 drivers
v0x15c232980_0 .net *"_ivl_8", 1 0, L_0x15c2e9d40;  1 drivers
v0x15c232a30_0 .net "out_h", 0 0, L_0x15c2e9960;  1 drivers
v0x15c232af0_0 .net "out_l", 0 0, L_0x15c2e9440;  1 drivers
v0x15c232bc0_0 .net "out_vh", 0 0, L_0x15c2e9690;  1 drivers
v0x15c232c70_0 .net "out_vl", 0 0, L_0x15c2e9130;  1 drivers
L_0x15c2e9c60 .concat [ 1 1 0 0], L_0x15c2e9960, L_0x150041450;
L_0x15c2e9d40 .concat [ 1 1 0 0], L_0x15c2e9440, L_0x15c2e9130;
L_0x15c2e9e60 .functor MUXZ 2, L_0x15c2e9d40, L_0x15c2e9c60, L_0x15c2e9690, C4<>;
S_0x15c230e90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c230cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c230b50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c230b90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2318c0_0 .net "in", 1 0, L_0x15c2e9a90;  1 drivers
v0x15c231980_0 .net "out", 0 0, L_0x15c2e9960;  alias, 1 drivers
v0x15c231a30_0 .net "vld", 0 0, L_0x15c2e9690;  alias, 1 drivers
L_0x15c2e9730 .part L_0x15c2e9a90, 1, 1;
L_0x15c2e98c0 .part L_0x15c2e9a90, 0, 1;
S_0x15c231210 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c230e90;
 .timescale -9 -12;
L_0x15c2e9810 .functor NOT 1, L_0x15c2e9730, C4<0>, C4<0>, C4<0>;
L_0x15c2e9960 .functor AND 1, L_0x15c2e9810, L_0x15c2e98c0, C4<1>, C4<1>;
v0x15c2313e0_0 .net *"_ivl_2", 0 0, L_0x15c2e9730;  1 drivers
v0x15c2314a0_0 .net *"_ivl_3", 0 0, L_0x15c2e9810;  1 drivers
v0x15c231540_0 .net *"_ivl_5", 0 0, L_0x15c2e98c0;  1 drivers
L_0x15c2e9690 .reduce/or L_0x15c2e9a90;
S_0x15c2315d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c230e90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2315d0
v0x15c231820_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c231820_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c231820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_23.48 ;
    %load/vec4 v0x15c231820_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.49, 5;
    %load/vec4 v0x15c231820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c231820_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_23.48;
T_23.49 ;
    %end;
S_0x15c231b30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c230cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c231d00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c231d40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2325b0_0 .net "in", 1 0, L_0x15c2e9570;  1 drivers
v0x15c232670_0 .net "out", 0 0, L_0x15c2e9440;  alias, 1 drivers
v0x15c232720_0 .net "vld", 0 0, L_0x15c2e9130;  alias, 1 drivers
L_0x15c2e9210 .part L_0x15c2e9570, 1, 1;
L_0x15c2e93a0 .part L_0x15c2e9570, 0, 1;
S_0x15c231f10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c231b30;
 .timescale -9 -12;
L_0x15c2e92f0 .functor NOT 1, L_0x15c2e9210, C4<0>, C4<0>, C4<0>;
L_0x15c2e9440 .functor AND 1, L_0x15c2e92f0, L_0x15c2e93a0, C4<1>, C4<1>;
v0x15c2320d0_0 .net *"_ivl_2", 0 0, L_0x15c2e9210;  1 drivers
v0x15c232190_0 .net *"_ivl_3", 0 0, L_0x15c2e92f0;  1 drivers
v0x15c232230_0 .net *"_ivl_5", 0 0, L_0x15c2e93a0;  1 drivers
L_0x15c2e9130 .reduce/or L_0x15c2e9570;
S_0x15c2322c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c231b30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2322c0
v0x15c232510_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c232510_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c232510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_24.50 ;
    %load/vec4 v0x15c232510_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_24.51, 5;
    %load/vec4 v0x15c232510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c232510_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_24.50;
T_24.51 ;
    %end;
S_0x15c232d20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c230940;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c232d20
v0x15c232f70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c232f70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c232f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_25.52 ;
    %load/vec4 v0x15c232f70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_25.53, 5;
    %load/vec4 v0x15c232f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c232f70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_25.52;
T_25.53 ;
    %end;
S_0x15c233290 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c230780;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c233460 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c2334a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c2359c0_0 .net "in", 3 0, L_0x15c2e9090;  1 drivers
v0x15c235a80_0 .net "out", 1 0, L_0x15c2e8f30;  alias, 1 drivers
v0x15c235b30_0 .net "vld", 0 0, L_0x15c2e8c80;  alias, 1 drivers
L_0x15c2e8640 .part L_0x15c2e9090, 0, 2;
L_0x15c2e8b60 .part L_0x15c2e9090, 2, 2;
S_0x15c233670 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c233290;
 .timescale -9 -12;
L_0x15c2e8c80 .functor OR 1, L_0x15c2e7fd0, L_0x15c2e8760, C4<0>, C4<0>;
L_0x150041408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2351c0_0 .net/2u *"_ivl_4", 0 0, L_0x150041408;  1 drivers
v0x15c235280_0 .net *"_ivl_6", 1 0, L_0x15c2e8d30;  1 drivers
v0x15c235320_0 .net *"_ivl_8", 1 0, L_0x15c2e8e10;  1 drivers
v0x15c2353d0_0 .net "out_h", 0 0, L_0x15c2e8a30;  1 drivers
v0x15c235490_0 .net "out_l", 0 0, L_0x15c2e8510;  1 drivers
v0x15c235560_0 .net "out_vh", 0 0, L_0x15c2e8760;  1 drivers
v0x15c235610_0 .net "out_vl", 0 0, L_0x15c2e7fd0;  1 drivers
L_0x15c2e8d30 .concat [ 1 1 0 0], L_0x15c2e8a30, L_0x150041408;
L_0x15c2e8e10 .concat [ 1 1 0 0], L_0x15c2e8510, L_0x15c2e7fd0;
L_0x15c2e8f30 .functor MUXZ 2, L_0x15c2e8e10, L_0x15c2e8d30, L_0x15c2e8760, C4<>;
S_0x15c233830 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c233670;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c233520 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c233560 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c234260_0 .net "in", 1 0, L_0x15c2e8b60;  1 drivers
v0x15c234320_0 .net "out", 0 0, L_0x15c2e8a30;  alias, 1 drivers
v0x15c2343d0_0 .net "vld", 0 0, L_0x15c2e8760;  alias, 1 drivers
L_0x15c2e8800 .part L_0x15c2e8b60, 1, 1;
L_0x15c2e8990 .part L_0x15c2e8b60, 0, 1;
S_0x15c233bb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c233830;
 .timescale -9 -12;
L_0x15c2e88e0 .functor NOT 1, L_0x15c2e8800, C4<0>, C4<0>, C4<0>;
L_0x15c2e8a30 .functor AND 1, L_0x15c2e88e0, L_0x15c2e8990, C4<1>, C4<1>;
v0x15c233d80_0 .net *"_ivl_2", 0 0, L_0x15c2e8800;  1 drivers
v0x15c233e40_0 .net *"_ivl_3", 0 0, L_0x15c2e88e0;  1 drivers
v0x15c233ee0_0 .net *"_ivl_5", 0 0, L_0x15c2e8990;  1 drivers
L_0x15c2e8760 .reduce/or L_0x15c2e8b60;
S_0x15c233f70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c233830;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c233f70
v0x15c2341c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c2341c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2341c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_26.54 ;
    %load/vec4 v0x15c2341c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.55, 5;
    %load/vec4 v0x15c2341c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2341c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_26.54;
T_26.55 ;
    %end;
S_0x15c2344d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c233670;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2346a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2346e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c234f50_0 .net "in", 1 0, L_0x15c2e8640;  1 drivers
v0x15c235010_0 .net "out", 0 0, L_0x15c2e8510;  alias, 1 drivers
v0x15c2350c0_0 .net "vld", 0 0, L_0x15c2e7fd0;  alias, 1 drivers
L_0x15c2e8320 .part L_0x15c2e8640, 1, 1;
L_0x15c2e8470 .part L_0x15c2e8640, 0, 1;
S_0x15c2348b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2344d0;
 .timescale -9 -12;
L_0x15c2e83c0 .functor NOT 1, L_0x15c2e8320, C4<0>, C4<0>, C4<0>;
L_0x15c2e8510 .functor AND 1, L_0x15c2e83c0, L_0x15c2e8470, C4<1>, C4<1>;
v0x15c234a70_0 .net *"_ivl_2", 0 0, L_0x15c2e8320;  1 drivers
v0x15c234b30_0 .net *"_ivl_3", 0 0, L_0x15c2e83c0;  1 drivers
v0x15c234bd0_0 .net *"_ivl_5", 0 0, L_0x15c2e8470;  1 drivers
L_0x15c2e7fd0 .reduce/or L_0x15c2e8640;
S_0x15c234c60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2344d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c234c60
v0x15c234eb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c234eb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c234eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_27.56 ;
    %load/vec4 v0x15c234eb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.57, 5;
    %load/vec4 v0x15c234eb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c234eb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_27.56;
T_27.57 ;
    %end;
S_0x15c2356c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c233290;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2356c0
v0x15c235910_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c235910_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c235910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_28.58 ;
    %load/vec4 v0x15c235910_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_28.59, 5;
    %load/vec4 v0x15c235910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c235910_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_28.58;
T_28.59 ;
    %end;
S_0x15c236130 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2303a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c236130
v0x15c236380_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c236380_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c236380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_29.60 ;
    %load/vec4 v0x15c236380_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_29.61, 5;
    %load/vec4 v0x15c236380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c236380_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_29.60;
T_29.61 ;
    %end;
S_0x15c236ba0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c229b50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c236ba0
v0x15c236df0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x15c236df0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c236df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_30.62 ;
    %load/vec4 v0x15c236df0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_30.63, 5;
    %load/vec4 v0x15c236df0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c236df0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_30.62;
T_30.63 ;
    %end;
S_0x15c237610 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c21c090;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c237610
v0x15c237860_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.log2 ;
    %load/vec4 v0x15c237860_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c237860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_31.64 ;
    %load/vec4 v0x15c237860_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.65, 5;
    %load/vec4 v0x15c237860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c237860_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_31.64;
T_31.65 ;
    %end;
S_0x15c237b80 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15c21bcf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c237b80
v0x15c237de0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.log2 ;
    %load/vec4 v0x15c237de0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c237de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_32.66 ;
    %load/vec4 v0x15c237de0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_32.67, 5;
    %load/vec4 v0x15c237de0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c237de0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_32.66;
T_32.67 ;
    %end;
S_0x15c2380f0 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x15c215000;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2380f0
v0x15c238360_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.log2 ;
    %load/vec4 v0x15c238360_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c238360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_33.68 ;
    %load/vec4 v0x15c238360_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_33.69, 5;
    %load/vec4 v0x15c238360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c238360_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_33.68;
T_33.69 ;
    %end;
S_0x15c238410 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x15c215000;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x15c21b5f0 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1500419f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c238ca0_0 .net/2u *"_ivl_0", 0 0, L_0x1500419f0;  1 drivers
L_0x150041a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c238d60_0 .net/2u *"_ivl_4", 0 0, L_0x150041a38;  1 drivers
v0x15c238e00_0 .net "a", 7 0, L_0x15c2f3ab0;  1 drivers
v0x15c238eb0_0 .net "ain", 8 0, L_0x15c2f36f0;  1 drivers
v0x15c238f70_0 .net "b", 7 0, L_0x15c2f3570;  1 drivers
v0x15c239050_0 .net "bin", 8 0, L_0x15c2f3810;  1 drivers
v0x15c2390f0_0 .net "c", 8 0, L_0x15c2f3930;  alias, 1 drivers
L_0x15c2f36f0 .concat [ 8 1 0 0], L_0x15c2f3ab0, L_0x1500419f0;
L_0x15c2f3810 .concat [ 8 1 0 0], L_0x15c2f3570, L_0x150041a38;
S_0x15c2387c0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15c238410;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x15c238990 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x15c238690_0 .net "a", 8 0, L_0x15c2f36f0;  alias, 1 drivers
v0x15c238ae0_0 .net "b", 8 0, L_0x15c2f3810;  alias, 1 drivers
v0x15c238b90_0 .net "c", 8 0, L_0x15c2f3930;  alias, 1 drivers
L_0x15c2f3930 .arith/sub 9, L_0x15c2f36f0, L_0x15c2f3810;
S_0x15c2391e0 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x15c215000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x15c2393a0 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x150040ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c239510_0 .net/2u *"_ivl_0", 0 0, L_0x150040ef8;  1 drivers
v0x15c2395d0_0 .net *"_ivl_11", 5 0, L_0x15c2e51a0;  1 drivers
v0x15c239670_0 .net *"_ivl_2", 5 0, L_0x15c2e4fe0;  1 drivers
L_0x150040f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c239700_0 .net/2u *"_ivl_4", 0 0, L_0x150040f40;  1 drivers
v0x15c239790_0 .net *"_ivl_6", 5 0, L_0x15c2e5080;  1 drivers
L_0x150040f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x15c239860_0 .net *"_ivl_8", 5 0, L_0x150040f88;  1 drivers
v0x15c239910_0 .net "rc", 0 0, L_0x15c2e4680;  alias, 1 drivers
v0x15c2399b0_0 .net "regime", 4 0, L_0x15c2e4870;  alias, 1 drivers
v0x15c239a60_0 .net "regime_N", 5 0, L_0x15c2e52a0;  alias, 1 drivers
L_0x15c2e4fe0 .concat [ 5 1 0 0], L_0x15c2e4870, L_0x150040ef8;
L_0x15c2e5080 .concat [ 5 1 0 0], L_0x15c2e4870, L_0x150040f40;
L_0x15c2e51a0 .arith/sub 6, L_0x150040f88, L_0x15c2e5080;
L_0x15c2e52a0 .functor MUXZ 6, L_0x15c2e51a0, L_0x15c2e4fe0, L_0x15c2e4680, C4<>;
S_0x15c239bc0 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x15c215000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x15c239820 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x150040fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c239eb0_0 .net/2u *"_ivl_0", 0 0, L_0x150040fd0;  1 drivers
v0x15c239f70_0 .net *"_ivl_11", 5 0, L_0x15c2e5600;  1 drivers
v0x15c23a010_0 .net *"_ivl_2", 5 0, L_0x15c2e5400;  1 drivers
L_0x150041018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c23a0a0_0 .net/2u *"_ivl_4", 0 0, L_0x150041018;  1 drivers
v0x15c23a130_0 .net *"_ivl_6", 5 0, L_0x15c2e54e0;  1 drivers
L_0x150041060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x15c23a200_0 .net *"_ivl_8", 5 0, L_0x150041060;  1 drivers
v0x15c23a2b0_0 .net "rc", 0 0, L_0x15c2e43d0;  alias, 1 drivers
v0x15c23a350_0 .net "regime", 4 0, L_0x15c2e4720;  alias, 1 drivers
v0x15c23a400_0 .net "regime_N", 5 0, L_0x15c2e5740;  alias, 1 drivers
L_0x15c2e5400 .concat [ 5 1 0 0], L_0x15c2e4720, L_0x150040fd0;
L_0x15c2e54e0 .concat [ 5 1 0 0], L_0x15c2e4720, L_0x150041018;
L_0x15c2e5600 .arith/sub 6, L_0x150041060, L_0x15c2e54e0;
L_0x15c2e5740 .functor MUXZ 6, L_0x15c2e5600, L_0x15c2e5400, L_0x15c2e43d0, C4<>;
S_0x15c23a560 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x15c215000;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x15c23a1c0 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x15c23a760_0 .net *"_ivl_0", 8 0, L_0x15c2f3610;  1 drivers
L_0x150041ac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15c23a8a0_0 .net *"_ivl_3", 7 0, L_0x150041ac8;  1 drivers
v0x15c23a950_0 .net "a", 8 0, L_0x15c2f3930;  alias, 1 drivers
v0x15c23aa40_0 .net "c", 8 0, L_0x15c2f3d60;  alias, 1 drivers
v0x15c23aaf0_0 .net "mant_ovf", 0 0, L_0x15c2f3ee0;  1 drivers
L_0x15c2f3610 .concat [ 1 8 0 0], L_0x15c2f3ee0, L_0x150041ac8;
L_0x15c2f3d60 .arith/sum 9, L_0x15c2f3930, L_0x15c2f3610;
S_0x15c23abe0 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x15c215000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x15c23ada0 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x15c23c980_0 .net "a", 31 0, L_0x15c2ca0f0;  alias, 1 drivers
v0x15c23ca70_0 .net "b", 31 0, L_0x15c2e7480;  alias, 1 drivers
v0x15c23cb00_0 .net "c", 32 0, L_0x15c2e7b70;  alias, 1 drivers
v0x15c23cb90_0 .net "c_add", 32 0, L_0x15c2e7770;  1 drivers
v0x15c23cc70_0 .net "c_sub", 32 0, L_0x15c2e7a70;  1 drivers
v0x15c23cd80_0 .net "op", 0 0, L_0x15c2e44d0;  alias, 1 drivers
L_0x15c2e7b70 .functor MUXZ 33, L_0x15c2e7a70, L_0x15c2e7770, L_0x15c2e44d0, C4<>;
S_0x15c23af20 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x15c23abe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15c23b0f0 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x1500412e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c23b6e0_0 .net/2u *"_ivl_0", 0 0, L_0x1500412e8;  1 drivers
L_0x150041330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c23b7a0_0 .net/2u *"_ivl_4", 0 0, L_0x150041330;  1 drivers
v0x15c23b840_0 .net "a", 31 0, L_0x15c2ca0f0;  alias, 1 drivers
v0x15c23b8f0_0 .net "ain", 32 0, L_0x15c2e7530;  1 drivers
v0x15c23b9b0_0 .net "b", 31 0, L_0x15c2e7480;  alias, 1 drivers
v0x15c23ba80_0 .net "bin", 32 0, L_0x15c2e7650;  1 drivers
v0x15c23bb30_0 .net "c", 32 0, L_0x15c2e7770;  alias, 1 drivers
L_0x15c2e7530 .concat [ 32 1 0 0], L_0x15c2ca0f0, L_0x1500412e8;
L_0x15c2e7650 .concat [ 32 1 0 0], L_0x15c2e7480, L_0x150041330;
S_0x15c23b200 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x15c23af20;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15c23b3d0 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x15c23b4e0_0 .net "a", 32 0, L_0x15c2e7530;  alias, 1 drivers
v0x15c23b5a0_0 .net "b", 32 0, L_0x15c2e7650;  alias, 1 drivers
v0x15c23b640_0 .net "c", 32 0, L_0x15c2e7770;  alias, 1 drivers
L_0x15c2e7770 .arith/sum 33, L_0x15c2e7530, L_0x15c2e7650;
S_0x15c23bc20 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x15c23abe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15c23bdf0 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x150041378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c23c430_0 .net/2u *"_ivl_0", 0 0, L_0x150041378;  1 drivers
L_0x1500413c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c23c4f0_0 .net/2u *"_ivl_4", 0 0, L_0x1500413c0;  1 drivers
v0x15c23c590_0 .net "a", 31 0, L_0x15c2ca0f0;  alias, 1 drivers
v0x15c23c660_0 .net "ain", 32 0, L_0x15c2e7870;  1 drivers
v0x15c23c710_0 .net "b", 31 0, L_0x15c2e7480;  alias, 1 drivers
v0x15c23c820_0 .net "bin", 32 0, L_0x15c2e7950;  1 drivers
v0x15c23c8b0_0 .net "c", 32 0, L_0x15c2e7a70;  alias, 1 drivers
L_0x15c2e7870 .concat [ 32 1 0 0], L_0x15c2ca0f0, L_0x150041378;
L_0x15c2e7950 .concat [ 32 1 0 0], L_0x15c2e7480, L_0x1500413c0;
S_0x15c23bf60 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15c23bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15c23c120 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x15c23c230_0 .net "a", 32 0, L_0x15c2e7870;  alias, 1 drivers
v0x15c23c2f0_0 .net "b", 32 0, L_0x15c2e7950;  alias, 1 drivers
v0x15c23c390_0 .net "c", 32 0, L_0x15c2e7a70;  alias, 1 drivers
L_0x15c2e7a70 .arith/sub 33, L_0x15c2e7870, L_0x15c2e7950;
S_0x15c23ce30 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x15c215000;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15c23cff0 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x150041d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c23d640_0 .net/2u *"_ivl_0", 0 0, L_0x150041d98;  1 drivers
L_0x150041de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c23d700_0 .net/2u *"_ivl_4", 0 0, L_0x150041de0;  1 drivers
v0x15c23d7a0_0 .net "a", 31 0, L_0x15c2f72c0;  1 drivers
v0x15c23d850_0 .net "ain", 32 0, L_0x15c2f6650;  1 drivers
v0x15c23d910_0 .net "b", 31 0, L_0x15c2f6bf0;  alias, 1 drivers
v0x15c23d9f0_0 .net "bin", 32 0, L_0x15c2f6770;  1 drivers
v0x15c23da90_0 .net "c", 32 0, L_0x15c2f71c0;  alias, 1 drivers
L_0x15c2f6650 .concat [ 32 1 0 0], L_0x15c2f72c0, L_0x150041d98;
L_0x15c2f6770 .concat [ 32 1 0 0], L_0x15c2f6bf0, L_0x150041de0;
S_0x15c23d160 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x15c23ce30;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15c23d330 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x15c23d440_0 .net "a", 32 0, L_0x15c2f6650;  alias, 1 drivers
v0x15c23d500_0 .net "b", 32 0, L_0x15c2f6770;  alias, 1 drivers
v0x15c23d5a0_0 .net "c", 32 0, L_0x15c2f71c0;  alias, 1 drivers
L_0x15c2f71c0 .arith/sum 33, L_0x15c2f6650, L_0x15c2f6770;
S_0x15c23db80 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x15c215000;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x15c23dd40 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x15c23dd80 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x15c23ddc0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x15c2cae00 .functor BUFZ 32, L_0x15c2cbcf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15c2cc3a0 .functor NOT 32, L_0x15c2cae00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1500405b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x15c2d6240 .functor XOR 1, L_0x15c2cc280, L_0x1500405b0, C4<0>, C4<0>;
v0x15c25c610_0 .net/2u *"_ivl_10", 0 0, L_0x1500405b0;  1 drivers
v0x15c25c6c0_0 .net *"_ivl_12", 0 0, L_0x15c2d6240;  1 drivers
L_0x1500405f8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x15c25c770_0 .net/2u *"_ivl_16", 4 0, L_0x1500405f8;  1 drivers
v0x15c25c830_0 .net *"_ivl_18", 4 0, L_0x15c2d6490;  1 drivers
v0x15c25c8e0_0 .net *"_ivl_23", 29 0, L_0x15c2d7b80;  1 drivers
L_0x1500407a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c25c9d0_0 .net/2u *"_ivl_24", 1 0, L_0x1500407a8;  1 drivers
v0x15c25ca80_0 .net *"_ivl_4", 31 0, L_0x15c2cc3a0;  1 drivers
v0x15c25cb30_0 .net *"_ivl_9", 30 0, L_0x15c2d61a0;  1 drivers
v0x15c25cbe0_0 .net "exp", 1 0, L_0x15c2d7d80;  alias, 1 drivers
v0x15c25ccf0_0 .net "in", 31 0, L_0x15c2cbcf0;  alias, 1 drivers
v0x15c25cda0_0 .net "k", 4 0, L_0x15c2d6000;  1 drivers
v0x15c25ce40_0 .net "mant", 29 0, L_0x15c2d7eb0;  alias, 1 drivers
v0x15c25cef0_0 .net "rc", 0 0, L_0x15c2cc280;  alias, 1 drivers
v0x15c25cf90_0 .net "regime", 4 0, L_0x15c2d6590;  alias, 1 drivers
v0x15c25d040_0 .net "xin", 31 0, L_0x15c2cae00;  1 drivers
v0x15c25d0f0_0 .net "xin_r", 31 0, L_0x15c2cc410;  1 drivers
v0x15c25d1a0_0 .net "xin_tmp", 31 0, L_0x15c2d7a90;  1 drivers
L_0x15c2cc280 .part L_0x15c2cae00, 30, 1;
L_0x15c2cc410 .functor MUXZ 32, L_0x15c2cae00, L_0x15c2cc3a0, L_0x15c2cc280, C4<>;
L_0x15c2d61a0 .part L_0x15c2cc410, 0, 31;
L_0x15c2d6330 .concat [ 1 31 0 0], L_0x15c2d6240, L_0x15c2d61a0;
L_0x15c2d6490 .arith/sub 5, L_0x15c2d6000, L_0x1500405f8;
L_0x15c2d6590 .functor MUXZ 5, L_0x15c2d6000, L_0x15c2d6490, L_0x15c2cc280, C4<>;
L_0x15c2d7b80 .part L_0x15c2cae00, 0, 30;
L_0x15c2d7c60 .concat [ 2 30 0 0], L_0x1500407a8, L_0x15c2d7b80;
L_0x15c2d7d80 .part L_0x15c2d7a90, 30, 2;
L_0x15c2d7eb0 .part L_0x15c2d7a90, 0, 30;
S_0x15c23dfb0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x15c23db80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c23dfb0
v0x15c23e240_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.log2 ;
    %load/vec4 v0x15c23e240_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c23e240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_34.70 ;
    %load/vec4 v0x15c23e240_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_34.71, 5;
    %load/vec4 v0x15c23e240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c23e240_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_34.70;
T_34.71 ;
    %end;
S_0x15c23e2f0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x15c23db80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x15c23e4c0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x15c23e500 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x15c2d7a90 .functor BUFZ 32, L_0x15c2d7510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150040760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c23fb80_0 .net *"_ivl_11", 0 0, L_0x150040760;  1 drivers
v0x15c23fc40_0 .net *"_ivl_6", 0 0, L_0x15c2d7630;  1 drivers
v0x15c23fcf0_0 .net *"_ivl_7", 31 0, L_0x15c2d7790;  1 drivers
v0x15c23fdb0_0 .net *"_ivl_9", 30 0, L_0x15c2d76d0;  1 drivers
v0x15c23fe60_0 .net "a", 31 0, L_0x15c2d7c60;  1 drivers
v0x15c23ff50_0 .net "b", 4 0, L_0x15c2d6000;  alias, 1 drivers
v0x15c240000_0 .net "c", 31 0, L_0x15c2d7a90;  alias, 1 drivers
v0x15c2400b0 .array "tmp", 0 4;
v0x15c2400b0_0 .net v0x15c2400b0 0, 31 0, L_0x15c2d7930; 1 drivers
v0x15c2400b0_1 .net v0x15c2400b0 1, 31 0, L_0x15c2d6910; 1 drivers
v0x15c2400b0_2 .net v0x15c2400b0 2, 31 0, L_0x15c2d6d90; 1 drivers
v0x15c2400b0_3 .net v0x15c2400b0 3, 31 0, L_0x15c2d7150; 1 drivers
v0x15c2400b0_4 .net v0x15c2400b0 4, 31 0, L_0x15c2d7510; 1 drivers
L_0x15c2d66b0 .part L_0x15c2d6000, 1, 1;
L_0x15c2d6a70 .part L_0x15c2d6000, 2, 1;
L_0x15c2d6eb0 .part L_0x15c2d6000, 3, 1;
L_0x15c2d7270 .part L_0x15c2d6000, 4, 1;
L_0x15c2d7630 .part L_0x15c2d6000, 0, 1;
L_0x15c2d76d0 .part L_0x15c2d7c60, 0, 31;
L_0x15c2d7790 .concat [ 1 31 0 0], L_0x150040760, L_0x15c2d76d0;
L_0x15c2d7930 .functor MUXZ 32, L_0x15c2d7c60, L_0x15c2d7790, L_0x15c2d7630, C4<>;
S_0x15c23e6f0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15c23e2f0;
 .timescale -9 -12;
P_0x15c23e8c0 .param/l "i" 1 4 296, +C4<01>;
v0x15c23e960_0 .net *"_ivl_1", 0 0, L_0x15c2d66b0;  1 drivers
v0x15c23e9f0_0 .net *"_ivl_3", 31 0, L_0x15c2d67f0;  1 drivers
v0x15c23ea80_0 .net *"_ivl_5", 29 0, L_0x15c2d6750;  1 drivers
L_0x150040640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c23eb10_0 .net *"_ivl_7", 1 0, L_0x150040640;  1 drivers
L_0x15c2d6750 .part L_0x15c2d7930, 0, 30;
L_0x15c2d67f0 .concat [ 2 30 0 0], L_0x150040640, L_0x15c2d6750;
L_0x15c2d6910 .functor MUXZ 32, L_0x15c2d7930, L_0x15c2d67f0, L_0x15c2d66b0, C4<>;
S_0x15c23ebb0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15c23e2f0;
 .timescale -9 -12;
P_0x15c23ed90 .param/l "i" 1 4 296, +C4<010>;
v0x15c23ee20_0 .net *"_ivl_1", 0 0, L_0x15c2d6a70;  1 drivers
v0x15c23eed0_0 .net *"_ivl_3", 31 0, L_0x15c2d6cb0;  1 drivers
v0x15c23ef80_0 .net *"_ivl_5", 27 0, L_0x15c2d6c10;  1 drivers
L_0x150040688 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15c23f040_0 .net *"_ivl_7", 3 0, L_0x150040688;  1 drivers
L_0x15c2d6c10 .part L_0x15c2d6910, 0, 28;
L_0x15c2d6cb0 .concat [ 4 28 0 0], L_0x150040688, L_0x15c2d6c10;
L_0x15c2d6d90 .functor MUXZ 32, L_0x15c2d6910, L_0x15c2d6cb0, L_0x15c2d6a70, C4<>;
S_0x15c23f0f0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15c23e2f0;
 .timescale -9 -12;
P_0x15c23f2e0 .param/l "i" 1 4 296, +C4<011>;
v0x15c23f370_0 .net *"_ivl_1", 0 0, L_0x15c2d6eb0;  1 drivers
v0x15c23f420_0 .net *"_ivl_3", 31 0, L_0x15c2d7030;  1 drivers
v0x15c23f4d0_0 .net *"_ivl_5", 23 0, L_0x15c2d6f50;  1 drivers
L_0x1500406d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15c23f590_0 .net *"_ivl_7", 7 0, L_0x1500406d0;  1 drivers
L_0x15c2d6f50 .part L_0x15c2d6d90, 0, 24;
L_0x15c2d7030 .concat [ 8 24 0 0], L_0x1500406d0, L_0x15c2d6f50;
L_0x15c2d7150 .functor MUXZ 32, L_0x15c2d6d90, L_0x15c2d7030, L_0x15c2d6eb0, C4<>;
S_0x15c23f640 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x15c23e2f0;
 .timescale -9 -12;
P_0x15c23f810 .param/l "i" 1 4 296, +C4<0100>;
v0x15c23f8b0_0 .net *"_ivl_1", 0 0, L_0x15c2d7270;  1 drivers
v0x15c23f960_0 .net *"_ivl_3", 31 0, L_0x15c2d73f0;  1 drivers
v0x15c23fa10_0 .net *"_ivl_5", 15 0, L_0x15c2d7310;  1 drivers
L_0x150040718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c23fad0_0 .net *"_ivl_7", 15 0, L_0x150040718;  1 drivers
L_0x15c2d7310 .part L_0x15c2d7150, 0, 16;
L_0x15c2d73f0 .concat [ 16 16 0 0], L_0x150040718, L_0x15c2d7310;
L_0x15c2d7510 .functor MUXZ 32, L_0x15c2d7150, L_0x15c2d73f0, L_0x15c2d7270, C4<>;
S_0x15c240200 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x15c23db80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x15c2403c0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x15c240400 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x15c25c3b0_0 .net "in", 31 0, L_0x15c2d6330;  1 drivers
v0x15c25c480_0 .net "out", 4 0, L_0x15c2d6000;  alias, 1 drivers
v0x15c25c550_0 .net "vld", 0 0, L_0x15c2d5d50;  1 drivers
S_0x15c2405b0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15c240200;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c240480 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x15c2404c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x15c25be30_0 .net "in", 31 0, L_0x15c2d6330;  alias, 1 drivers
v0x15c25bef0_0 .net "out", 4 0, L_0x15c2d6000;  alias, 1 drivers
v0x15c25bfb0_0 .net "vld", 0 0, L_0x15c2d5d50;  alias, 1 drivers
L_0x15c2d1060 .part L_0x15c2d6330, 0, 16;
L_0x15c2d5cb0 .part L_0x15c2d6330, 16, 16;
S_0x15c240930 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2405b0;
 .timescale -9 -12;
L_0x15c2d5d50 .functor OR 1, L_0x15c2d0c50, L_0x15c2d58a0, C4<0>, C4<0>;
L_0x150040568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c25b630_0 .net/2u *"_ivl_4", 0 0, L_0x150040568;  1 drivers
v0x15c25b6f0_0 .net *"_ivl_6", 4 0, L_0x15c2d5e00;  1 drivers
v0x15c25b790_0 .net *"_ivl_8", 4 0, L_0x15c2d5ee0;  1 drivers
v0x15c25b840_0 .net "out_h", 3 0, L_0x15c2d5b50;  1 drivers
v0x15c25b900_0 .net "out_l", 3 0, L_0x15c2d0f00;  1 drivers
v0x15c25b9d0_0 .net "out_vh", 0 0, L_0x15c2d58a0;  1 drivers
v0x15c25ba80_0 .net "out_vl", 0 0, L_0x15c2d0c50;  1 drivers
L_0x15c2d5e00 .concat [ 4 1 0 0], L_0x15c2d5b50, L_0x150040568;
L_0x15c2d5ee0 .concat [ 4 1 0 0], L_0x15c2d0f00, L_0x15c2d0c50;
L_0x15c2d6000 .functor MUXZ 5, L_0x15c2d5ee0, L_0x15c2d5e00, L_0x15c2d58a0, C4<>;
S_0x15c240b00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c240930;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2407c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15c240800 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15c24de00_0 .net "in", 15 0, L_0x15c2d5cb0;  1 drivers
v0x15c24dec0_0 .net "out", 3 0, L_0x15c2d5b50;  alias, 1 drivers
v0x15c24df70_0 .net "vld", 0 0, L_0x15c2d58a0;  alias, 1 drivers
L_0x15c2d33f0 .part L_0x15c2d5cb0, 0, 8;
L_0x15c2d57c0 .part L_0x15c2d5cb0, 8, 8;
S_0x15c240e80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c240b00;
 .timescale -9 -12;
L_0x15c2d58a0 .functor OR 1, L_0x15c2d2fe0, L_0x15c2d53b0, C4<0>, C4<0>;
L_0x150040520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c24d600_0 .net/2u *"_ivl_4", 0 0, L_0x150040520;  1 drivers
v0x15c24d6c0_0 .net *"_ivl_6", 3 0, L_0x15c2d5950;  1 drivers
v0x15c24d760_0 .net *"_ivl_8", 3 0, L_0x15c2d5a30;  1 drivers
v0x15c24d810_0 .net "out_h", 2 0, L_0x15c2d5660;  1 drivers
v0x15c24d8d0_0 .net "out_l", 2 0, L_0x15c2d3290;  1 drivers
v0x15c24d9a0_0 .net "out_vh", 0 0, L_0x15c2d53b0;  1 drivers
v0x15c24da50_0 .net "out_vl", 0 0, L_0x15c2d2fe0;  1 drivers
L_0x15c2d5950 .concat [ 3 1 0 0], L_0x15c2d5660, L_0x150040520;
L_0x15c2d5a30 .concat [ 3 1 0 0], L_0x15c2d3290, L_0x15c2d2fe0;
L_0x15c2d5b50 .functor MUXZ 4, L_0x15c2d5a30, L_0x15c2d5950, L_0x15c2d53b0, C4<>;
S_0x15c241050 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c240e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c240d10 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c240d50 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c247090_0 .net "in", 7 0, L_0x15c2d57c0;  1 drivers
v0x15c247150_0 .net "out", 2 0, L_0x15c2d5660;  alias, 1 drivers
v0x15c247200_0 .net "vld", 0 0, L_0x15c2d53b0;  alias, 1 drivers
L_0x15c2d4320 .part L_0x15c2d57c0, 0, 4;
L_0x15c2d52d0 .part L_0x15c2d57c0, 4, 4;
S_0x15c2413d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c241050;
 .timescale -9 -12;
L_0x15c2d53b0 .functor OR 1, L_0x15c2d3f10, L_0x15c2d4e40, C4<0>, C4<0>;
L_0x1500404d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c246890_0 .net/2u *"_ivl_4", 0 0, L_0x1500404d8;  1 drivers
v0x15c246950_0 .net *"_ivl_6", 2 0, L_0x15c2d5460;  1 drivers
v0x15c2469f0_0 .net *"_ivl_8", 2 0, L_0x15c2d5540;  1 drivers
v0x15c246aa0_0 .net "out_h", 1 0, L_0x15c2d51b0;  1 drivers
v0x15c246b60_0 .net "out_l", 1 0, L_0x15c2d41c0;  1 drivers
v0x15c246c30_0 .net "out_vh", 0 0, L_0x15c2d4e40;  1 drivers
v0x15c246ce0_0 .net "out_vl", 0 0, L_0x15c2d3f10;  1 drivers
L_0x15c2d5460 .concat [ 2 1 0 0], L_0x15c2d51b0, L_0x1500404d8;
L_0x15c2d5540 .concat [ 2 1 0 0], L_0x15c2d41c0, L_0x15c2d3f10;
L_0x15c2d5660 .functor MUXZ 3, L_0x15c2d5540, L_0x15c2d5460, L_0x15c2d4e40, C4<>;
S_0x15c2415a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2413d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c241260 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c2412a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c243c80_0 .net "in", 3 0, L_0x15c2d52d0;  1 drivers
v0x15c243d40_0 .net "out", 1 0, L_0x15c2d51b0;  alias, 1 drivers
v0x15c243df0_0 .net "vld", 0 0, L_0x15c2d4e40;  alias, 1 drivers
L_0x15c2d4800 .part L_0x15c2d52d0, 0, 2;
L_0x15c2d4d20 .part L_0x15c2d52d0, 2, 2;
S_0x15c241920 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2415a0;
 .timescale -9 -12;
L_0x15c2d4e40 .functor OR 1, L_0x15c2d43c0, L_0x15c2d4920, C4<0>, C4<0>;
L_0x150040490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c243480_0 .net/2u *"_ivl_4", 0 0, L_0x150040490;  1 drivers
v0x15c243540_0 .net *"_ivl_6", 1 0, L_0x15c2d4ff0;  1 drivers
v0x15c2435e0_0 .net *"_ivl_8", 1 0, L_0x15c2d5090;  1 drivers
v0x15c243690_0 .net "out_h", 0 0, L_0x15c2d4bf0;  1 drivers
v0x15c243750_0 .net "out_l", 0 0, L_0x15c2d46d0;  1 drivers
v0x15c243820_0 .net "out_vh", 0 0, L_0x15c2d4920;  1 drivers
v0x15c2438d0_0 .net "out_vl", 0 0, L_0x15c2d43c0;  1 drivers
L_0x15c2d4ff0 .concat [ 1 1 0 0], L_0x15c2d4bf0, L_0x150040490;
L_0x15c2d5090 .concat [ 1 1 0 0], L_0x15c2d46d0, L_0x15c2d43c0;
L_0x15c2d51b0 .functor MUXZ 2, L_0x15c2d5090, L_0x15c2d4ff0, L_0x15c2d4920, C4<>;
S_0x15c241af0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c241920;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2417b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2417f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c242520_0 .net "in", 1 0, L_0x15c2d4d20;  1 drivers
v0x15c2425e0_0 .net "out", 0 0, L_0x15c2d4bf0;  alias, 1 drivers
v0x15c242690_0 .net "vld", 0 0, L_0x15c2d4920;  alias, 1 drivers
L_0x15c2d49c0 .part L_0x15c2d4d20, 1, 1;
L_0x15c2d4b50 .part L_0x15c2d4d20, 0, 1;
S_0x15c241e70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c241af0;
 .timescale -9 -12;
L_0x15c2d4aa0 .functor NOT 1, L_0x15c2d49c0, C4<0>, C4<0>, C4<0>;
L_0x15c2d4bf0 .functor AND 1, L_0x15c2d4aa0, L_0x15c2d4b50, C4<1>, C4<1>;
v0x15c242040_0 .net *"_ivl_2", 0 0, L_0x15c2d49c0;  1 drivers
v0x15c242100_0 .net *"_ivl_3", 0 0, L_0x15c2d4aa0;  1 drivers
v0x15c2421a0_0 .net *"_ivl_5", 0 0, L_0x15c2d4b50;  1 drivers
L_0x15c2d4920 .reduce/or L_0x15c2d4d20;
S_0x15c242230 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c241af0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c242230
v0x15c242480_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c242480_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c242480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_35.72 ;
    %load/vec4 v0x15c242480_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_35.73, 5;
    %load/vec4 v0x15c242480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c242480_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_35.72;
T_35.73 ;
    %end;
S_0x15c242790 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c241920;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c242960 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2429a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c243210_0 .net "in", 1 0, L_0x15c2d4800;  1 drivers
v0x15c2432d0_0 .net "out", 0 0, L_0x15c2d46d0;  alias, 1 drivers
v0x15c243380_0 .net "vld", 0 0, L_0x15c2d43c0;  alias, 1 drivers
L_0x15c2d44a0 .part L_0x15c2d4800, 1, 1;
L_0x15c2d4630 .part L_0x15c2d4800, 0, 1;
S_0x15c242b70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c242790;
 .timescale -9 -12;
L_0x15c2d4580 .functor NOT 1, L_0x15c2d44a0, C4<0>, C4<0>, C4<0>;
L_0x15c2d46d0 .functor AND 1, L_0x15c2d4580, L_0x15c2d4630, C4<1>, C4<1>;
v0x15c242d30_0 .net *"_ivl_2", 0 0, L_0x15c2d44a0;  1 drivers
v0x15c242df0_0 .net *"_ivl_3", 0 0, L_0x15c2d4580;  1 drivers
v0x15c242e90_0 .net *"_ivl_5", 0 0, L_0x15c2d4630;  1 drivers
L_0x15c2d43c0 .reduce/or L_0x15c2d4800;
S_0x15c242f20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c242790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c242f20
v0x15c243170_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c243170_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c243170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_36.74 ;
    %load/vec4 v0x15c243170_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_36.75, 5;
    %load/vec4 v0x15c243170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c243170_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_36.74;
T_36.75 ;
    %end;
S_0x15c243980 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2415a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c243980
v0x15c243bd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c243bd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c243bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_37.76 ;
    %load/vec4 v0x15c243bd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_37.77, 5;
    %load/vec4 v0x15c243bd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c243bd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_37.76;
T_37.77 ;
    %end;
S_0x15c243ef0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2413d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2440c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c244100 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c246620_0 .net "in", 3 0, L_0x15c2d4320;  1 drivers
v0x15c2466e0_0 .net "out", 1 0, L_0x15c2d41c0;  alias, 1 drivers
v0x15c246790_0 .net "vld", 0 0, L_0x15c2d3f10;  alias, 1 drivers
L_0x15c2d38d0 .part L_0x15c2d4320, 0, 2;
L_0x15c2d3df0 .part L_0x15c2d4320, 2, 2;
S_0x15c2442d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c243ef0;
 .timescale -9 -12;
L_0x15c2d3f10 .functor OR 1, L_0x15c2d3490, L_0x15c2d39f0, C4<0>, C4<0>;
L_0x150040448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c245e20_0 .net/2u *"_ivl_4", 0 0, L_0x150040448;  1 drivers
v0x15c245ee0_0 .net *"_ivl_6", 1 0, L_0x15c2d3fc0;  1 drivers
v0x15c245f80_0 .net *"_ivl_8", 1 0, L_0x15c2d40a0;  1 drivers
v0x15c246030_0 .net "out_h", 0 0, L_0x15c2d3cc0;  1 drivers
v0x15c2460f0_0 .net "out_l", 0 0, L_0x15c2d37a0;  1 drivers
v0x15c2461c0_0 .net "out_vh", 0 0, L_0x15c2d39f0;  1 drivers
v0x15c246270_0 .net "out_vl", 0 0, L_0x15c2d3490;  1 drivers
L_0x15c2d3fc0 .concat [ 1 1 0 0], L_0x15c2d3cc0, L_0x150040448;
L_0x15c2d40a0 .concat [ 1 1 0 0], L_0x15c2d37a0, L_0x15c2d3490;
L_0x15c2d41c0 .functor MUXZ 2, L_0x15c2d40a0, L_0x15c2d3fc0, L_0x15c2d39f0, C4<>;
S_0x15c244490 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2442d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c244180 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2441c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c244ec0_0 .net "in", 1 0, L_0x15c2d3df0;  1 drivers
v0x15c244f80_0 .net "out", 0 0, L_0x15c2d3cc0;  alias, 1 drivers
v0x15c245030_0 .net "vld", 0 0, L_0x15c2d39f0;  alias, 1 drivers
L_0x15c2d3a90 .part L_0x15c2d3df0, 1, 1;
L_0x15c2d3c20 .part L_0x15c2d3df0, 0, 1;
S_0x15c244810 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c244490;
 .timescale -9 -12;
L_0x15c2d3b70 .functor NOT 1, L_0x15c2d3a90, C4<0>, C4<0>, C4<0>;
L_0x15c2d3cc0 .functor AND 1, L_0x15c2d3b70, L_0x15c2d3c20, C4<1>, C4<1>;
v0x15c2449e0_0 .net *"_ivl_2", 0 0, L_0x15c2d3a90;  1 drivers
v0x15c244aa0_0 .net *"_ivl_3", 0 0, L_0x15c2d3b70;  1 drivers
v0x15c244b40_0 .net *"_ivl_5", 0 0, L_0x15c2d3c20;  1 drivers
L_0x15c2d39f0 .reduce/or L_0x15c2d3df0;
S_0x15c244bd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c244490;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c244bd0
v0x15c244e20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c244e20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c244e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_38.78 ;
    %load/vec4 v0x15c244e20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_38.79, 5;
    %load/vec4 v0x15c244e20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c244e20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_38.78;
T_38.79 ;
    %end;
S_0x15c245130 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2442d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c245300 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c245340 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c245bb0_0 .net "in", 1 0, L_0x15c2d38d0;  1 drivers
v0x15c245c70_0 .net "out", 0 0, L_0x15c2d37a0;  alias, 1 drivers
v0x15c245d20_0 .net "vld", 0 0, L_0x15c2d3490;  alias, 1 drivers
L_0x15c2d3570 .part L_0x15c2d38d0, 1, 1;
L_0x15c2d3700 .part L_0x15c2d38d0, 0, 1;
S_0x15c245510 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c245130;
 .timescale -9 -12;
L_0x15c2d3650 .functor NOT 1, L_0x15c2d3570, C4<0>, C4<0>, C4<0>;
L_0x15c2d37a0 .functor AND 1, L_0x15c2d3650, L_0x15c2d3700, C4<1>, C4<1>;
v0x15c2456d0_0 .net *"_ivl_2", 0 0, L_0x15c2d3570;  1 drivers
v0x15c245790_0 .net *"_ivl_3", 0 0, L_0x15c2d3650;  1 drivers
v0x15c245830_0 .net *"_ivl_5", 0 0, L_0x15c2d3700;  1 drivers
L_0x15c2d3490 .reduce/or L_0x15c2d38d0;
S_0x15c2458c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c245130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2458c0
v0x15c245b10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c245b10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c245b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_39.80 ;
    %load/vec4 v0x15c245b10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.81, 5;
    %load/vec4 v0x15c245b10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c245b10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_39.80;
T_39.81 ;
    %end;
S_0x15c246320 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c243ef0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c246320
v0x15c246570_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c246570_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c246570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_40.82 ;
    %load/vec4 v0x15c246570_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_40.83, 5;
    %load/vec4 v0x15c246570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c246570_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_40.82;
T_40.83 ;
    %end;
S_0x15c246d90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c241050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c246d90
v0x15c246fe0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c246fe0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c246fe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_41.84 ;
    %load/vec4 v0x15c246fe0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.85, 5;
    %load/vec4 v0x15c246fe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c246fe0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_41.84;
T_41.85 ;
    %end;
S_0x15c247300 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c240e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2474d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c247510 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c24d390_0 .net "in", 7 0, L_0x15c2d33f0;  1 drivers
v0x15c24d450_0 .net "out", 2 0, L_0x15c2d3290;  alias, 1 drivers
v0x15c24d500_0 .net "vld", 0 0, L_0x15c2d2fe0;  alias, 1 drivers
L_0x15c2d1fd0 .part L_0x15c2d33f0, 0, 4;
L_0x15c2d2f00 .part L_0x15c2d33f0, 4, 4;
S_0x15c2476e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c247300;
 .timescale -9 -12;
L_0x15c2d2fe0 .functor OR 1, L_0x15c2d1bc0, L_0x15c2d2af0, C4<0>, C4<0>;
L_0x150040400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c24cb90_0 .net/2u *"_ivl_4", 0 0, L_0x150040400;  1 drivers
v0x15c24cc50_0 .net *"_ivl_6", 2 0, L_0x15c2d3090;  1 drivers
v0x15c24ccf0_0 .net *"_ivl_8", 2 0, L_0x15c2d3170;  1 drivers
v0x15c24cda0_0 .net "out_h", 1 0, L_0x15c2d2da0;  1 drivers
v0x15c24ce60_0 .net "out_l", 1 0, L_0x15c2d1e70;  1 drivers
v0x15c24cf30_0 .net "out_vh", 0 0, L_0x15c2d2af0;  1 drivers
v0x15c24cfe0_0 .net "out_vl", 0 0, L_0x15c2d1bc0;  1 drivers
L_0x15c2d3090 .concat [ 2 1 0 0], L_0x15c2d2da0, L_0x150040400;
L_0x15c2d3170 .concat [ 2 1 0 0], L_0x15c2d1e70, L_0x15c2d1bc0;
L_0x15c2d3290 .functor MUXZ 3, L_0x15c2d3170, L_0x15c2d3090, L_0x15c2d2af0, C4<>;
S_0x15c2478a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2476e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c247590 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c2475d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c249f80_0 .net "in", 3 0, L_0x15c2d2f00;  1 drivers
v0x15c24a040_0 .net "out", 1 0, L_0x15c2d2da0;  alias, 1 drivers
v0x15c24a0f0_0 .net "vld", 0 0, L_0x15c2d2af0;  alias, 1 drivers
L_0x15c2d24b0 .part L_0x15c2d2f00, 0, 2;
L_0x15c2d29d0 .part L_0x15c2d2f00, 2, 2;
S_0x15c247c20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2478a0;
 .timescale -9 -12;
L_0x15c2d2af0 .functor OR 1, L_0x15c2d2070, L_0x15c2d25d0, C4<0>, C4<0>;
L_0x1500403b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c249780_0 .net/2u *"_ivl_4", 0 0, L_0x1500403b8;  1 drivers
v0x15c249840_0 .net *"_ivl_6", 1 0, L_0x15c2d2ba0;  1 drivers
v0x15c2498e0_0 .net *"_ivl_8", 1 0, L_0x15c2d2c80;  1 drivers
v0x15c249990_0 .net "out_h", 0 0, L_0x15c2d28a0;  1 drivers
v0x15c249a50_0 .net "out_l", 0 0, L_0x15c2d2380;  1 drivers
v0x15c249b20_0 .net "out_vh", 0 0, L_0x15c2d25d0;  1 drivers
v0x15c249bd0_0 .net "out_vl", 0 0, L_0x15c2d2070;  1 drivers
L_0x15c2d2ba0 .concat [ 1 1 0 0], L_0x15c2d28a0, L_0x1500403b8;
L_0x15c2d2c80 .concat [ 1 1 0 0], L_0x15c2d2380, L_0x15c2d2070;
L_0x15c2d2da0 .functor MUXZ 2, L_0x15c2d2c80, L_0x15c2d2ba0, L_0x15c2d25d0, C4<>;
S_0x15c247df0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c247c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c247ab0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c247af0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c248820_0 .net "in", 1 0, L_0x15c2d29d0;  1 drivers
v0x15c2488e0_0 .net "out", 0 0, L_0x15c2d28a0;  alias, 1 drivers
v0x15c248990_0 .net "vld", 0 0, L_0x15c2d25d0;  alias, 1 drivers
L_0x15c2d2670 .part L_0x15c2d29d0, 1, 1;
L_0x15c2d2800 .part L_0x15c2d29d0, 0, 1;
S_0x15c248170 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c247df0;
 .timescale -9 -12;
L_0x15c2d2750 .functor NOT 1, L_0x15c2d2670, C4<0>, C4<0>, C4<0>;
L_0x15c2d28a0 .functor AND 1, L_0x15c2d2750, L_0x15c2d2800, C4<1>, C4<1>;
v0x15c248340_0 .net *"_ivl_2", 0 0, L_0x15c2d2670;  1 drivers
v0x15c248400_0 .net *"_ivl_3", 0 0, L_0x15c2d2750;  1 drivers
v0x15c2484a0_0 .net *"_ivl_5", 0 0, L_0x15c2d2800;  1 drivers
L_0x15c2d25d0 .reduce/or L_0x15c2d29d0;
S_0x15c248530 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c247df0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c248530
v0x15c248780_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c248780_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c248780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_42.86 ;
    %load/vec4 v0x15c248780_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_42.87, 5;
    %load/vec4 v0x15c248780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c248780_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_42.86;
T_42.87 ;
    %end;
S_0x15c248a90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c247c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c248c60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c248ca0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c249510_0 .net "in", 1 0, L_0x15c2d24b0;  1 drivers
v0x15c2495d0_0 .net "out", 0 0, L_0x15c2d2380;  alias, 1 drivers
v0x15c249680_0 .net "vld", 0 0, L_0x15c2d2070;  alias, 1 drivers
L_0x15c2d2150 .part L_0x15c2d24b0, 1, 1;
L_0x15c2d22e0 .part L_0x15c2d24b0, 0, 1;
S_0x15c248e70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c248a90;
 .timescale -9 -12;
L_0x15c2d2230 .functor NOT 1, L_0x15c2d2150, C4<0>, C4<0>, C4<0>;
L_0x15c2d2380 .functor AND 1, L_0x15c2d2230, L_0x15c2d22e0, C4<1>, C4<1>;
v0x15c249030_0 .net *"_ivl_2", 0 0, L_0x15c2d2150;  1 drivers
v0x15c2490f0_0 .net *"_ivl_3", 0 0, L_0x15c2d2230;  1 drivers
v0x15c249190_0 .net *"_ivl_5", 0 0, L_0x15c2d22e0;  1 drivers
L_0x15c2d2070 .reduce/or L_0x15c2d24b0;
S_0x15c249220 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c248a90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c249220
v0x15c249470_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c249470_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c249470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_43.88 ;
    %load/vec4 v0x15c249470_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_43.89, 5;
    %load/vec4 v0x15c249470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c249470_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_43.88;
T_43.89 ;
    %end;
S_0x15c249c80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2478a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c249c80
v0x15c249ed0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c249ed0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c249ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_44.90 ;
    %load/vec4 v0x15c249ed0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_44.91, 5;
    %load/vec4 v0x15c249ed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c249ed0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_44.90;
T_44.91 ;
    %end;
S_0x15c24a1f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2476e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c24a3c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c24a400 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c24c920_0 .net "in", 3 0, L_0x15c2d1fd0;  1 drivers
v0x15c24c9e0_0 .net "out", 1 0, L_0x15c2d1e70;  alias, 1 drivers
v0x15c24ca90_0 .net "vld", 0 0, L_0x15c2d1bc0;  alias, 1 drivers
L_0x15c2d1580 .part L_0x15c2d1fd0, 0, 2;
L_0x15c2d1aa0 .part L_0x15c2d1fd0, 2, 2;
S_0x15c24a5d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c24a1f0;
 .timescale -9 -12;
L_0x15c2d1bc0 .functor OR 1, L_0x15c2d1140, L_0x15c2d16a0, C4<0>, C4<0>;
L_0x150040370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c24c120_0 .net/2u *"_ivl_4", 0 0, L_0x150040370;  1 drivers
v0x15c24c1e0_0 .net *"_ivl_6", 1 0, L_0x15c2d1c70;  1 drivers
v0x15c24c280_0 .net *"_ivl_8", 1 0, L_0x15c2d1d50;  1 drivers
v0x15c24c330_0 .net "out_h", 0 0, L_0x15c2d1970;  1 drivers
v0x15c24c3f0_0 .net "out_l", 0 0, L_0x15c2d1450;  1 drivers
v0x15c24c4c0_0 .net "out_vh", 0 0, L_0x15c2d16a0;  1 drivers
v0x15c24c570_0 .net "out_vl", 0 0, L_0x15c2d1140;  1 drivers
L_0x15c2d1c70 .concat [ 1 1 0 0], L_0x15c2d1970, L_0x150040370;
L_0x15c2d1d50 .concat [ 1 1 0 0], L_0x15c2d1450, L_0x15c2d1140;
L_0x15c2d1e70 .functor MUXZ 2, L_0x15c2d1d50, L_0x15c2d1c70, L_0x15c2d16a0, C4<>;
S_0x15c24a790 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c24a5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c24a480 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c24a4c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c24b1c0_0 .net "in", 1 0, L_0x15c2d1aa0;  1 drivers
v0x15c24b280_0 .net "out", 0 0, L_0x15c2d1970;  alias, 1 drivers
v0x15c24b330_0 .net "vld", 0 0, L_0x15c2d16a0;  alias, 1 drivers
L_0x15c2d1740 .part L_0x15c2d1aa0, 1, 1;
L_0x15c2d18d0 .part L_0x15c2d1aa0, 0, 1;
S_0x15c24ab10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c24a790;
 .timescale -9 -12;
L_0x15c2d1820 .functor NOT 1, L_0x15c2d1740, C4<0>, C4<0>, C4<0>;
L_0x15c2d1970 .functor AND 1, L_0x15c2d1820, L_0x15c2d18d0, C4<1>, C4<1>;
v0x15c24ace0_0 .net *"_ivl_2", 0 0, L_0x15c2d1740;  1 drivers
v0x15c24ada0_0 .net *"_ivl_3", 0 0, L_0x15c2d1820;  1 drivers
v0x15c24ae40_0 .net *"_ivl_5", 0 0, L_0x15c2d18d0;  1 drivers
L_0x15c2d16a0 .reduce/or L_0x15c2d1aa0;
S_0x15c24aed0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c24a790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c24aed0
v0x15c24b120_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c24b120_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c24b120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_45.92 ;
    %load/vec4 v0x15c24b120_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_45.93, 5;
    %load/vec4 v0x15c24b120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c24b120_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_45.92;
T_45.93 ;
    %end;
S_0x15c24b430 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c24a5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c24b600 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c24b640 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c24beb0_0 .net "in", 1 0, L_0x15c2d1580;  1 drivers
v0x15c24bf70_0 .net "out", 0 0, L_0x15c2d1450;  alias, 1 drivers
v0x15c24c020_0 .net "vld", 0 0, L_0x15c2d1140;  alias, 1 drivers
L_0x15c2d1220 .part L_0x15c2d1580, 1, 1;
L_0x15c2d13b0 .part L_0x15c2d1580, 0, 1;
S_0x15c24b810 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c24b430;
 .timescale -9 -12;
L_0x15c2d1300 .functor NOT 1, L_0x15c2d1220, C4<0>, C4<0>, C4<0>;
L_0x15c2d1450 .functor AND 1, L_0x15c2d1300, L_0x15c2d13b0, C4<1>, C4<1>;
v0x15c24b9d0_0 .net *"_ivl_2", 0 0, L_0x15c2d1220;  1 drivers
v0x15c24ba90_0 .net *"_ivl_3", 0 0, L_0x15c2d1300;  1 drivers
v0x15c24bb30_0 .net *"_ivl_5", 0 0, L_0x15c2d13b0;  1 drivers
L_0x15c2d1140 .reduce/or L_0x15c2d1580;
S_0x15c24bbc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c24b430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c24bbc0
v0x15c24be10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c24be10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c24be10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_46.94 ;
    %load/vec4 v0x15c24be10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_46.95, 5;
    %load/vec4 v0x15c24be10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c24be10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_46.94;
T_46.95 ;
    %end;
S_0x15c24c620 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c24a1f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c24c620
v0x15c24c870_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c24c870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c24c870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_47.96 ;
    %load/vec4 v0x15c24c870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_47.97, 5;
    %load/vec4 v0x15c24c870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c24c870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_47.96;
T_47.97 ;
    %end;
S_0x15c24d090 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c247300;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c24d090
v0x15c24d2e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c24d2e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c24d2e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_48.98 ;
    %load/vec4 v0x15c24d2e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.99, 5;
    %load/vec4 v0x15c24d2e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c24d2e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_48.98;
T_48.99 ;
    %end;
S_0x15c24db00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c240b00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c24db00
v0x15c24dd50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x15c24dd50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c24dd50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_49.100 ;
    %load/vec4 v0x15c24dd50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_49.101, 5;
    %load/vec4 v0x15c24dd50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c24dd50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_49.100;
T_49.101 ;
    %end;
S_0x15c24e070 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c240930;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c24e240 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15c24e280 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15c25b3c0_0 .net "in", 15 0, L_0x15c2d1060;  1 drivers
v0x15c25b480_0 .net "out", 3 0, L_0x15c2d0f00;  alias, 1 drivers
v0x15c25b530_0 .net "vld", 0 0, L_0x15c2d0c50;  alias, 1 drivers
L_0x15c2ce7e0 .part L_0x15c2d1060, 0, 8;
L_0x15c2d0b70 .part L_0x15c2d1060, 8, 8;
S_0x15c24e450 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c24e070;
 .timescale -9 -12;
L_0x15c2d0c50 .functor OR 1, L_0x15c2ce3d0, L_0x15c2d0760, C4<0>, C4<0>;
L_0x150040328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c25abc0_0 .net/2u *"_ivl_4", 0 0, L_0x150040328;  1 drivers
v0x15c25ac80_0 .net *"_ivl_6", 3 0, L_0x15c2d0d00;  1 drivers
v0x15c25ad20_0 .net *"_ivl_8", 3 0, L_0x15c2d0de0;  1 drivers
v0x15c25add0_0 .net "out_h", 2 0, L_0x15c2d0a10;  1 drivers
v0x15c25ae90_0 .net "out_l", 2 0, L_0x15c2ce680;  1 drivers
v0x15c25af60_0 .net "out_vh", 0 0, L_0x15c2d0760;  1 drivers
v0x15c25b010_0 .net "out_vl", 0 0, L_0x15c2ce3d0;  1 drivers
L_0x15c2d0d00 .concat [ 3 1 0 0], L_0x15c2d0a10, L_0x150040328;
L_0x15c2d0de0 .concat [ 3 1 0 0], L_0x15c2ce680, L_0x15c2ce3d0;
L_0x15c2d0f00 .functor MUXZ 4, L_0x15c2d0de0, L_0x15c2d0d00, L_0x15c2d0760, C4<>;
S_0x15c24e610 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c24e450;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c24e300 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c24e340 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c254650_0 .net "in", 7 0, L_0x15c2d0b70;  1 drivers
v0x15c254710_0 .net "out", 2 0, L_0x15c2d0a10;  alias, 1 drivers
v0x15c2547c0_0 .net "vld", 0 0, L_0x15c2d0760;  alias, 1 drivers
L_0x15c2cf750 .part L_0x15c2d0b70, 0, 4;
L_0x15c2d0680 .part L_0x15c2d0b70, 4, 4;
S_0x15c24e990 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c24e610;
 .timescale -9 -12;
L_0x15c2d0760 .functor OR 1, L_0x15c2cf300, L_0x15c2d0270, C4<0>, C4<0>;
L_0x1500402e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c253e50_0 .net/2u *"_ivl_4", 0 0, L_0x1500402e0;  1 drivers
v0x15c253f10_0 .net *"_ivl_6", 2 0, L_0x15c2d0810;  1 drivers
v0x15c253fb0_0 .net *"_ivl_8", 2 0, L_0x15c2d08f0;  1 drivers
v0x15c254060_0 .net "out_h", 1 0, L_0x15c2d0520;  1 drivers
v0x15c254120_0 .net "out_l", 1 0, L_0x15c2cf5f0;  1 drivers
v0x15c2541f0_0 .net "out_vh", 0 0, L_0x15c2d0270;  1 drivers
v0x15c2542a0_0 .net "out_vl", 0 0, L_0x15c2cf300;  1 drivers
L_0x15c2d0810 .concat [ 2 1 0 0], L_0x15c2d0520, L_0x1500402e0;
L_0x15c2d08f0 .concat [ 2 1 0 0], L_0x15c2cf5f0, L_0x15c2cf300;
L_0x15c2d0a10 .functor MUXZ 3, L_0x15c2d08f0, L_0x15c2d0810, L_0x15c2d0270, C4<>;
S_0x15c24eb60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c24e990;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c24e820 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c24e860 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c251240_0 .net "in", 3 0, L_0x15c2d0680;  1 drivers
v0x15c251300_0 .net "out", 1 0, L_0x15c2d0520;  alias, 1 drivers
v0x15c2513b0_0 .net "vld", 0 0, L_0x15c2d0270;  alias, 1 drivers
L_0x15c2cfc30 .part L_0x15c2d0680, 0, 2;
L_0x15c2d0150 .part L_0x15c2d0680, 2, 2;
S_0x15c24eee0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c24eb60;
 .timescale -9 -12;
L_0x15c2d0270 .functor OR 1, L_0x15c2cf7f0, L_0x15c2cfd50, C4<0>, C4<0>;
L_0x150040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c250a40_0 .net/2u *"_ivl_4", 0 0, L_0x150040298;  1 drivers
v0x15c250b00_0 .net *"_ivl_6", 1 0, L_0x15c2d0320;  1 drivers
v0x15c250ba0_0 .net *"_ivl_8", 1 0, L_0x15c2d0400;  1 drivers
v0x15c250c50_0 .net "out_h", 0 0, L_0x15c2d0020;  1 drivers
v0x15c250d10_0 .net "out_l", 0 0, L_0x15c2cfb00;  1 drivers
v0x15c250de0_0 .net "out_vh", 0 0, L_0x15c2cfd50;  1 drivers
v0x15c250e90_0 .net "out_vl", 0 0, L_0x15c2cf7f0;  1 drivers
L_0x15c2d0320 .concat [ 1 1 0 0], L_0x15c2d0020, L_0x150040298;
L_0x15c2d0400 .concat [ 1 1 0 0], L_0x15c2cfb00, L_0x15c2cf7f0;
L_0x15c2d0520 .functor MUXZ 2, L_0x15c2d0400, L_0x15c2d0320, L_0x15c2cfd50, C4<>;
S_0x15c24f0b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c24eee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c24ed70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c24edb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c24fae0_0 .net "in", 1 0, L_0x15c2d0150;  1 drivers
v0x15c24fba0_0 .net "out", 0 0, L_0x15c2d0020;  alias, 1 drivers
v0x15c24fc50_0 .net "vld", 0 0, L_0x15c2cfd50;  alias, 1 drivers
L_0x15c2cfdf0 .part L_0x15c2d0150, 1, 1;
L_0x15c2cff80 .part L_0x15c2d0150, 0, 1;
S_0x15c24f430 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c24f0b0;
 .timescale -9 -12;
L_0x15c2cfed0 .functor NOT 1, L_0x15c2cfdf0, C4<0>, C4<0>, C4<0>;
L_0x15c2d0020 .functor AND 1, L_0x15c2cfed0, L_0x15c2cff80, C4<1>, C4<1>;
v0x15c24f600_0 .net *"_ivl_2", 0 0, L_0x15c2cfdf0;  1 drivers
v0x15c24f6c0_0 .net *"_ivl_3", 0 0, L_0x15c2cfed0;  1 drivers
v0x15c24f760_0 .net *"_ivl_5", 0 0, L_0x15c2cff80;  1 drivers
L_0x15c2cfd50 .reduce/or L_0x15c2d0150;
S_0x15c24f7f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c24f0b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c24f7f0
v0x15c24fa40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c24fa40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c24fa40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_50.102 ;
    %load/vec4 v0x15c24fa40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_50.103, 5;
    %load/vec4 v0x15c24fa40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c24fa40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_50.102;
T_50.103 ;
    %end;
S_0x15c24fd50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c24eee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c24ff20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c24ff60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2507d0_0 .net "in", 1 0, L_0x15c2cfc30;  1 drivers
v0x15c250890_0 .net "out", 0 0, L_0x15c2cfb00;  alias, 1 drivers
v0x15c250940_0 .net "vld", 0 0, L_0x15c2cf7f0;  alias, 1 drivers
L_0x15c2cf8d0 .part L_0x15c2cfc30, 1, 1;
L_0x15c2cfa60 .part L_0x15c2cfc30, 0, 1;
S_0x15c250130 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c24fd50;
 .timescale -9 -12;
L_0x15c2cf9b0 .functor NOT 1, L_0x15c2cf8d0, C4<0>, C4<0>, C4<0>;
L_0x15c2cfb00 .functor AND 1, L_0x15c2cf9b0, L_0x15c2cfa60, C4<1>, C4<1>;
v0x15c2502f0_0 .net *"_ivl_2", 0 0, L_0x15c2cf8d0;  1 drivers
v0x15c2503b0_0 .net *"_ivl_3", 0 0, L_0x15c2cf9b0;  1 drivers
v0x15c250450_0 .net *"_ivl_5", 0 0, L_0x15c2cfa60;  1 drivers
L_0x15c2cf7f0 .reduce/or L_0x15c2cfc30;
S_0x15c2504e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c24fd50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2504e0
v0x15c250730_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c250730_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c250730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_51.104 ;
    %load/vec4 v0x15c250730_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.105, 5;
    %load/vec4 v0x15c250730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c250730_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_51.104;
T_51.105 ;
    %end;
S_0x15c250f40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c24eb60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c250f40
v0x15c251190_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c251190_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c251190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_52.106 ;
    %load/vec4 v0x15c251190_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_52.107, 5;
    %load/vec4 v0x15c251190_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c251190_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_52.106;
T_52.107 ;
    %end;
S_0x15c2514b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c24e990;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c251680 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c2516c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c253be0_0 .net "in", 3 0, L_0x15c2cf750;  1 drivers
v0x15c253ca0_0 .net "out", 1 0, L_0x15c2cf5f0;  alias, 1 drivers
v0x15c253d50_0 .net "vld", 0 0, L_0x15c2cf300;  alias, 1 drivers
L_0x15c2cecc0 .part L_0x15c2cf750, 0, 2;
L_0x15c2cf1e0 .part L_0x15c2cf750, 2, 2;
S_0x15c251890 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2514b0;
 .timescale -9 -12;
L_0x15c2cf300 .functor OR 1, L_0x15c2ce880, L_0x15c2cede0, C4<0>, C4<0>;
L_0x150040250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2533e0_0 .net/2u *"_ivl_4", 0 0, L_0x150040250;  1 drivers
v0x15c2534a0_0 .net *"_ivl_6", 1 0, L_0x15c2cf430;  1 drivers
v0x15c253540_0 .net *"_ivl_8", 1 0, L_0x15c2cf4d0;  1 drivers
v0x15c2535f0_0 .net "out_h", 0 0, L_0x15c2cf0b0;  1 drivers
v0x15c2536b0_0 .net "out_l", 0 0, L_0x15c2ceb90;  1 drivers
v0x15c253780_0 .net "out_vh", 0 0, L_0x15c2cede0;  1 drivers
v0x15c253830_0 .net "out_vl", 0 0, L_0x15c2ce880;  1 drivers
L_0x15c2cf430 .concat [ 1 1 0 0], L_0x15c2cf0b0, L_0x150040250;
L_0x15c2cf4d0 .concat [ 1 1 0 0], L_0x15c2ceb90, L_0x15c2ce880;
L_0x15c2cf5f0 .functor MUXZ 2, L_0x15c2cf4d0, L_0x15c2cf430, L_0x15c2cede0, C4<>;
S_0x15c251a50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c251890;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c251740 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c251780 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c252480_0 .net "in", 1 0, L_0x15c2cf1e0;  1 drivers
v0x15c252540_0 .net "out", 0 0, L_0x15c2cf0b0;  alias, 1 drivers
v0x15c2525f0_0 .net "vld", 0 0, L_0x15c2cede0;  alias, 1 drivers
L_0x15c2cee80 .part L_0x15c2cf1e0, 1, 1;
L_0x15c2cf010 .part L_0x15c2cf1e0, 0, 1;
S_0x15c251dd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c251a50;
 .timescale -9 -12;
L_0x15c2cef60 .functor NOT 1, L_0x15c2cee80, C4<0>, C4<0>, C4<0>;
L_0x15c2cf0b0 .functor AND 1, L_0x15c2cef60, L_0x15c2cf010, C4<1>, C4<1>;
v0x15c251fa0_0 .net *"_ivl_2", 0 0, L_0x15c2cee80;  1 drivers
v0x15c252060_0 .net *"_ivl_3", 0 0, L_0x15c2cef60;  1 drivers
v0x15c252100_0 .net *"_ivl_5", 0 0, L_0x15c2cf010;  1 drivers
L_0x15c2cede0 .reduce/or L_0x15c2cf1e0;
S_0x15c252190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c251a50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c252190
v0x15c2523e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c2523e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2523e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_53.108 ;
    %load/vec4 v0x15c2523e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_53.109, 5;
    %load/vec4 v0x15c2523e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2523e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_53.108;
T_53.109 ;
    %end;
S_0x15c2526f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c251890;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2528c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c252900 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c253170_0 .net "in", 1 0, L_0x15c2cecc0;  1 drivers
v0x15c253230_0 .net "out", 0 0, L_0x15c2ceb90;  alias, 1 drivers
v0x15c2532e0_0 .net "vld", 0 0, L_0x15c2ce880;  alias, 1 drivers
L_0x15c2ce960 .part L_0x15c2cecc0, 1, 1;
L_0x15c2ceaf0 .part L_0x15c2cecc0, 0, 1;
S_0x15c252ad0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2526f0;
 .timescale -9 -12;
L_0x15c2cea40 .functor NOT 1, L_0x15c2ce960, C4<0>, C4<0>, C4<0>;
L_0x15c2ceb90 .functor AND 1, L_0x15c2cea40, L_0x15c2ceaf0, C4<1>, C4<1>;
v0x15c252c90_0 .net *"_ivl_2", 0 0, L_0x15c2ce960;  1 drivers
v0x15c252d50_0 .net *"_ivl_3", 0 0, L_0x15c2cea40;  1 drivers
v0x15c252df0_0 .net *"_ivl_5", 0 0, L_0x15c2ceaf0;  1 drivers
L_0x15c2ce880 .reduce/or L_0x15c2cecc0;
S_0x15c252e80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2526f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c252e80
v0x15c2530d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c2530d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2530d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_54.110 ;
    %load/vec4 v0x15c2530d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_54.111, 5;
    %load/vec4 v0x15c2530d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2530d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_54.110;
T_54.111 ;
    %end;
S_0x15c2538e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2514b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2538e0
v0x15c253b30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c253b30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c253b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_55.112 ;
    %load/vec4 v0x15c253b30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_55.113, 5;
    %load/vec4 v0x15c253b30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c253b30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_55.112;
T_55.113 ;
    %end;
S_0x15c254350 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c24e610;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c254350
v0x15c2545a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c2545a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2545a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_56.114 ;
    %load/vec4 v0x15c2545a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_56.115, 5;
    %load/vec4 v0x15c2545a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2545a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_56.114;
T_56.115 ;
    %end;
S_0x15c2548c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c24e450;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c254a90 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c254ad0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c25a950_0 .net "in", 7 0, L_0x15c2ce7e0;  1 drivers
v0x15c25aa10_0 .net "out", 2 0, L_0x15c2ce680;  alias, 1 drivers
v0x15c25aac0_0 .net "vld", 0 0, L_0x15c2ce3d0;  alias, 1 drivers
L_0x15c2cd3c0 .part L_0x15c2ce7e0, 0, 4;
L_0x15c2ce2f0 .part L_0x15c2ce7e0, 4, 4;
S_0x15c254ca0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2548c0;
 .timescale -9 -12;
L_0x15c2ce3d0 .functor OR 1, L_0x15c2ccfb0, L_0x15c2cdee0, C4<0>, C4<0>;
L_0x150040208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c25a150_0 .net/2u *"_ivl_4", 0 0, L_0x150040208;  1 drivers
v0x15c25a210_0 .net *"_ivl_6", 2 0, L_0x15c2ce480;  1 drivers
v0x15c25a2b0_0 .net *"_ivl_8", 2 0, L_0x15c2ce560;  1 drivers
v0x15c25a360_0 .net "out_h", 1 0, L_0x15c2ce190;  1 drivers
v0x15c25a420_0 .net "out_l", 1 0, L_0x15c2cd260;  1 drivers
v0x15c25a4f0_0 .net "out_vh", 0 0, L_0x15c2cdee0;  1 drivers
v0x15c25a5a0_0 .net "out_vl", 0 0, L_0x15c2ccfb0;  1 drivers
L_0x15c2ce480 .concat [ 2 1 0 0], L_0x15c2ce190, L_0x150040208;
L_0x15c2ce560 .concat [ 2 1 0 0], L_0x15c2cd260, L_0x15c2ccfb0;
L_0x15c2ce680 .functor MUXZ 3, L_0x15c2ce560, L_0x15c2ce480, L_0x15c2cdee0, C4<>;
S_0x15c254e60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c254ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c254b50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c254b90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c257540_0 .net "in", 3 0, L_0x15c2ce2f0;  1 drivers
v0x15c257600_0 .net "out", 1 0, L_0x15c2ce190;  alias, 1 drivers
v0x15c2576b0_0 .net "vld", 0 0, L_0x15c2cdee0;  alias, 1 drivers
L_0x15c2cd8a0 .part L_0x15c2ce2f0, 0, 2;
L_0x15c2cddc0 .part L_0x15c2ce2f0, 2, 2;
S_0x15c2551e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c254e60;
 .timescale -9 -12;
L_0x15c2cdee0 .functor OR 1, L_0x15c2cd460, L_0x15c2cd9c0, C4<0>, C4<0>;
L_0x1500401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c256d40_0 .net/2u *"_ivl_4", 0 0, L_0x1500401c0;  1 drivers
v0x15c256e00_0 .net *"_ivl_6", 1 0, L_0x15c2cdf90;  1 drivers
v0x15c256ea0_0 .net *"_ivl_8", 1 0, L_0x15c2ce070;  1 drivers
v0x15c256f50_0 .net "out_h", 0 0, L_0x15c2cdc90;  1 drivers
v0x15c257010_0 .net "out_l", 0 0, L_0x15c2cd770;  1 drivers
v0x15c2570e0_0 .net "out_vh", 0 0, L_0x15c2cd9c0;  1 drivers
v0x15c257190_0 .net "out_vl", 0 0, L_0x15c2cd460;  1 drivers
L_0x15c2cdf90 .concat [ 1 1 0 0], L_0x15c2cdc90, L_0x1500401c0;
L_0x15c2ce070 .concat [ 1 1 0 0], L_0x15c2cd770, L_0x15c2cd460;
L_0x15c2ce190 .functor MUXZ 2, L_0x15c2ce070, L_0x15c2cdf90, L_0x15c2cd9c0, C4<>;
S_0x15c2553b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2551e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c255070 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2550b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c255de0_0 .net "in", 1 0, L_0x15c2cddc0;  1 drivers
v0x15c255ea0_0 .net "out", 0 0, L_0x15c2cdc90;  alias, 1 drivers
v0x15c255f50_0 .net "vld", 0 0, L_0x15c2cd9c0;  alias, 1 drivers
L_0x15c2cda60 .part L_0x15c2cddc0, 1, 1;
L_0x15c2cdbf0 .part L_0x15c2cddc0, 0, 1;
S_0x15c255730 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2553b0;
 .timescale -9 -12;
L_0x15c2cdb40 .functor NOT 1, L_0x15c2cda60, C4<0>, C4<0>, C4<0>;
L_0x15c2cdc90 .functor AND 1, L_0x15c2cdb40, L_0x15c2cdbf0, C4<1>, C4<1>;
v0x15c255900_0 .net *"_ivl_2", 0 0, L_0x15c2cda60;  1 drivers
v0x15c2559c0_0 .net *"_ivl_3", 0 0, L_0x15c2cdb40;  1 drivers
v0x15c255a60_0 .net *"_ivl_5", 0 0, L_0x15c2cdbf0;  1 drivers
L_0x15c2cd9c0 .reduce/or L_0x15c2cddc0;
S_0x15c255af0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2553b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c255af0
v0x15c255d40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c255d40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c255d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_57.116 ;
    %load/vec4 v0x15c255d40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_57.117, 5;
    %load/vec4 v0x15c255d40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c255d40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_57.116;
T_57.117 ;
    %end;
S_0x15c256050 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2551e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c256220 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c256260 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c256ad0_0 .net "in", 1 0, L_0x15c2cd8a0;  1 drivers
v0x15c256b90_0 .net "out", 0 0, L_0x15c2cd770;  alias, 1 drivers
v0x15c256c40_0 .net "vld", 0 0, L_0x15c2cd460;  alias, 1 drivers
L_0x15c2cd540 .part L_0x15c2cd8a0, 1, 1;
L_0x15c2cd6d0 .part L_0x15c2cd8a0, 0, 1;
S_0x15c256430 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c256050;
 .timescale -9 -12;
L_0x15c2cd620 .functor NOT 1, L_0x15c2cd540, C4<0>, C4<0>, C4<0>;
L_0x15c2cd770 .functor AND 1, L_0x15c2cd620, L_0x15c2cd6d0, C4<1>, C4<1>;
v0x15c2565f0_0 .net *"_ivl_2", 0 0, L_0x15c2cd540;  1 drivers
v0x15c2566b0_0 .net *"_ivl_3", 0 0, L_0x15c2cd620;  1 drivers
v0x15c256750_0 .net *"_ivl_5", 0 0, L_0x15c2cd6d0;  1 drivers
L_0x15c2cd460 .reduce/or L_0x15c2cd8a0;
S_0x15c2567e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c256050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2567e0
v0x15c256a30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c256a30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c256a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_58.118 ;
    %load/vec4 v0x15c256a30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_58.119, 5;
    %load/vec4 v0x15c256a30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c256a30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_58.118;
T_58.119 ;
    %end;
S_0x15c257240 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c254e60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c257240
v0x15c257490_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c257490_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c257490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_59.120 ;
    %load/vec4 v0x15c257490_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_59.121, 5;
    %load/vec4 v0x15c257490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c257490_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_59.120;
T_59.121 ;
    %end;
S_0x15c2577b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c254ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c257980 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c2579c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c259ee0_0 .net "in", 3 0, L_0x15c2cd3c0;  1 drivers
v0x15c259fa0_0 .net "out", 1 0, L_0x15c2cd260;  alias, 1 drivers
v0x15c25a050_0 .net "vld", 0 0, L_0x15c2ccfb0;  alias, 1 drivers
L_0x15c2cc970 .part L_0x15c2cd3c0, 0, 2;
L_0x15c2cce90 .part L_0x15c2cd3c0, 2, 2;
S_0x15c257b90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2577b0;
 .timescale -9 -12;
L_0x15c2ccfb0 .functor OR 1, L_0x15c2cc530, L_0x15c2cca90, C4<0>, C4<0>;
L_0x150040178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2596e0_0 .net/2u *"_ivl_4", 0 0, L_0x150040178;  1 drivers
v0x15c2597a0_0 .net *"_ivl_6", 1 0, L_0x15c2cd060;  1 drivers
v0x15c259840_0 .net *"_ivl_8", 1 0, L_0x15c2cd140;  1 drivers
v0x15c2598f0_0 .net "out_h", 0 0, L_0x15c2ccd60;  1 drivers
v0x15c2599b0_0 .net "out_l", 0 0, L_0x15c2cc840;  1 drivers
v0x15c259a80_0 .net "out_vh", 0 0, L_0x15c2cca90;  1 drivers
v0x15c259b30_0 .net "out_vl", 0 0, L_0x15c2cc530;  1 drivers
L_0x15c2cd060 .concat [ 1 1 0 0], L_0x15c2ccd60, L_0x150040178;
L_0x15c2cd140 .concat [ 1 1 0 0], L_0x15c2cc840, L_0x15c2cc530;
L_0x15c2cd260 .functor MUXZ 2, L_0x15c2cd140, L_0x15c2cd060, L_0x15c2cca90, C4<>;
S_0x15c257d50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c257b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c257a40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c257a80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c258780_0 .net "in", 1 0, L_0x15c2cce90;  1 drivers
v0x15c258840_0 .net "out", 0 0, L_0x15c2ccd60;  alias, 1 drivers
v0x15c2588f0_0 .net "vld", 0 0, L_0x15c2cca90;  alias, 1 drivers
L_0x15c2ccb30 .part L_0x15c2cce90, 1, 1;
L_0x15c2cccc0 .part L_0x15c2cce90, 0, 1;
S_0x15c2580d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c257d50;
 .timescale -9 -12;
L_0x15c2ccc10 .functor NOT 1, L_0x15c2ccb30, C4<0>, C4<0>, C4<0>;
L_0x15c2ccd60 .functor AND 1, L_0x15c2ccc10, L_0x15c2cccc0, C4<1>, C4<1>;
v0x15c2582a0_0 .net *"_ivl_2", 0 0, L_0x15c2ccb30;  1 drivers
v0x15c258360_0 .net *"_ivl_3", 0 0, L_0x15c2ccc10;  1 drivers
v0x15c258400_0 .net *"_ivl_5", 0 0, L_0x15c2cccc0;  1 drivers
L_0x15c2cca90 .reduce/or L_0x15c2cce90;
S_0x15c258490 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c257d50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c258490
v0x15c2586e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c2586e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2586e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_60.122 ;
    %load/vec4 v0x15c2586e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_60.123, 5;
    %load/vec4 v0x15c2586e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2586e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_60.122;
T_60.123 ;
    %end;
S_0x15c2589f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c257b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c258bc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c258c00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c259470_0 .net "in", 1 0, L_0x15c2cc970;  1 drivers
v0x15c259530_0 .net "out", 0 0, L_0x15c2cc840;  alias, 1 drivers
v0x15c2595e0_0 .net "vld", 0 0, L_0x15c2cc530;  alias, 1 drivers
L_0x15c2cc610 .part L_0x15c2cc970, 1, 1;
L_0x15c2cc7a0 .part L_0x15c2cc970, 0, 1;
S_0x15c258dd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2589f0;
 .timescale -9 -12;
L_0x15c2cc6f0 .functor NOT 1, L_0x15c2cc610, C4<0>, C4<0>, C4<0>;
L_0x15c2cc840 .functor AND 1, L_0x15c2cc6f0, L_0x15c2cc7a0, C4<1>, C4<1>;
v0x15c258f90_0 .net *"_ivl_2", 0 0, L_0x15c2cc610;  1 drivers
v0x15c259050_0 .net *"_ivl_3", 0 0, L_0x15c2cc6f0;  1 drivers
v0x15c2590f0_0 .net *"_ivl_5", 0 0, L_0x15c2cc7a0;  1 drivers
L_0x15c2cc530 .reduce/or L_0x15c2cc970;
S_0x15c259180 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2589f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c259180
v0x15c2593d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c2593d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2593d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_61.124 ;
    %load/vec4 v0x15c2593d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_61.125, 5;
    %load/vec4 v0x15c2593d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2593d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_61.124;
T_61.125 ;
    %end;
S_0x15c259be0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2577b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c259be0
v0x15c259e30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c259e30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c259e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_62.126 ;
    %load/vec4 v0x15c259e30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_62.127, 5;
    %load/vec4 v0x15c259e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c259e30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_62.126;
T_62.127 ;
    %end;
S_0x15c25a650 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2548c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c25a650
v0x15c25a8a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c25a8a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c25a8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_63.128 ;
    %load/vec4 v0x15c25a8a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_63.129, 5;
    %load/vec4 v0x15c25a8a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c25a8a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_63.128;
T_63.129 ;
    %end;
S_0x15c25b0c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c24e070;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c25b0c0
v0x15c25b310_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x15c25b310_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c25b310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_64.130 ;
    %load/vec4 v0x15c25b310_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_64.131, 5;
    %load/vec4 v0x15c25b310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c25b310_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_64.130;
T_64.131 ;
    %end;
S_0x15c25bb30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2405b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c25bb30
v0x15c25bd80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x15c25bd80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c25bd80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_65.132 ;
    %load/vec4 v0x15c25bd80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_65.133, 5;
    %load/vec4 v0x15c25bd80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c25bd80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_65.132;
T_65.133 ;
    %end;
S_0x15c25c0a0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15c240200;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c25c0a0
v0x15c25c300_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x15c25c300_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c25c300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_66.134 ;
    %load/vec4 v0x15c25c300_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_66.135, 5;
    %load/vec4 v0x15c25c300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c25c300_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_66.134;
T_66.135 ;
    %end;
S_0x15c25d330 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x15c215000;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x15c25d4f0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x15c25d530 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x15c25d570 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x15c2d7fd0 .functor BUFZ 32, L_0x15c2cc050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15c2d8120 .functor NOT 32, L_0x15c2d7fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150040c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x15c2e2020 .functor XOR 1, L_0x15c2d8040, L_0x150040c28, C4<0>, C4<0>;
v0x15c27bd90_0 .net/2u *"_ivl_10", 0 0, L_0x150040c28;  1 drivers
v0x15c27be40_0 .net *"_ivl_12", 0 0, L_0x15c2e2020;  1 drivers
L_0x150040c70 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x15c27bef0_0 .net/2u *"_ivl_16", 4 0, L_0x150040c70;  1 drivers
v0x15c27bfb0_0 .net *"_ivl_18", 4 0, L_0x15c2e2270;  1 drivers
v0x15c27c060_0 .net *"_ivl_23", 29 0, L_0x15c2e3990;  1 drivers
L_0x150040e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c27c150_0 .net/2u *"_ivl_24", 1 0, L_0x150040e20;  1 drivers
v0x15c27c200_0 .net *"_ivl_4", 31 0, L_0x15c2d8120;  1 drivers
v0x15c27c2b0_0 .net *"_ivl_9", 30 0, L_0x15c2e1f80;  1 drivers
v0x15c27c360_0 .net "exp", 1 0, L_0x15c2e3b90;  alias, 1 drivers
v0x15c27c470_0 .net "in", 31 0, L_0x15c2cc050;  alias, 1 drivers
v0x15c27c520_0 .net "k", 4 0, L_0x15c2e1de0;  1 drivers
v0x15c27c5c0_0 .net "mant", 29 0, L_0x15c2e3cc0;  alias, 1 drivers
v0x15c27c670_0 .net "rc", 0 0, L_0x15c2d8040;  alias, 1 drivers
v0x15c27c710_0 .net "regime", 4 0, L_0x15c2e2370;  alias, 1 drivers
v0x15c27c7c0_0 .net "xin", 31 0, L_0x15c2d7fd0;  1 drivers
v0x15c27c870_0 .net "xin_r", 31 0, L_0x15c2d8190;  1 drivers
v0x15c27c920_0 .net "xin_tmp", 31 0, L_0x15c2e38a0;  1 drivers
L_0x15c2d8040 .part L_0x15c2d7fd0, 30, 1;
L_0x15c2d8190 .functor MUXZ 32, L_0x15c2d7fd0, L_0x15c2d8120, L_0x15c2d8040, C4<>;
L_0x15c2e1f80 .part L_0x15c2d8190, 0, 31;
L_0x15c2e2110 .concat [ 1 31 0 0], L_0x15c2e2020, L_0x15c2e1f80;
L_0x15c2e2270 .arith/sub 5, L_0x15c2e1de0, L_0x150040c70;
L_0x15c2e2370 .functor MUXZ 5, L_0x15c2e1de0, L_0x15c2e2270, L_0x15c2d8040, C4<>;
L_0x15c2e3990 .part L_0x15c2d7fd0, 0, 30;
L_0x15c2e3a70 .concat [ 2 30 0 0], L_0x150040e20, L_0x15c2e3990;
L_0x15c2e3b90 .part L_0x15c2e38a0, 30, 2;
L_0x15c2e3cc0 .part L_0x15c2e38a0, 0, 30;
S_0x15c25d740 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x15c25d330;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c25d740
v0x15c25d9c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.log2 ;
    %load/vec4 v0x15c25d9c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c25d9c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_67.136 ;
    %load/vec4 v0x15c25d9c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_67.137, 5;
    %load/vec4 v0x15c25d9c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c25d9c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_67.136;
T_67.137 ;
    %end;
S_0x15c25da70 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x15c25d330;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x15c25dc40 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x15c25dc80 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x15c2e38a0 .functor BUFZ 32, L_0x15c2e32f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150040dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c25f300_0 .net *"_ivl_11", 0 0, L_0x150040dd8;  1 drivers
v0x15c25f3c0_0 .net *"_ivl_6", 0 0, L_0x15c2e3410;  1 drivers
v0x15c25f470_0 .net *"_ivl_7", 31 0, L_0x15c2e35a0;  1 drivers
v0x15c25f530_0 .net *"_ivl_9", 30 0, L_0x15c2e34e0;  1 drivers
v0x15c25f5e0_0 .net "a", 31 0, L_0x15c2e3a70;  1 drivers
v0x15c25f6d0_0 .net "b", 4 0, L_0x15c2e1de0;  alias, 1 drivers
v0x15c25f780_0 .net "c", 31 0, L_0x15c2e38a0;  alias, 1 drivers
v0x15c25f830 .array "tmp", 0 4;
v0x15c25f830_0 .net v0x15c25f830 0, 31 0, L_0x15c2e3740; 1 drivers
v0x15c25f830_1 .net v0x15c25f830 1, 31 0, L_0x15c2e26f0; 1 drivers
v0x15c25f830_2 .net v0x15c25f830 2, 31 0, L_0x15c2e2b70; 1 drivers
v0x15c25f830_3 .net v0x15c25f830 3, 31 0, L_0x15c2e2f30; 1 drivers
v0x15c25f830_4 .net v0x15c25f830 4, 31 0, L_0x15c2e32f0; 1 drivers
L_0x15c2e2490 .part L_0x15c2e1de0, 1, 1;
L_0x15c2e2850 .part L_0x15c2e1de0, 2, 1;
L_0x15c2e2c90 .part L_0x15c2e1de0, 3, 1;
L_0x15c2e3050 .part L_0x15c2e1de0, 4, 1;
L_0x15c2e3410 .part L_0x15c2e1de0, 0, 1;
L_0x15c2e34e0 .part L_0x15c2e3a70, 0, 31;
L_0x15c2e35a0 .concat [ 1 31 0 0], L_0x150040dd8, L_0x15c2e34e0;
L_0x15c2e3740 .functor MUXZ 32, L_0x15c2e3a70, L_0x15c2e35a0, L_0x15c2e3410, C4<>;
S_0x15c25de70 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15c25da70;
 .timescale -9 -12;
P_0x15c25e040 .param/l "i" 1 4 296, +C4<01>;
v0x15c25e0e0_0 .net *"_ivl_1", 0 0, L_0x15c2e2490;  1 drivers
v0x15c25e170_0 .net *"_ivl_3", 31 0, L_0x15c2e25d0;  1 drivers
v0x15c25e200_0 .net *"_ivl_5", 29 0, L_0x15c2e2530;  1 drivers
L_0x150040cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c25e290_0 .net *"_ivl_7", 1 0, L_0x150040cb8;  1 drivers
L_0x15c2e2530 .part L_0x15c2e3740, 0, 30;
L_0x15c2e25d0 .concat [ 2 30 0 0], L_0x150040cb8, L_0x15c2e2530;
L_0x15c2e26f0 .functor MUXZ 32, L_0x15c2e3740, L_0x15c2e25d0, L_0x15c2e2490, C4<>;
S_0x15c25e330 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15c25da70;
 .timescale -9 -12;
P_0x15c25e510 .param/l "i" 1 4 296, +C4<010>;
v0x15c25e5a0_0 .net *"_ivl_1", 0 0, L_0x15c2e2850;  1 drivers
v0x15c25e650_0 .net *"_ivl_3", 31 0, L_0x15c2e2a90;  1 drivers
v0x15c25e700_0 .net *"_ivl_5", 27 0, L_0x15c2e29f0;  1 drivers
L_0x150040d00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15c25e7c0_0 .net *"_ivl_7", 3 0, L_0x150040d00;  1 drivers
L_0x15c2e29f0 .part L_0x15c2e26f0, 0, 28;
L_0x15c2e2a90 .concat [ 4 28 0 0], L_0x150040d00, L_0x15c2e29f0;
L_0x15c2e2b70 .functor MUXZ 32, L_0x15c2e26f0, L_0x15c2e2a90, L_0x15c2e2850, C4<>;
S_0x15c25e870 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15c25da70;
 .timescale -9 -12;
P_0x15c25ea60 .param/l "i" 1 4 296, +C4<011>;
v0x15c25eaf0_0 .net *"_ivl_1", 0 0, L_0x15c2e2c90;  1 drivers
v0x15c25eba0_0 .net *"_ivl_3", 31 0, L_0x15c2e2e10;  1 drivers
v0x15c25ec50_0 .net *"_ivl_5", 23 0, L_0x15c2e2d30;  1 drivers
L_0x150040d48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15c25ed10_0 .net *"_ivl_7", 7 0, L_0x150040d48;  1 drivers
L_0x15c2e2d30 .part L_0x15c2e2b70, 0, 24;
L_0x15c2e2e10 .concat [ 8 24 0 0], L_0x150040d48, L_0x15c2e2d30;
L_0x15c2e2f30 .functor MUXZ 32, L_0x15c2e2b70, L_0x15c2e2e10, L_0x15c2e2c90, C4<>;
S_0x15c25edc0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x15c25da70;
 .timescale -9 -12;
P_0x15c25ef90 .param/l "i" 1 4 296, +C4<0100>;
v0x15c25f030_0 .net *"_ivl_1", 0 0, L_0x15c2e3050;  1 drivers
v0x15c25f0e0_0 .net *"_ivl_3", 31 0, L_0x15c2e31d0;  1 drivers
v0x15c25f190_0 .net *"_ivl_5", 15 0, L_0x15c2e30f0;  1 drivers
L_0x150040d90 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c25f250_0 .net *"_ivl_7", 15 0, L_0x150040d90;  1 drivers
L_0x15c2e30f0 .part L_0x15c2e2f30, 0, 16;
L_0x15c2e31d0 .concat [ 16 16 0 0], L_0x150040d90, L_0x15c2e30f0;
L_0x15c2e32f0 .functor MUXZ 32, L_0x15c2e2f30, L_0x15c2e31d0, L_0x15c2e3050, C4<>;
S_0x15c25f980 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x15c25d330;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x15c25fb40 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x15c25fb80 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x15c27bb30_0 .net "in", 31 0, L_0x15c2e2110;  1 drivers
v0x15c27bc00_0 .net "out", 4 0, L_0x15c2e1de0;  alias, 1 drivers
v0x15c27bcd0_0 .net "vld", 0 0, L_0x15c2e1b30;  1 drivers
S_0x15c25fd30 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15c25f980;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c25fc00 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x15c25fc40 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x15c27b5b0_0 .net "in", 31 0, L_0x15c2e2110;  alias, 1 drivers
v0x15c27b670_0 .net "out", 4 0, L_0x15c2e1de0;  alias, 1 drivers
v0x15c27b730_0 .net "vld", 0 0, L_0x15c2e1b30;  alias, 1 drivers
L_0x15c2dcec0 .part L_0x15c2e2110, 0, 16;
L_0x15c2e1a90 .part L_0x15c2e2110, 16, 16;
S_0x15c2600b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c25fd30;
 .timescale -9 -12;
L_0x15c2e1b30 .functor OR 1, L_0x15c2dcab0, L_0x15c2e1680, C4<0>, C4<0>;
L_0x150040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c27adb0_0 .net/2u *"_ivl_4", 0 0, L_0x150040be0;  1 drivers
v0x15c27ae70_0 .net *"_ivl_6", 4 0, L_0x15c2e1be0;  1 drivers
v0x15c27af10_0 .net *"_ivl_8", 4 0, L_0x15c2e1cc0;  1 drivers
v0x15c27afc0_0 .net "out_h", 3 0, L_0x15c2e1930;  1 drivers
v0x15c27b080_0 .net "out_l", 3 0, L_0x15c2dcd60;  1 drivers
v0x15c27b150_0 .net "out_vh", 0 0, L_0x15c2e1680;  1 drivers
v0x15c27b200_0 .net "out_vl", 0 0, L_0x15c2dcab0;  1 drivers
L_0x15c2e1be0 .concat [ 4 1 0 0], L_0x15c2e1930, L_0x150040be0;
L_0x15c2e1cc0 .concat [ 4 1 0 0], L_0x15c2dcd60, L_0x15c2dcab0;
L_0x15c2e1de0 .functor MUXZ 5, L_0x15c2e1cc0, L_0x15c2e1be0, L_0x15c2e1680, C4<>;
S_0x15c260280 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2600b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c25ff40 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15c25ff80 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15c26d580_0 .net "in", 15 0, L_0x15c2e1a90;  1 drivers
v0x15c26d640_0 .net "out", 3 0, L_0x15c2e1930;  alias, 1 drivers
v0x15c26d6f0_0 .net "vld", 0 0, L_0x15c2e1680;  alias, 1 drivers
L_0x15c2df250 .part L_0x15c2e1a90, 0, 8;
L_0x15c2e15a0 .part L_0x15c2e1a90, 8, 8;
S_0x15c260600 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c260280;
 .timescale -9 -12;
L_0x15c2e1680 .functor OR 1, L_0x15c2dee40, L_0x15c2e1190, C4<0>, C4<0>;
L_0x150040b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c26cd80_0 .net/2u *"_ivl_4", 0 0, L_0x150040b98;  1 drivers
v0x15c26ce40_0 .net *"_ivl_6", 3 0, L_0x15c2e1730;  1 drivers
v0x15c26cee0_0 .net *"_ivl_8", 3 0, L_0x15c2e1810;  1 drivers
v0x15c26cf90_0 .net "out_h", 2 0, L_0x15c2e1440;  1 drivers
v0x15c26d050_0 .net "out_l", 2 0, L_0x15c2df0f0;  1 drivers
v0x15c26d120_0 .net "out_vh", 0 0, L_0x15c2e1190;  1 drivers
v0x15c26d1d0_0 .net "out_vl", 0 0, L_0x15c2dee40;  1 drivers
L_0x15c2e1730 .concat [ 3 1 0 0], L_0x15c2e1440, L_0x150040b98;
L_0x15c2e1810 .concat [ 3 1 0 0], L_0x15c2df0f0, L_0x15c2dee40;
L_0x15c2e1930 .functor MUXZ 4, L_0x15c2e1810, L_0x15c2e1730, L_0x15c2e1190, C4<>;
S_0x15c2607d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c260600;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c260490 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c2604d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c266810_0 .net "in", 7 0, L_0x15c2e15a0;  1 drivers
v0x15c2668d0_0 .net "out", 2 0, L_0x15c2e1440;  alias, 1 drivers
v0x15c266980_0 .net "vld", 0 0, L_0x15c2e1190;  alias, 1 drivers
L_0x15c2e0180 .part L_0x15c2e15a0, 0, 4;
L_0x15c2e10b0 .part L_0x15c2e15a0, 4, 4;
S_0x15c260b50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2607d0;
 .timescale -9 -12;
L_0x15c2e1190 .functor OR 1, L_0x15c2dfd70, L_0x15c2e0ca0, C4<0>, C4<0>;
L_0x150040b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c266010_0 .net/2u *"_ivl_4", 0 0, L_0x150040b50;  1 drivers
v0x15c2660d0_0 .net *"_ivl_6", 2 0, L_0x15c2e1240;  1 drivers
v0x15c266170_0 .net *"_ivl_8", 2 0, L_0x15c2e1320;  1 drivers
v0x15c266220_0 .net "out_h", 1 0, L_0x15c2e0f50;  1 drivers
v0x15c2662e0_0 .net "out_l", 1 0, L_0x15c2e0020;  1 drivers
v0x15c2663b0_0 .net "out_vh", 0 0, L_0x15c2e0ca0;  1 drivers
v0x15c266460_0 .net "out_vl", 0 0, L_0x15c2dfd70;  1 drivers
L_0x15c2e1240 .concat [ 2 1 0 0], L_0x15c2e0f50, L_0x150040b50;
L_0x15c2e1320 .concat [ 2 1 0 0], L_0x15c2e0020, L_0x15c2dfd70;
L_0x15c2e1440 .functor MUXZ 3, L_0x15c2e1320, L_0x15c2e1240, L_0x15c2e0ca0, C4<>;
S_0x15c260d20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c260b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2609e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c260a20 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c263400_0 .net "in", 3 0, L_0x15c2e10b0;  1 drivers
v0x15c2634c0_0 .net "out", 1 0, L_0x15c2e0f50;  alias, 1 drivers
v0x15c263570_0 .net "vld", 0 0, L_0x15c2e0ca0;  alias, 1 drivers
L_0x15c2e0660 .part L_0x15c2e10b0, 0, 2;
L_0x15c2e0b80 .part L_0x15c2e10b0, 2, 2;
S_0x15c2610a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c260d20;
 .timescale -9 -12;
L_0x15c2e0ca0 .functor OR 1, L_0x15c2e0220, L_0x15c2e0780, C4<0>, C4<0>;
L_0x150040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c262c00_0 .net/2u *"_ivl_4", 0 0, L_0x150040b08;  1 drivers
v0x15c262cc0_0 .net *"_ivl_6", 1 0, L_0x15c2e0d50;  1 drivers
v0x15c262d60_0 .net *"_ivl_8", 1 0, L_0x15c2e0e30;  1 drivers
v0x15c262e10_0 .net "out_h", 0 0, L_0x15c2e0a50;  1 drivers
v0x15c262ed0_0 .net "out_l", 0 0, L_0x15c2e0530;  1 drivers
v0x15c262fa0_0 .net "out_vh", 0 0, L_0x15c2e0780;  1 drivers
v0x15c263050_0 .net "out_vl", 0 0, L_0x15c2e0220;  1 drivers
L_0x15c2e0d50 .concat [ 1 1 0 0], L_0x15c2e0a50, L_0x150040b08;
L_0x15c2e0e30 .concat [ 1 1 0 0], L_0x15c2e0530, L_0x15c2e0220;
L_0x15c2e0f50 .functor MUXZ 2, L_0x15c2e0e30, L_0x15c2e0d50, L_0x15c2e0780, C4<>;
S_0x15c261270 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2610a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c260f30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c260f70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c261ca0_0 .net "in", 1 0, L_0x15c2e0b80;  1 drivers
v0x15c261d60_0 .net "out", 0 0, L_0x15c2e0a50;  alias, 1 drivers
v0x15c261e10_0 .net "vld", 0 0, L_0x15c2e0780;  alias, 1 drivers
L_0x15c2e0820 .part L_0x15c2e0b80, 1, 1;
L_0x15c2e09b0 .part L_0x15c2e0b80, 0, 1;
S_0x15c2615f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c261270;
 .timescale -9 -12;
L_0x15c2e0900 .functor NOT 1, L_0x15c2e0820, C4<0>, C4<0>, C4<0>;
L_0x15c2e0a50 .functor AND 1, L_0x15c2e0900, L_0x15c2e09b0, C4<1>, C4<1>;
v0x15c2617c0_0 .net *"_ivl_2", 0 0, L_0x15c2e0820;  1 drivers
v0x15c261880_0 .net *"_ivl_3", 0 0, L_0x15c2e0900;  1 drivers
v0x15c261920_0 .net *"_ivl_5", 0 0, L_0x15c2e09b0;  1 drivers
L_0x15c2e0780 .reduce/or L_0x15c2e0b80;
S_0x15c2619b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c261270;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2619b0
v0x15c261c00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c261c00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c261c00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_68.138 ;
    %load/vec4 v0x15c261c00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_68.139, 5;
    %load/vec4 v0x15c261c00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c261c00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_68.138;
T_68.139 ;
    %end;
S_0x15c261f10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2610a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2620e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c262120 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c262990_0 .net "in", 1 0, L_0x15c2e0660;  1 drivers
v0x15c262a50_0 .net "out", 0 0, L_0x15c2e0530;  alias, 1 drivers
v0x15c262b00_0 .net "vld", 0 0, L_0x15c2e0220;  alias, 1 drivers
L_0x15c2e0300 .part L_0x15c2e0660, 1, 1;
L_0x15c2e0490 .part L_0x15c2e0660, 0, 1;
S_0x15c2622f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c261f10;
 .timescale -9 -12;
L_0x15c2e03e0 .functor NOT 1, L_0x15c2e0300, C4<0>, C4<0>, C4<0>;
L_0x15c2e0530 .functor AND 1, L_0x15c2e03e0, L_0x15c2e0490, C4<1>, C4<1>;
v0x15c2624b0_0 .net *"_ivl_2", 0 0, L_0x15c2e0300;  1 drivers
v0x15c262570_0 .net *"_ivl_3", 0 0, L_0x15c2e03e0;  1 drivers
v0x15c262610_0 .net *"_ivl_5", 0 0, L_0x15c2e0490;  1 drivers
L_0x15c2e0220 .reduce/or L_0x15c2e0660;
S_0x15c2626a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c261f10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2626a0
v0x15c2628f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c2628f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2628f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_69.140 ;
    %load/vec4 v0x15c2628f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_69.141, 5;
    %load/vec4 v0x15c2628f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2628f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_69.140;
T_69.141 ;
    %end;
S_0x15c263100 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c260d20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c263100
v0x15c263350_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c263350_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c263350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_70.142 ;
    %load/vec4 v0x15c263350_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_70.143, 5;
    %load/vec4 v0x15c263350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c263350_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_70.142;
T_70.143 ;
    %end;
S_0x15c263670 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c260b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c263840 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c263880 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c265da0_0 .net "in", 3 0, L_0x15c2e0180;  1 drivers
v0x15c265e60_0 .net "out", 1 0, L_0x15c2e0020;  alias, 1 drivers
v0x15c265f10_0 .net "vld", 0 0, L_0x15c2dfd70;  alias, 1 drivers
L_0x15c2df730 .part L_0x15c2e0180, 0, 2;
L_0x15c2dfc50 .part L_0x15c2e0180, 2, 2;
S_0x15c263a50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c263670;
 .timescale -9 -12;
L_0x15c2dfd70 .functor OR 1, L_0x15c2df2f0, L_0x15c2df850, C4<0>, C4<0>;
L_0x150040ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2655a0_0 .net/2u *"_ivl_4", 0 0, L_0x150040ac0;  1 drivers
v0x15c265660_0 .net *"_ivl_6", 1 0, L_0x15c2dfe20;  1 drivers
v0x15c265700_0 .net *"_ivl_8", 1 0, L_0x15c2dff00;  1 drivers
v0x15c2657b0_0 .net "out_h", 0 0, L_0x15c2dfb20;  1 drivers
v0x15c265870_0 .net "out_l", 0 0, L_0x15c2df600;  1 drivers
v0x15c265940_0 .net "out_vh", 0 0, L_0x15c2df850;  1 drivers
v0x15c2659f0_0 .net "out_vl", 0 0, L_0x15c2df2f0;  1 drivers
L_0x15c2dfe20 .concat [ 1 1 0 0], L_0x15c2dfb20, L_0x150040ac0;
L_0x15c2dff00 .concat [ 1 1 0 0], L_0x15c2df600, L_0x15c2df2f0;
L_0x15c2e0020 .functor MUXZ 2, L_0x15c2dff00, L_0x15c2dfe20, L_0x15c2df850, C4<>;
S_0x15c263c10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c263a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c263900 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c263940 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c264640_0 .net "in", 1 0, L_0x15c2dfc50;  1 drivers
v0x15c264700_0 .net "out", 0 0, L_0x15c2dfb20;  alias, 1 drivers
v0x15c2647b0_0 .net "vld", 0 0, L_0x15c2df850;  alias, 1 drivers
L_0x15c2df8f0 .part L_0x15c2dfc50, 1, 1;
L_0x15c2dfa80 .part L_0x15c2dfc50, 0, 1;
S_0x15c263f90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c263c10;
 .timescale -9 -12;
L_0x15c2df9d0 .functor NOT 1, L_0x15c2df8f0, C4<0>, C4<0>, C4<0>;
L_0x15c2dfb20 .functor AND 1, L_0x15c2df9d0, L_0x15c2dfa80, C4<1>, C4<1>;
v0x15c264160_0 .net *"_ivl_2", 0 0, L_0x15c2df8f0;  1 drivers
v0x15c264220_0 .net *"_ivl_3", 0 0, L_0x15c2df9d0;  1 drivers
v0x15c2642c0_0 .net *"_ivl_5", 0 0, L_0x15c2dfa80;  1 drivers
L_0x15c2df850 .reduce/or L_0x15c2dfc50;
S_0x15c264350 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c263c10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c264350
v0x15c2645a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c2645a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2645a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_71.144 ;
    %load/vec4 v0x15c2645a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_71.145, 5;
    %load/vec4 v0x15c2645a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2645a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_71.144;
T_71.145 ;
    %end;
S_0x15c2648b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c263a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c264a80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c264ac0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c265330_0 .net "in", 1 0, L_0x15c2df730;  1 drivers
v0x15c2653f0_0 .net "out", 0 0, L_0x15c2df600;  alias, 1 drivers
v0x15c2654a0_0 .net "vld", 0 0, L_0x15c2df2f0;  alias, 1 drivers
L_0x15c2df3d0 .part L_0x15c2df730, 1, 1;
L_0x15c2df560 .part L_0x15c2df730, 0, 1;
S_0x15c264c90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2648b0;
 .timescale -9 -12;
L_0x15c2df4b0 .functor NOT 1, L_0x15c2df3d0, C4<0>, C4<0>, C4<0>;
L_0x15c2df600 .functor AND 1, L_0x15c2df4b0, L_0x15c2df560, C4<1>, C4<1>;
v0x15c264e50_0 .net *"_ivl_2", 0 0, L_0x15c2df3d0;  1 drivers
v0x15c264f10_0 .net *"_ivl_3", 0 0, L_0x15c2df4b0;  1 drivers
v0x15c264fb0_0 .net *"_ivl_5", 0 0, L_0x15c2df560;  1 drivers
L_0x15c2df2f0 .reduce/or L_0x15c2df730;
S_0x15c265040 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2648b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c265040
v0x15c265290_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c265290_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c265290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_72.146 ;
    %load/vec4 v0x15c265290_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_72.147, 5;
    %load/vec4 v0x15c265290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c265290_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_72.146;
T_72.147 ;
    %end;
S_0x15c265aa0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c263670;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c265aa0
v0x15c265cf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c265cf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c265cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_73.148 ;
    %load/vec4 v0x15c265cf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_73.149, 5;
    %load/vec4 v0x15c265cf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c265cf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_73.148;
T_73.149 ;
    %end;
S_0x15c266510 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2607d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c266510
v0x15c266760_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c266760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c266760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_74.150 ;
    %load/vec4 v0x15c266760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_74.151, 5;
    %load/vec4 v0x15c266760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c266760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_74.150;
T_74.151 ;
    %end;
S_0x15c266a80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c260600;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c266c50 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c266c90 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c26cb10_0 .net "in", 7 0, L_0x15c2df250;  1 drivers
v0x15c26cbd0_0 .net "out", 2 0, L_0x15c2df0f0;  alias, 1 drivers
v0x15c26cc80_0 .net "vld", 0 0, L_0x15c2dee40;  alias, 1 drivers
L_0x15c2dde30 .part L_0x15c2df250, 0, 4;
L_0x15c2ded60 .part L_0x15c2df250, 4, 4;
S_0x15c266e60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c266a80;
 .timescale -9 -12;
L_0x15c2dee40 .functor OR 1, L_0x15c2dda20, L_0x15c2de950, C4<0>, C4<0>;
L_0x150040a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c26c310_0 .net/2u *"_ivl_4", 0 0, L_0x150040a78;  1 drivers
v0x15c26c3d0_0 .net *"_ivl_6", 2 0, L_0x15c2deef0;  1 drivers
v0x15c26c470_0 .net *"_ivl_8", 2 0, L_0x15c2defd0;  1 drivers
v0x15c26c520_0 .net "out_h", 1 0, L_0x15c2dec00;  1 drivers
v0x15c26c5e0_0 .net "out_l", 1 0, L_0x15c2ddcd0;  1 drivers
v0x15c26c6b0_0 .net "out_vh", 0 0, L_0x15c2de950;  1 drivers
v0x15c26c760_0 .net "out_vl", 0 0, L_0x15c2dda20;  1 drivers
L_0x15c2deef0 .concat [ 2 1 0 0], L_0x15c2dec00, L_0x150040a78;
L_0x15c2defd0 .concat [ 2 1 0 0], L_0x15c2ddcd0, L_0x15c2dda20;
L_0x15c2df0f0 .functor MUXZ 3, L_0x15c2defd0, L_0x15c2deef0, L_0x15c2de950, C4<>;
S_0x15c267020 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c266e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c266d10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c266d50 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c269700_0 .net "in", 3 0, L_0x15c2ded60;  1 drivers
v0x15c2697c0_0 .net "out", 1 0, L_0x15c2dec00;  alias, 1 drivers
v0x15c269870_0 .net "vld", 0 0, L_0x15c2de950;  alias, 1 drivers
L_0x15c2de310 .part L_0x15c2ded60, 0, 2;
L_0x15c2de830 .part L_0x15c2ded60, 2, 2;
S_0x15c2673a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c267020;
 .timescale -9 -12;
L_0x15c2de950 .functor OR 1, L_0x15c2dded0, L_0x15c2de430, C4<0>, C4<0>;
L_0x150040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c268f00_0 .net/2u *"_ivl_4", 0 0, L_0x150040a30;  1 drivers
v0x15c268fc0_0 .net *"_ivl_6", 1 0, L_0x15c2dea00;  1 drivers
v0x15c269060_0 .net *"_ivl_8", 1 0, L_0x15c2deae0;  1 drivers
v0x15c269110_0 .net "out_h", 0 0, L_0x15c2de700;  1 drivers
v0x15c2691d0_0 .net "out_l", 0 0, L_0x15c2de1e0;  1 drivers
v0x15c2692a0_0 .net "out_vh", 0 0, L_0x15c2de430;  1 drivers
v0x15c269350_0 .net "out_vl", 0 0, L_0x15c2dded0;  1 drivers
L_0x15c2dea00 .concat [ 1 1 0 0], L_0x15c2de700, L_0x150040a30;
L_0x15c2deae0 .concat [ 1 1 0 0], L_0x15c2de1e0, L_0x15c2dded0;
L_0x15c2dec00 .functor MUXZ 2, L_0x15c2deae0, L_0x15c2dea00, L_0x15c2de430, C4<>;
S_0x15c267570 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2673a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c267230 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c267270 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c267fa0_0 .net "in", 1 0, L_0x15c2de830;  1 drivers
v0x15c268060_0 .net "out", 0 0, L_0x15c2de700;  alias, 1 drivers
v0x15c268110_0 .net "vld", 0 0, L_0x15c2de430;  alias, 1 drivers
L_0x15c2de4d0 .part L_0x15c2de830, 1, 1;
L_0x15c2de660 .part L_0x15c2de830, 0, 1;
S_0x15c2678f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c267570;
 .timescale -9 -12;
L_0x15c2de5b0 .functor NOT 1, L_0x15c2de4d0, C4<0>, C4<0>, C4<0>;
L_0x15c2de700 .functor AND 1, L_0x15c2de5b0, L_0x15c2de660, C4<1>, C4<1>;
v0x15c267ac0_0 .net *"_ivl_2", 0 0, L_0x15c2de4d0;  1 drivers
v0x15c267b80_0 .net *"_ivl_3", 0 0, L_0x15c2de5b0;  1 drivers
v0x15c267c20_0 .net *"_ivl_5", 0 0, L_0x15c2de660;  1 drivers
L_0x15c2de430 .reduce/or L_0x15c2de830;
S_0x15c267cb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c267570;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c267cb0
v0x15c267f00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c267f00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c267f00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_75.152 ;
    %load/vec4 v0x15c267f00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_75.153, 5;
    %load/vec4 v0x15c267f00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c267f00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_75.152;
T_75.153 ;
    %end;
S_0x15c268210 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2673a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2683e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c268420 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c268c90_0 .net "in", 1 0, L_0x15c2de310;  1 drivers
v0x15c268d50_0 .net "out", 0 0, L_0x15c2de1e0;  alias, 1 drivers
v0x15c268e00_0 .net "vld", 0 0, L_0x15c2dded0;  alias, 1 drivers
L_0x15c2ddfb0 .part L_0x15c2de310, 1, 1;
L_0x15c2de140 .part L_0x15c2de310, 0, 1;
S_0x15c2685f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c268210;
 .timescale -9 -12;
L_0x15c2de090 .functor NOT 1, L_0x15c2ddfb0, C4<0>, C4<0>, C4<0>;
L_0x15c2de1e0 .functor AND 1, L_0x15c2de090, L_0x15c2de140, C4<1>, C4<1>;
v0x15c2687b0_0 .net *"_ivl_2", 0 0, L_0x15c2ddfb0;  1 drivers
v0x15c268870_0 .net *"_ivl_3", 0 0, L_0x15c2de090;  1 drivers
v0x15c268910_0 .net *"_ivl_5", 0 0, L_0x15c2de140;  1 drivers
L_0x15c2dded0 .reduce/or L_0x15c2de310;
S_0x15c2689a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c268210;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2689a0
v0x15c268bf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c268bf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c268bf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_76.154 ;
    %load/vec4 v0x15c268bf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_76.155, 5;
    %load/vec4 v0x15c268bf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c268bf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_76.154;
T_76.155 ;
    %end;
S_0x15c269400 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c267020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c269400
v0x15c269650_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c269650_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c269650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_77.156 ;
    %load/vec4 v0x15c269650_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_77.157, 5;
    %load/vec4 v0x15c269650_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c269650_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_77.156;
T_77.157 ;
    %end;
S_0x15c269970 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c266e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c269b40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c269b80 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c26c0a0_0 .net "in", 3 0, L_0x15c2dde30;  1 drivers
v0x15c26c160_0 .net "out", 1 0, L_0x15c2ddcd0;  alias, 1 drivers
v0x15c26c210_0 .net "vld", 0 0, L_0x15c2dda20;  alias, 1 drivers
L_0x15c2dd3e0 .part L_0x15c2dde30, 0, 2;
L_0x15c2dd900 .part L_0x15c2dde30, 2, 2;
S_0x15c269d50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c269970;
 .timescale -9 -12;
L_0x15c2dda20 .functor OR 1, L_0x15c2dcfa0, L_0x15c2dd500, C4<0>, C4<0>;
L_0x1500409e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c26b8a0_0 .net/2u *"_ivl_4", 0 0, L_0x1500409e8;  1 drivers
v0x15c26b960_0 .net *"_ivl_6", 1 0, L_0x15c2ddad0;  1 drivers
v0x15c26ba00_0 .net *"_ivl_8", 1 0, L_0x15c2ddbb0;  1 drivers
v0x15c26bab0_0 .net "out_h", 0 0, L_0x15c2dd7d0;  1 drivers
v0x15c26bb70_0 .net "out_l", 0 0, L_0x15c2dd2b0;  1 drivers
v0x15c26bc40_0 .net "out_vh", 0 0, L_0x15c2dd500;  1 drivers
v0x15c26bcf0_0 .net "out_vl", 0 0, L_0x15c2dcfa0;  1 drivers
L_0x15c2ddad0 .concat [ 1 1 0 0], L_0x15c2dd7d0, L_0x1500409e8;
L_0x15c2ddbb0 .concat [ 1 1 0 0], L_0x15c2dd2b0, L_0x15c2dcfa0;
L_0x15c2ddcd0 .functor MUXZ 2, L_0x15c2ddbb0, L_0x15c2ddad0, L_0x15c2dd500, C4<>;
S_0x15c269f10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c269d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c269c00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c269c40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c26a940_0 .net "in", 1 0, L_0x15c2dd900;  1 drivers
v0x15c26aa00_0 .net "out", 0 0, L_0x15c2dd7d0;  alias, 1 drivers
v0x15c26aab0_0 .net "vld", 0 0, L_0x15c2dd500;  alias, 1 drivers
L_0x15c2dd5a0 .part L_0x15c2dd900, 1, 1;
L_0x15c2dd730 .part L_0x15c2dd900, 0, 1;
S_0x15c26a290 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c269f10;
 .timescale -9 -12;
L_0x15c2dd680 .functor NOT 1, L_0x15c2dd5a0, C4<0>, C4<0>, C4<0>;
L_0x15c2dd7d0 .functor AND 1, L_0x15c2dd680, L_0x15c2dd730, C4<1>, C4<1>;
v0x15c26a460_0 .net *"_ivl_2", 0 0, L_0x15c2dd5a0;  1 drivers
v0x15c26a520_0 .net *"_ivl_3", 0 0, L_0x15c2dd680;  1 drivers
v0x15c26a5c0_0 .net *"_ivl_5", 0 0, L_0x15c2dd730;  1 drivers
L_0x15c2dd500 .reduce/or L_0x15c2dd900;
S_0x15c26a650 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c269f10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c26a650
v0x15c26a8a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c26a8a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c26a8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_78.158 ;
    %load/vec4 v0x15c26a8a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_78.159, 5;
    %load/vec4 v0x15c26a8a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c26a8a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_78.158;
T_78.159 ;
    %end;
S_0x15c26abb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c269d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c26ad80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c26adc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c26b630_0 .net "in", 1 0, L_0x15c2dd3e0;  1 drivers
v0x15c26b6f0_0 .net "out", 0 0, L_0x15c2dd2b0;  alias, 1 drivers
v0x15c26b7a0_0 .net "vld", 0 0, L_0x15c2dcfa0;  alias, 1 drivers
L_0x15c2dd080 .part L_0x15c2dd3e0, 1, 1;
L_0x15c2dd210 .part L_0x15c2dd3e0, 0, 1;
S_0x15c26af90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c26abb0;
 .timescale -9 -12;
L_0x15c2dd160 .functor NOT 1, L_0x15c2dd080, C4<0>, C4<0>, C4<0>;
L_0x15c2dd2b0 .functor AND 1, L_0x15c2dd160, L_0x15c2dd210, C4<1>, C4<1>;
v0x15c26b150_0 .net *"_ivl_2", 0 0, L_0x15c2dd080;  1 drivers
v0x15c26b210_0 .net *"_ivl_3", 0 0, L_0x15c2dd160;  1 drivers
v0x15c26b2b0_0 .net *"_ivl_5", 0 0, L_0x15c2dd210;  1 drivers
L_0x15c2dcfa0 .reduce/or L_0x15c2dd3e0;
S_0x15c26b340 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c26abb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c26b340
v0x15c26b590_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c26b590_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c26b590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_79.160 ;
    %load/vec4 v0x15c26b590_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_79.161, 5;
    %load/vec4 v0x15c26b590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c26b590_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_79.160;
T_79.161 ;
    %end;
S_0x15c26bda0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c269970;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c26bda0
v0x15c26bff0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c26bff0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c26bff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_80.162 ;
    %load/vec4 v0x15c26bff0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_80.163, 5;
    %load/vec4 v0x15c26bff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c26bff0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_80.162;
T_80.163 ;
    %end;
S_0x15c26c810 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c266a80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c26c810
v0x15c26ca60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c26ca60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c26ca60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_81.164 ;
    %load/vec4 v0x15c26ca60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_81.165, 5;
    %load/vec4 v0x15c26ca60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c26ca60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_81.164;
T_81.165 ;
    %end;
S_0x15c26d280 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c260280;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c26d280
v0x15c26d4d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x15c26d4d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c26d4d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_82.166 ;
    %load/vec4 v0x15c26d4d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_82.167, 5;
    %load/vec4 v0x15c26d4d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c26d4d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_82.166;
T_82.167 ;
    %end;
S_0x15c26d7f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2600b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c26d9c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15c26da00 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15c27ab40_0 .net "in", 15 0, L_0x15c2dcec0;  1 drivers
v0x15c27ac00_0 .net "out", 3 0, L_0x15c2dcd60;  alias, 1 drivers
v0x15c27acb0_0 .net "vld", 0 0, L_0x15c2dcab0;  alias, 1 drivers
L_0x15c2da560 .part L_0x15c2dcec0, 0, 8;
L_0x15c2dc9d0 .part L_0x15c2dcec0, 8, 8;
S_0x15c26dbd0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c26d7f0;
 .timescale -9 -12;
L_0x15c2dcab0 .functor OR 1, L_0x15c2da150, L_0x15c2dc5c0, C4<0>, C4<0>;
L_0x1500409a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c27a340_0 .net/2u *"_ivl_4", 0 0, L_0x1500409a0;  1 drivers
v0x15c27a400_0 .net *"_ivl_6", 3 0, L_0x15c2dcb60;  1 drivers
v0x15c27a4a0_0 .net *"_ivl_8", 3 0, L_0x15c2dcc40;  1 drivers
v0x15c27a550_0 .net "out_h", 2 0, L_0x15c2dc870;  1 drivers
v0x15c27a610_0 .net "out_l", 2 0, L_0x15c2da400;  1 drivers
v0x15c27a6e0_0 .net "out_vh", 0 0, L_0x15c2dc5c0;  1 drivers
v0x15c27a790_0 .net "out_vl", 0 0, L_0x15c2da150;  1 drivers
L_0x15c2dcb60 .concat [ 3 1 0 0], L_0x15c2dc870, L_0x1500409a0;
L_0x15c2dcc40 .concat [ 3 1 0 0], L_0x15c2da400, L_0x15c2da150;
L_0x15c2dcd60 .functor MUXZ 4, L_0x15c2dcc40, L_0x15c2dcb60, L_0x15c2dc5c0, C4<>;
S_0x15c26dd90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c26dbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c26da80 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c26dac0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c273dd0_0 .net "in", 7 0, L_0x15c2dc9d0;  1 drivers
v0x15c273e90_0 .net "out", 2 0, L_0x15c2dc870;  alias, 1 drivers
v0x15c273f40_0 .net "vld", 0 0, L_0x15c2dc5c0;  alias, 1 drivers
L_0x15c2db490 .part L_0x15c2dc9d0, 0, 4;
L_0x15c2dc4e0 .part L_0x15c2dc9d0, 4, 4;
S_0x15c26e110 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c26dd90;
 .timescale -9 -12;
L_0x15c2dc5c0 .functor OR 1, L_0x15c2db080, L_0x15c2dbfb0, C4<0>, C4<0>;
L_0x150040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2735d0_0 .net/2u *"_ivl_4", 0 0, L_0x150040958;  1 drivers
v0x15c273690_0 .net *"_ivl_6", 2 0, L_0x15c2dc670;  1 drivers
v0x15c273730_0 .net *"_ivl_8", 2 0, L_0x15c2dc750;  1 drivers
v0x15c2737e0_0 .net "out_h", 1 0, L_0x15c2dc380;  1 drivers
v0x15c2738a0_0 .net "out_l", 1 0, L_0x15c2db330;  1 drivers
v0x15c273970_0 .net "out_vh", 0 0, L_0x15c2dbfb0;  1 drivers
v0x15c273a20_0 .net "out_vl", 0 0, L_0x15c2db080;  1 drivers
L_0x15c2dc670 .concat [ 2 1 0 0], L_0x15c2dc380, L_0x150040958;
L_0x15c2dc750 .concat [ 2 1 0 0], L_0x15c2db330, L_0x15c2db080;
L_0x15c2dc870 .functor MUXZ 3, L_0x15c2dc750, L_0x15c2dc670, L_0x15c2dbfb0, C4<>;
S_0x15c26e2e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c26e110;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c26dfa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c26dfe0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c2709c0_0 .net "in", 3 0, L_0x15c2dc4e0;  1 drivers
v0x15c270a80_0 .net "out", 1 0, L_0x15c2dc380;  alias, 1 drivers
v0x15c270b30_0 .net "vld", 0 0, L_0x15c2dbfb0;  alias, 1 drivers
L_0x15c2db970 .part L_0x15c2dc4e0, 0, 2;
L_0x15c2dbe90 .part L_0x15c2dc4e0, 2, 2;
S_0x15c26e660 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c26e2e0;
 .timescale -9 -12;
L_0x15c2dbfb0 .functor OR 1, L_0x15c2db530, L_0x15c2dba90, C4<0>, C4<0>;
L_0x150040910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2701c0_0 .net/2u *"_ivl_4", 0 0, L_0x150040910;  1 drivers
v0x15c270280_0 .net *"_ivl_6", 1 0, L_0x15c2d4ef0;  1 drivers
v0x15c270320_0 .net *"_ivl_8", 1 0, L_0x15c2dc260;  1 drivers
v0x15c2703d0_0 .net "out_h", 0 0, L_0x15c2dbd60;  1 drivers
v0x15c270490_0 .net "out_l", 0 0, L_0x15c2db840;  1 drivers
v0x15c270560_0 .net "out_vh", 0 0, L_0x15c2dba90;  1 drivers
v0x15c270610_0 .net "out_vl", 0 0, L_0x15c2db530;  1 drivers
L_0x15c2d4ef0 .concat [ 1 1 0 0], L_0x15c2dbd60, L_0x150040910;
L_0x15c2dc260 .concat [ 1 1 0 0], L_0x15c2db840, L_0x15c2db530;
L_0x15c2dc380 .functor MUXZ 2, L_0x15c2dc260, L_0x15c2d4ef0, L_0x15c2dba90, C4<>;
S_0x15c26e830 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c26e660;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c26e4f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c26e530 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c26f260_0 .net "in", 1 0, L_0x15c2dbe90;  1 drivers
v0x15c26f320_0 .net "out", 0 0, L_0x15c2dbd60;  alias, 1 drivers
v0x15c26f3d0_0 .net "vld", 0 0, L_0x15c2dba90;  alias, 1 drivers
L_0x15c2dbb30 .part L_0x15c2dbe90, 1, 1;
L_0x15c2dbcc0 .part L_0x15c2dbe90, 0, 1;
S_0x15c26ebb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c26e830;
 .timescale -9 -12;
L_0x15c2dbc10 .functor NOT 1, L_0x15c2dbb30, C4<0>, C4<0>, C4<0>;
L_0x15c2dbd60 .functor AND 1, L_0x15c2dbc10, L_0x15c2dbcc0, C4<1>, C4<1>;
v0x15c26ed80_0 .net *"_ivl_2", 0 0, L_0x15c2dbb30;  1 drivers
v0x15c26ee40_0 .net *"_ivl_3", 0 0, L_0x15c2dbc10;  1 drivers
v0x15c26eee0_0 .net *"_ivl_5", 0 0, L_0x15c2dbcc0;  1 drivers
L_0x15c2dba90 .reduce/or L_0x15c2dbe90;
S_0x15c26ef70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c26e830;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c26ef70
v0x15c26f1c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c26f1c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c26f1c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_83.168 ;
    %load/vec4 v0x15c26f1c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_83.169, 5;
    %load/vec4 v0x15c26f1c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c26f1c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_83.168;
T_83.169 ;
    %end;
S_0x15c26f4d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c26e660;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c26f6a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c26f6e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c26ff50_0 .net "in", 1 0, L_0x15c2db970;  1 drivers
v0x15c270010_0 .net "out", 0 0, L_0x15c2db840;  alias, 1 drivers
v0x15c2700c0_0 .net "vld", 0 0, L_0x15c2db530;  alias, 1 drivers
L_0x15c2db610 .part L_0x15c2db970, 1, 1;
L_0x15c2db7a0 .part L_0x15c2db970, 0, 1;
S_0x15c26f8b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c26f4d0;
 .timescale -9 -12;
L_0x15c2db6f0 .functor NOT 1, L_0x15c2db610, C4<0>, C4<0>, C4<0>;
L_0x15c2db840 .functor AND 1, L_0x15c2db6f0, L_0x15c2db7a0, C4<1>, C4<1>;
v0x15c26fa70_0 .net *"_ivl_2", 0 0, L_0x15c2db610;  1 drivers
v0x15c26fb30_0 .net *"_ivl_3", 0 0, L_0x15c2db6f0;  1 drivers
v0x15c26fbd0_0 .net *"_ivl_5", 0 0, L_0x15c2db7a0;  1 drivers
L_0x15c2db530 .reduce/or L_0x15c2db970;
S_0x15c26fc60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c26f4d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c26fc60
v0x15c26feb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c26feb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c26feb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_84.170 ;
    %load/vec4 v0x15c26feb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_84.171, 5;
    %load/vec4 v0x15c26feb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c26feb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_84.170;
T_84.171 ;
    %end;
S_0x15c2706c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c26e2e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2706c0
v0x15c270910_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c270910_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c270910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_85.172 ;
    %load/vec4 v0x15c270910_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_85.173, 5;
    %load/vec4 v0x15c270910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c270910_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_85.172;
T_85.173 ;
    %end;
S_0x15c270c30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c26e110;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c270e00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c270e40 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c273360_0 .net "in", 3 0, L_0x15c2db490;  1 drivers
v0x15c273420_0 .net "out", 1 0, L_0x15c2db330;  alias, 1 drivers
v0x15c2734d0_0 .net "vld", 0 0, L_0x15c2db080;  alias, 1 drivers
L_0x15c2daa40 .part L_0x15c2db490, 0, 2;
L_0x15c2daf60 .part L_0x15c2db490, 2, 2;
S_0x15c271010 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c270c30;
 .timescale -9 -12;
L_0x15c2db080 .functor OR 1, L_0x15c2da600, L_0x15c2dab60, C4<0>, C4<0>;
L_0x1500408c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c272b60_0 .net/2u *"_ivl_4", 0 0, L_0x1500408c8;  1 drivers
v0x15c272c20_0 .net *"_ivl_6", 1 0, L_0x15c2db130;  1 drivers
v0x15c272cc0_0 .net *"_ivl_8", 1 0, L_0x15c2db210;  1 drivers
v0x15c272d70_0 .net "out_h", 0 0, L_0x15c2dae30;  1 drivers
v0x15c272e30_0 .net "out_l", 0 0, L_0x15c2da910;  1 drivers
v0x15c272f00_0 .net "out_vh", 0 0, L_0x15c2dab60;  1 drivers
v0x15c272fb0_0 .net "out_vl", 0 0, L_0x15c2da600;  1 drivers
L_0x15c2db130 .concat [ 1 1 0 0], L_0x15c2dae30, L_0x1500408c8;
L_0x15c2db210 .concat [ 1 1 0 0], L_0x15c2da910, L_0x15c2da600;
L_0x15c2db330 .functor MUXZ 2, L_0x15c2db210, L_0x15c2db130, L_0x15c2dab60, C4<>;
S_0x15c2711d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c271010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c270ec0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c270f00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c271c00_0 .net "in", 1 0, L_0x15c2daf60;  1 drivers
v0x15c271cc0_0 .net "out", 0 0, L_0x15c2dae30;  alias, 1 drivers
v0x15c271d70_0 .net "vld", 0 0, L_0x15c2dab60;  alias, 1 drivers
L_0x15c2dac00 .part L_0x15c2daf60, 1, 1;
L_0x15c2dad90 .part L_0x15c2daf60, 0, 1;
S_0x15c271550 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2711d0;
 .timescale -9 -12;
L_0x15c2dace0 .functor NOT 1, L_0x15c2dac00, C4<0>, C4<0>, C4<0>;
L_0x15c2dae30 .functor AND 1, L_0x15c2dace0, L_0x15c2dad90, C4<1>, C4<1>;
v0x15c271720_0 .net *"_ivl_2", 0 0, L_0x15c2dac00;  1 drivers
v0x15c2717e0_0 .net *"_ivl_3", 0 0, L_0x15c2dace0;  1 drivers
v0x15c271880_0 .net *"_ivl_5", 0 0, L_0x15c2dad90;  1 drivers
L_0x15c2dab60 .reduce/or L_0x15c2daf60;
S_0x15c271910 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2711d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c271910
v0x15c271b60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c271b60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c271b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_86.174 ;
    %load/vec4 v0x15c271b60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_86.175, 5;
    %load/vec4 v0x15c271b60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c271b60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_86.174;
T_86.175 ;
    %end;
S_0x15c271e70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c271010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c272040 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c272080 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2728f0_0 .net "in", 1 0, L_0x15c2daa40;  1 drivers
v0x15c2729b0_0 .net "out", 0 0, L_0x15c2da910;  alias, 1 drivers
v0x15c272a60_0 .net "vld", 0 0, L_0x15c2da600;  alias, 1 drivers
L_0x15c2da6e0 .part L_0x15c2daa40, 1, 1;
L_0x15c2da870 .part L_0x15c2daa40, 0, 1;
S_0x15c272250 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c271e70;
 .timescale -9 -12;
L_0x15c2da7c0 .functor NOT 1, L_0x15c2da6e0, C4<0>, C4<0>, C4<0>;
L_0x15c2da910 .functor AND 1, L_0x15c2da7c0, L_0x15c2da870, C4<1>, C4<1>;
v0x15c272410_0 .net *"_ivl_2", 0 0, L_0x15c2da6e0;  1 drivers
v0x15c2724d0_0 .net *"_ivl_3", 0 0, L_0x15c2da7c0;  1 drivers
v0x15c272570_0 .net *"_ivl_5", 0 0, L_0x15c2da870;  1 drivers
L_0x15c2da600 .reduce/or L_0x15c2daa40;
S_0x15c272600 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c271e70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c272600
v0x15c272850_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c272850_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c272850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_87.176 ;
    %load/vec4 v0x15c272850_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_87.177, 5;
    %load/vec4 v0x15c272850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c272850_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_87.176;
T_87.177 ;
    %end;
S_0x15c273060 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c270c30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c273060
v0x15c2732b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c2732b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2732b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_88.178 ;
    %load/vec4 v0x15c2732b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_88.179, 5;
    %load/vec4 v0x15c2732b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2732b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_88.178;
T_88.179 ;
    %end;
S_0x15c273ad0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c26dd90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c273ad0
v0x15c273d20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c273d20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c273d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_89.180 ;
    %load/vec4 v0x15c273d20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_89.181, 5;
    %load/vec4 v0x15c273d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c273d20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_89.180;
T_89.181 ;
    %end;
S_0x15c274040 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c26dbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c274210 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c274250 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c27a0d0_0 .net "in", 7 0, L_0x15c2da560;  1 drivers
v0x15c27a190_0 .net "out", 2 0, L_0x15c2da400;  alias, 1 drivers
v0x15c27a240_0 .net "vld", 0 0, L_0x15c2da150;  alias, 1 drivers
L_0x15c2d9140 .part L_0x15c2da560, 0, 4;
L_0x15c2da070 .part L_0x15c2da560, 4, 4;
S_0x15c274420 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c274040;
 .timescale -9 -12;
L_0x15c2da150 .functor OR 1, L_0x15c2d8d30, L_0x15c2d9c60, C4<0>, C4<0>;
L_0x150040880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2798d0_0 .net/2u *"_ivl_4", 0 0, L_0x150040880;  1 drivers
v0x15c279990_0 .net *"_ivl_6", 2 0, L_0x15c2da200;  1 drivers
v0x15c279a30_0 .net *"_ivl_8", 2 0, L_0x15c2da2e0;  1 drivers
v0x15c279ae0_0 .net "out_h", 1 0, L_0x15c2d9f10;  1 drivers
v0x15c279ba0_0 .net "out_l", 1 0, L_0x15c2d8fe0;  1 drivers
v0x15c279c70_0 .net "out_vh", 0 0, L_0x15c2d9c60;  1 drivers
v0x15c279d20_0 .net "out_vl", 0 0, L_0x15c2d8d30;  1 drivers
L_0x15c2da200 .concat [ 2 1 0 0], L_0x15c2d9f10, L_0x150040880;
L_0x15c2da2e0 .concat [ 2 1 0 0], L_0x15c2d8fe0, L_0x15c2d8d30;
L_0x15c2da400 .functor MUXZ 3, L_0x15c2da2e0, L_0x15c2da200, L_0x15c2d9c60, C4<>;
S_0x15c2745e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c274420;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2742d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c274310 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c276cc0_0 .net "in", 3 0, L_0x15c2da070;  1 drivers
v0x15c276d80_0 .net "out", 1 0, L_0x15c2d9f10;  alias, 1 drivers
v0x15c276e30_0 .net "vld", 0 0, L_0x15c2d9c60;  alias, 1 drivers
L_0x15c2d9620 .part L_0x15c2da070, 0, 2;
L_0x15c2d9b40 .part L_0x15c2da070, 2, 2;
S_0x15c274960 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2745e0;
 .timescale -9 -12;
L_0x15c2d9c60 .functor OR 1, L_0x15c2d91e0, L_0x15c2d9740, C4<0>, C4<0>;
L_0x150040838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2764c0_0 .net/2u *"_ivl_4", 0 0, L_0x150040838;  1 drivers
v0x15c276580_0 .net *"_ivl_6", 1 0, L_0x15c2d9d10;  1 drivers
v0x15c276620_0 .net *"_ivl_8", 1 0, L_0x15c2d9df0;  1 drivers
v0x15c2766d0_0 .net "out_h", 0 0, L_0x15c2d9a10;  1 drivers
v0x15c276790_0 .net "out_l", 0 0, L_0x15c2d94f0;  1 drivers
v0x15c276860_0 .net "out_vh", 0 0, L_0x15c2d9740;  1 drivers
v0x15c276910_0 .net "out_vl", 0 0, L_0x15c2d91e0;  1 drivers
L_0x15c2d9d10 .concat [ 1 1 0 0], L_0x15c2d9a10, L_0x150040838;
L_0x15c2d9df0 .concat [ 1 1 0 0], L_0x15c2d94f0, L_0x15c2d91e0;
L_0x15c2d9f10 .functor MUXZ 2, L_0x15c2d9df0, L_0x15c2d9d10, L_0x15c2d9740, C4<>;
S_0x15c274b30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c274960;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2747f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c274830 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c275560_0 .net "in", 1 0, L_0x15c2d9b40;  1 drivers
v0x15c275620_0 .net "out", 0 0, L_0x15c2d9a10;  alias, 1 drivers
v0x15c2756d0_0 .net "vld", 0 0, L_0x15c2d9740;  alias, 1 drivers
L_0x15c2d97e0 .part L_0x15c2d9b40, 1, 1;
L_0x15c2d9970 .part L_0x15c2d9b40, 0, 1;
S_0x15c274eb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c274b30;
 .timescale -9 -12;
L_0x15c2d98c0 .functor NOT 1, L_0x15c2d97e0, C4<0>, C4<0>, C4<0>;
L_0x15c2d9a10 .functor AND 1, L_0x15c2d98c0, L_0x15c2d9970, C4<1>, C4<1>;
v0x15c275080_0 .net *"_ivl_2", 0 0, L_0x15c2d97e0;  1 drivers
v0x15c275140_0 .net *"_ivl_3", 0 0, L_0x15c2d98c0;  1 drivers
v0x15c2751e0_0 .net *"_ivl_5", 0 0, L_0x15c2d9970;  1 drivers
L_0x15c2d9740 .reduce/or L_0x15c2d9b40;
S_0x15c275270 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c274b30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c275270
v0x15c2754c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c2754c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2754c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_90.182 ;
    %load/vec4 v0x15c2754c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_90.183, 5;
    %load/vec4 v0x15c2754c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2754c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_90.182;
T_90.183 ;
    %end;
S_0x15c2757d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c274960;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2759a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2759e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c276250_0 .net "in", 1 0, L_0x15c2d9620;  1 drivers
v0x15c276310_0 .net "out", 0 0, L_0x15c2d94f0;  alias, 1 drivers
v0x15c2763c0_0 .net "vld", 0 0, L_0x15c2d91e0;  alias, 1 drivers
L_0x15c2d92c0 .part L_0x15c2d9620, 1, 1;
L_0x15c2d9450 .part L_0x15c2d9620, 0, 1;
S_0x15c275bb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2757d0;
 .timescale -9 -12;
L_0x15c2d93a0 .functor NOT 1, L_0x15c2d92c0, C4<0>, C4<0>, C4<0>;
L_0x15c2d94f0 .functor AND 1, L_0x15c2d93a0, L_0x15c2d9450, C4<1>, C4<1>;
v0x15c275d70_0 .net *"_ivl_2", 0 0, L_0x15c2d92c0;  1 drivers
v0x15c275e30_0 .net *"_ivl_3", 0 0, L_0x15c2d93a0;  1 drivers
v0x15c275ed0_0 .net *"_ivl_5", 0 0, L_0x15c2d9450;  1 drivers
L_0x15c2d91e0 .reduce/or L_0x15c2d9620;
S_0x15c275f60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2757d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c275f60
v0x15c2761b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c2761b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2761b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_91.184 ;
    %load/vec4 v0x15c2761b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_91.185, 5;
    %load/vec4 v0x15c2761b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2761b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_91.184;
T_91.185 ;
    %end;
S_0x15c2769c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2745e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2769c0
v0x15c276c10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c276c10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c276c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_92.186 ;
    %load/vec4 v0x15c276c10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_92.187, 5;
    %load/vec4 v0x15c276c10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c276c10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_92.186;
T_92.187 ;
    %end;
S_0x15c276f30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c274420;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c277100 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c277140 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c279660_0 .net "in", 3 0, L_0x15c2d9140;  1 drivers
v0x15c279720_0 .net "out", 1 0, L_0x15c2d8fe0;  alias, 1 drivers
v0x15c2797d0_0 .net "vld", 0 0, L_0x15c2d8d30;  alias, 1 drivers
L_0x15c2d86f0 .part L_0x15c2d9140, 0, 2;
L_0x15c2d8c10 .part L_0x15c2d9140, 2, 2;
S_0x15c277310 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c276f30;
 .timescale -9 -12;
L_0x15c2d8d30 .functor OR 1, L_0x15c2d82b0, L_0x15c2d8810, C4<0>, C4<0>;
L_0x1500407f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c278e60_0 .net/2u *"_ivl_4", 0 0, L_0x1500407f0;  1 drivers
v0x15c278f20_0 .net *"_ivl_6", 1 0, L_0x15c2d8de0;  1 drivers
v0x15c278fc0_0 .net *"_ivl_8", 1 0, L_0x15c2d8ec0;  1 drivers
v0x15c279070_0 .net "out_h", 0 0, L_0x15c2d8ae0;  1 drivers
v0x15c279130_0 .net "out_l", 0 0, L_0x15c2d85c0;  1 drivers
v0x15c279200_0 .net "out_vh", 0 0, L_0x15c2d8810;  1 drivers
v0x15c2792b0_0 .net "out_vl", 0 0, L_0x15c2d82b0;  1 drivers
L_0x15c2d8de0 .concat [ 1 1 0 0], L_0x15c2d8ae0, L_0x1500407f0;
L_0x15c2d8ec0 .concat [ 1 1 0 0], L_0x15c2d85c0, L_0x15c2d82b0;
L_0x15c2d8fe0 .functor MUXZ 2, L_0x15c2d8ec0, L_0x15c2d8de0, L_0x15c2d8810, C4<>;
S_0x15c2774d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c277310;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2771c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c277200 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c277f00_0 .net "in", 1 0, L_0x15c2d8c10;  1 drivers
v0x15c277fc0_0 .net "out", 0 0, L_0x15c2d8ae0;  alias, 1 drivers
v0x15c278070_0 .net "vld", 0 0, L_0x15c2d8810;  alias, 1 drivers
L_0x15c2d88b0 .part L_0x15c2d8c10, 1, 1;
L_0x15c2d8a40 .part L_0x15c2d8c10, 0, 1;
S_0x15c277850 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2774d0;
 .timescale -9 -12;
L_0x15c2d8990 .functor NOT 1, L_0x15c2d88b0, C4<0>, C4<0>, C4<0>;
L_0x15c2d8ae0 .functor AND 1, L_0x15c2d8990, L_0x15c2d8a40, C4<1>, C4<1>;
v0x15c277a20_0 .net *"_ivl_2", 0 0, L_0x15c2d88b0;  1 drivers
v0x15c277ae0_0 .net *"_ivl_3", 0 0, L_0x15c2d8990;  1 drivers
v0x15c277b80_0 .net *"_ivl_5", 0 0, L_0x15c2d8a40;  1 drivers
L_0x15c2d8810 .reduce/or L_0x15c2d8c10;
S_0x15c277c10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2774d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c277c10
v0x15c277e60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c277e60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c277e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_93.188 ;
    %load/vec4 v0x15c277e60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_93.189, 5;
    %load/vec4 v0x15c277e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c277e60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_93.188;
T_93.189 ;
    %end;
S_0x15c278170 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c277310;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c278340 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c278380 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c278bf0_0 .net "in", 1 0, L_0x15c2d86f0;  1 drivers
v0x15c278cb0_0 .net "out", 0 0, L_0x15c2d85c0;  alias, 1 drivers
v0x15c278d60_0 .net "vld", 0 0, L_0x15c2d82b0;  alias, 1 drivers
L_0x15c2d8390 .part L_0x15c2d86f0, 1, 1;
L_0x15c2d8520 .part L_0x15c2d86f0, 0, 1;
S_0x15c278550 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c278170;
 .timescale -9 -12;
L_0x15c2d8470 .functor NOT 1, L_0x15c2d8390, C4<0>, C4<0>, C4<0>;
L_0x15c2d85c0 .functor AND 1, L_0x15c2d8470, L_0x15c2d8520, C4<1>, C4<1>;
v0x15c278710_0 .net *"_ivl_2", 0 0, L_0x15c2d8390;  1 drivers
v0x15c2787d0_0 .net *"_ivl_3", 0 0, L_0x15c2d8470;  1 drivers
v0x15c278870_0 .net *"_ivl_5", 0 0, L_0x15c2d8520;  1 drivers
L_0x15c2d82b0 .reduce/or L_0x15c2d86f0;
S_0x15c278900 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c278170;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c278900
v0x15c278b50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c278b50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c278b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_94.190 ;
    %load/vec4 v0x15c278b50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_94.191, 5;
    %load/vec4 v0x15c278b50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c278b50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_94.190;
T_94.191 ;
    %end;
S_0x15c279360 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c276f30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c279360
v0x15c2795b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c2795b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2795b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_95.192 ;
    %load/vec4 v0x15c2795b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_95.193, 5;
    %load/vec4 v0x15c2795b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2795b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_95.192;
T_95.193 ;
    %end;
S_0x15c279dd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c274040;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c279dd0
v0x15c27a020_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c27a020_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c27a020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_96.194 ;
    %load/vec4 v0x15c27a020_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_96.195, 5;
    %load/vec4 v0x15c27a020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c27a020_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_96.194;
T_96.195 ;
    %end;
S_0x15c27a840 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c26d7f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c27a840
v0x15c27aa90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x15c27aa90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c27aa90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_97.196 ;
    %load/vec4 v0x15c27aa90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_97.197, 5;
    %load/vec4 v0x15c27aa90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c27aa90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_97.196;
T_97.197 ;
    %end;
S_0x15c27b2b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c25fd30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c27b2b0
v0x15c27b500_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x15c27b500_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c27b500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_98.198 ;
    %load/vec4 v0x15c27b500_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_98.199, 5;
    %load/vec4 v0x15c27b500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c27b500_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_98.198;
T_98.199 ;
    %end;
S_0x15c27b820 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15c25f980;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c27b820
v0x15c27ba80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x15c27ba80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c27ba80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_99.200 ;
    %load/vec4 v0x15c27ba80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_99.201, 5;
    %load/vec4 v0x15c27ba80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c27ba80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_99.200;
T_99.201 ;
    %end;
S_0x15c27cab0 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x15c215000;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x15c27cd70 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1500410a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c27d330_0 .net/2u *"_ivl_0", 0 0, L_0x1500410a8;  1 drivers
L_0x1500410f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c27d3f0_0 .net/2u *"_ivl_4", 0 0, L_0x1500410f0;  1 drivers
v0x15c27d490_0 .net "a", 7 0, L_0x15c2e5be0;  1 drivers
v0x15c27d540_0 .net "ain", 8 0, L_0x15c2e58a0;  1 drivers
v0x15c27d600_0 .net "b", 7 0, L_0x15c2e4ee0;  1 drivers
v0x15c27d6e0_0 .net "bin", 8 0, L_0x15c2e59c0;  1 drivers
v0x15c27d780_0 .net "c", 8 0, L_0x15c2e5ae0;  alias, 1 drivers
L_0x15c2e58a0 .concat [ 8 1 0 0], L_0x15c2e5be0, L_0x1500410a8;
L_0x15c2e59c0 .concat [ 8 1 0 0], L_0x15c2e4ee0, L_0x1500410f0;
S_0x15c27ce80 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15c27cab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x15c27d040 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x15c27cdf0_0 .net "a", 8 0, L_0x15c2e58a0;  alias, 1 drivers
v0x15c27d170_0 .net "b", 8 0, L_0x15c2e59c0;  alias, 1 drivers
v0x15c27d220_0 .net "c", 8 0, L_0x15c2e5ae0;  alias, 1 drivers
L_0x15c2e5ae0 .arith/sub 9, L_0x15c2e58a0, L_0x15c2e59c0;
S_0x15c27d870 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x15c215000;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x15c27da30 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x15c27da70 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x15c2f41c0 .functor NOT 8, L_0x15c2f4ce0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15c2f4550 .functor NOT 1, L_0x15c2f44b0, C4<0>, C4<0>, C4<0>;
L_0x15c2f4780 .functor OR 1, L_0x15c2f4550, L_0x15c2f46a0, C4<0>, C4<0>;
v0x15c27e0e0_0 .net *"_ivl_10", 0 0, L_0x15c2f4550;  1 drivers
v0x15c27e190_0 .net *"_ivl_13", 1 0, L_0x15c2f45c0;  1 drivers
v0x15c27e240_0 .net *"_ivl_15", 0 0, L_0x15c2f46a0;  1 drivers
v0x15c27e2f0_0 .net *"_ivl_17", 0 0, L_0x15c2f4780;  1 drivers
v0x15c27e390_0 .net *"_ivl_19", 4 0, L_0x15c2f4870;  1 drivers
L_0x150041b58 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x15c27e480_0 .net/2u *"_ivl_20", 4 0, L_0x150041b58;  1 drivers
v0x15c27e530_0 .net *"_ivl_22", 4 0, L_0x15c2f4950;  1 drivers
v0x15c27e5e0_0 .net *"_ivl_25", 4 0, L_0x15c2f4a90;  1 drivers
v0x15c27e690_0 .net *"_ivl_5", 0 0, L_0x15c2f42b0;  1 drivers
v0x15c27e7a0_0 .net *"_ivl_9", 0 0, L_0x15c2f44b0;  1 drivers
v0x15c27e850_0 .net "e_o", 1 0, L_0x15c2f3bd0;  alias, 1 drivers
v0x15c27e900_0 .net "exp_o", 7 0, L_0x15c2f4ce0;  1 drivers
v0x15c27e9b0_0 .net "exp_oN", 7 0, L_0x15c2f4350;  1 drivers
v0x15c27ea60_0 .net "exp_oN_tmp", 7 0, L_0x15c2f3c70;  1 drivers
v0x15c27eb20_0 .net "r_o", 4 0, L_0x15c2f4c00;  alias, 1 drivers
L_0x15c2f3bd0 .part L_0x15c2f4ce0, 0, 2;
L_0x15c2f42b0 .part L_0x15c2f4ce0, 7, 1;
L_0x15c2f4350 .functor MUXZ 8, L_0x15c2f4ce0, L_0x15c2f3c70, L_0x15c2f42b0, C4<>;
L_0x15c2f44b0 .part L_0x15c2f4ce0, 7, 1;
L_0x15c2f45c0 .part L_0x15c2f4350, 0, 2;
L_0x15c2f46a0 .reduce/or L_0x15c2f45c0;
L_0x15c2f4870 .part L_0x15c2f4350, 2, 5;
L_0x15c2f4950 .arith/sum 5, L_0x15c2f4870, L_0x150041b58;
L_0x15c2f4a90 .part L_0x15c2f4350, 2, 5;
L_0x15c2f4c00 .functor MUXZ 5, L_0x15c2f4a90, L_0x15c2f4950, L_0x15c2f4780, C4<>;
S_0x15c27dc40 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x15c27d870;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x15c27de10 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x150041b10 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x15c27de90_0 .net/2u *"_ivl_0", 7 0, L_0x150041b10;  1 drivers
v0x15c27df50_0 .net "a", 7 0, L_0x15c2f41c0;  1 drivers
v0x15c27dff0_0 .net "c", 7 0, L_0x15c2f3c70;  alias, 1 drivers
L_0x15c2f3c70 .arith/sum 8, L_0x15c2f41c0, L_0x150041b10;
S_0x15c2840d0 .scope function.vec4.u32, "get_frac_index" "get_frac_index" 3 110, 3 110 0, S_0x15c2045f0;
 .timescale -9 -12;
v0x15c2842b0_0 .var "P", 31 0;
v0x15c284340_0 .var/i "count", 31 0;
v0x15c2843d0_0 .var/i "es", 31 0;
; Variable get_frac_index is vec4 return value of scope S_0x15c2840d0
v0x15c284540_0 .var/i "j", 31 0;
v0x15c284630_0 .var/i "nbits", 31 0;
v0x15c2846e0_0 .var/i "num", 31 0;
v0x15c284790_0 .var "regime_sign", 0 0;
TD_fault_checker_tb.dut.get_frac_index ;
    %load/vec4 v0x15c284630_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_100.202, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_100.203;
T_100.202 ;
    %load/vec4 v0x15c2842b0_0;
    %load/vec4 v0x15c284630_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x15c284790_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15c284340_0, 0, 32;
    %load/vec4 v0x15c284630_0;
    %subi 2, 0, 32;
    %store/vec4 v0x15c284540_0, 0, 32;
T_100.204 ;
    %load/vec4 v0x15c284540_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_100.205, 5;
    %load/vec4 v0x15c2842b0_0;
    %load/vec4 v0x15c284540_0;
    %part/s 1;
    %load/vec4 v0x15c284790_0;
    %cmp/e;
    %jmp/0xz  T_100.206, 4;
    %load/vec4 v0x15c284340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15c284340_0, 0, 32;
    %jmp T_100.207;
T_100.206 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x15c284540_0, 0, 32;
T_100.207 ;
    %load/vec4 v0x15c284540_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c284540_0, 0, 32;
    %jmp T_100.204;
T_100.205 ;
    %load/vec4 v0x15c284630_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x15c284340_0;
    %add;
    %load/vec4 v0x15c2843d0_0;
    %add;
    %cmp/s;
    %jmp/0xz  T_100.208, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_100.209;
T_100.208 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x15c284340_0;
    %add;
    %load/vec4 v0x15c2843d0_0;
    %add;
    %load/vec4 v0x15c2846e0_0;
    %subi 1, 0, 32;
    %add;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
T_100.209 ;
T_100.203 ;
    %end;
S_0x15c284830 .scope function.vec4.s7, "get_scale" "get_scale" 3 63, 3 63 0, S_0x15c2045f0;
 .timescale -9 -12;
v0x15c2849f0_0 .var "P", 31 0;
v0x15c284ab0_0 .var "P_in", 31 0;
v0x15c284b50_0 .var "X", 31 0;
v0x15c284c00_0 .var/i "current_nbits", 31 0;
v0x15c284cb0_0 .var "exponent", 1 0;
v0x15c284da0_0 .var/i "full_nbits", 31 0;
; Variable get_scale is vec4 return value of scope S_0x15c284830
v0x15c284f00_0 .var/i "k", 31 0;
v0x15c284fb0_0 .var "low_part", 29 0;
v0x15c2850c0_0 .var "low_part_shifted", 31 0;
v0x15c285170_0 .var "mask", 31 0;
v0x15c285220_0 .var "rc", 0 0;
v0x15c2852c0_0 .var/i "regime", 31 0;
v0x15c285370_0 .var "xin", 31 0;
v0x15c285420_0 .var "xin_r", 31 0;
v0x15c2854d0_0 .var "xin_tmp", 31 0;
TD_fault_checker_tb.dut.get_scale ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x15c284c00_0;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %store/vec4 v0x15c285170_0, 0, 32;
    %load/vec4 v0x15c284ab0_0;
    %load/vec4 v0x15c285170_0;
    %and;
    %store/vec4 v0x15c2849f0_0, 0, 32;
    %load/vec4 v0x15c2849f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_101.210, 4;
    %pushi/vec4 0, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
    %jmp T_101.211;
T_101.210 ;
    %load/vec4 v0x15c2849f0_0;
    %load/vec4 v0x15c284c00_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x15c285220_0, 0, 1;
    %load/vec4 v0x15c2849f0_0;
    %store/vec4 v0x15c285370_0, 0, 32;
    %load/vec4 v0x15c285220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.212, 8;
    %load/vec4 v0x15c285370_0;
    %inv;
    %load/vec4 v0x15c285170_0;
    %and;
    %store/vec4 v0x15c285420_0, 0, 32;
    %jmp T_101.213;
T_101.212 ;
    %load/vec4 v0x15c285370_0;
    %store/vec4 v0x15c285420_0, 0, 32;
T_101.213 ;
    %load/vec4 v0x15c285420_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x15c284c00_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x15c285220_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x15c284b50_0, 0, 32;
    %load/vec4 v0x15c284b50_0;
    %load/vec4 v0x15c284c00_0;
    %store/vec4 v0x15c214ee0_0, 0, 32;
    %store/vec4 v0x15c214f70_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.count_leading_zeros, S_0x15c204bb0;
    %store/vec4 v0x15c284f00_0, 0, 32;
    %load/vec4 v0x15c285220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.214, 8;
    %load/vec4 v0x15c284f00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2852c0_0, 0, 32;
    %jmp T_101.215;
T_101.214 ;
    %load/vec4 v0x15c284f00_0;
    %store/vec4 v0x15c2852c0_0, 0, 32;
T_101.215 ;
    %load/vec4 v0x15c284c00_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_101.216, 5;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x15c284fb0_0, 0, 30;
    %jmp T_101.217;
T_101.216 ;
    %load/vec4 v0x15c285370_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x15c284c00_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %pad/u 30;
    %store/vec4 v0x15c284fb0_0, 0, 30;
T_101.217 ;
    %load/vec4 v0x15c284fb0_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x15c2850c0_0, 0, 32;
    %load/vec4 v0x15c2850c0_0;
    %load/vec4 v0x15c284f00_0;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x15c285170_0;
    %and;
    %store/vec4 v0x15c2854d0_0, 0, 32;
    %load/vec4 v0x15c2854d0_0;
    %load/vec4 v0x15c284c00_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 3, 0, 32;
    %and;
    %pad/u 2;
    %store/vec4 v0x15c284cb0_0, 0, 2;
    %load/vec4 v0x15c2852c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x15c284cb0_0;
    %pad/u 32;
    %or;
    %pad/u 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
T_101.211 ;
    %end;
S_0x15c285580 .scope function.vec4.s16, "posit_abs_16" "posit_abs_16" 3 29, 3 29 0, S_0x15c2045f0;
 .timescale -9 -12;
v0x15c285740_0 .var "P", 15 0;
; Variable posit_abs_16 is vec4 return value of scope S_0x15c285580
TD_fault_checker_tb.dut.posit_abs_16 ;
    %load/vec4 v0x15c285740_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_102.218, 4;
    %load/vec4 v0x15c285740_0;
    %inv;
    %addi 1, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ret/vec4 0, 0, 16;  Assign to posit_abs_16 (store_vec4_to_lval)
    %jmp T_102.219;
T_102.218 ;
    %load/vec4 v0x15c285740_0;
    %ret/vec4 0, 0, 16;  Assign to posit_abs_16 (store_vec4_to_lval)
T_102.219 ;
    %end;
S_0x15c2858a0 .scope function.vec4.s32, "posit_abs_32" "posit_abs_32" 3 19, 3 19 0, S_0x15c2045f0;
 .timescale -9 -12;
v0x15c285a60_0 .var "P", 31 0;
; Variable posit_abs_32 is vec4 return value of scope S_0x15c2858a0
TD_fault_checker_tb.dut.posit_abs_32 ;
    %load/vec4 v0x15c285a60_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_103.220, 4;
    %load/vec4 v0x15c285a60_0;
    %inv;
    %addi 1, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %ret/vec4 0, 0, 32;  Assign to posit_abs_32 (store_vec4_to_lval)
    %jmp T_103.221;
T_103.220 ;
    %load/vec4 v0x15c285a60_0;
    %ret/vec4 0, 0, 32;  Assign to posit_abs_32 (store_vec4_to_lval)
T_103.221 ;
    %end;
S_0x15c285bc0 .scope function.vec4.s1, "posit_trunc_check" "posit_trunc_check" 3 138, 3 138 0, S_0x15c2045f0;
 .timescale -9 -12;
v0x15c285d80_0 .var "PA", 31 0;
v0x15c285e40_0 .var "PB", 31 0;
v0x15c285ef0_0 .var/i "current_nbits", 31 0;
v0x15c285fb0_0 .var/i "es", 31 0;
v0x15c286060_0 .var/i "frac_indexA", 31 0;
v0x15c286150_0 .var/i "frac_indexB", 31 0;
v0x15c286200_0 .var/i "frac_size", 31 0;
; Variable posit_trunc_check is vec4 return value of scope S_0x15c285bc0
TD_fault_checker_tb.dut.posit_trunc_check ;
    %load/vec4 v0x15c285d80_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_104.224, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x15c285e40_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_104.224;
    %jmp/0xz  T_104.222, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.223;
T_104.222 ;
    %load/vec4 v0x15c285d80_0;
    %load/vec4 v0x15c285ef0_0;
    %load/vec4 v0x15c285fb0_0;
    %load/vec4 v0x15c286200_0;
    %store/vec4 v0x15c2846e0_0, 0, 32;
    %store/vec4 v0x15c2843d0_0, 0, 32;
    %store/vec4 v0x15c284630_0, 0, 32;
    %store/vec4 v0x15c2842b0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x15c2840d0;
    %store/vec4 v0x15c286060_0, 0, 32;
    %load/vec4 v0x15c285e40_0;
    %load/vec4 v0x15c285ef0_0;
    %load/vec4 v0x15c285fb0_0;
    %load/vec4 v0x15c286200_0;
    %store/vec4 v0x15c2846e0_0, 0, 32;
    %store/vec4 v0x15c2843d0_0, 0, 32;
    %store/vec4 v0x15c284630_0, 0, 32;
    %store/vec4 v0x15c2842b0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x15c2840d0;
    %store/vec4 v0x15c286150_0, 0, 32;
    %load/vec4 v0x15c286060_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_104.229, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x15c286060_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.229;
    %jmp/1 T_104.228, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x15c286150_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_104.228;
    %jmp/1 T_104.227, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x15c286150_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.227;
    %jmp/0xz  T_104.225, 5;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.226;
T_104.225 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
T_104.226 ;
T_104.223 ;
    %end;
S_0x15c286350 .scope module, "trunc_adder" "posit_add" 3 175, 4 2 0, S_0x15c2045f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x15c286510 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000100>;
P_0x15c286550 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x15c286590 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x1500436a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x15c2f8ee0 .functor BUFZ 1, L_0x1500436a0, C4<0>, C4<0>, C4<0>;
L_0x15c2f9580 .functor NOT 1, L_0x15c2f91b0, C4<0>, C4<0>, C4<0>;
L_0x15c2f95f0 .functor AND 1, L_0x15c2f94e0, L_0x15c2f9580, C4<1>, C4<1>;
L_0x15c2f9800 .functor NOT 1, L_0x15c2f93b0, C4<0>, C4<0>, C4<0>;
L_0x15c2f9890 .functor AND 1, L_0x15c2f9700, L_0x15c2f9800, C4<1>, C4<1>;
L_0x15c2f9ac0 .functor OR 1, L_0x15c2f99a0, L_0x15c2f91b0, C4<0>, C4<0>;
L_0x15c2f9b50 .functor NOT 1, L_0x15c2f9ac0, C4<0>, C4<0>, C4<0>;
L_0x15c2f9dd0 .functor OR 1, L_0x15c2f9c40, L_0x15c2f93b0, C4<0>, C4<0>;
L_0x15c2f9e40 .functor NOT 1, L_0x15c2f9dd0, C4<0>, C4<0>, C4<0>;
L_0x15c2f9f40 .functor OR 1, L_0x15c2f95f0, L_0x15c2f9890, C4<0>, C4<0>;
L_0x15c2f9ff0 .functor AND 1, L_0x15c2f9b50, L_0x15c2f9e40, C4<1>, C4<1>;
L_0x14b60bef0 .functor XNOR 1, L_0x15c2f8f50, L_0x15c2f8ff0, C4<0>, C4<0>;
L_0x14b60dc40 .functor BUFZ 4, L_0x14b60d950, C4<0000>, C4<0000>, C4<0000>;
L_0x14b60f650 .functor OR 1, L_0x14b60db10, L_0x14b60f790, C4<0>, C4<0>;
L_0x14b6184a0 .functor OR 1, L_0x14b618360, L_0x14b618760, C4<0>, C4<0>;
L_0x14b60dd30 .functor AND 1, L_0x14b616440, L_0x14b6184a0, C4<1>, C4<1>;
L_0x14b618940 .functor AND 1, L_0x14b6163a0, L_0x14b616440, C4<1>, C4<1>;
L_0x14b618a80 .functor OR 1, L_0x14b618360, L_0x14b618760, C4<0>, C4<0>;
L_0x14b618840 .functor NOT 1, L_0x14b618a80, C4<0>, C4<0>, C4<0>;
L_0x14b618bd0 .functor AND 1, L_0x14b618940, L_0x14b618840, C4<1>, C4<1>;
L_0x14b618c40 .functor OR 1, L_0x14b60dd30, L_0x14b618bd0, C4<0>, C4<0>;
L_0x14b619b20 .functor OR 1, L_0x15c2f9f40, L_0x15c2f9ff0, C4<0>, C4<0>;
L_0x14b619c30 .functor NOT 1, L_0x14b619b90, C4<0>, C4<0>, C4<0>;
L_0x14b619da0 .functor OR 1, L_0x14b619b20, L_0x14b619c30, C4<0>, C4<0>;
L_0x14b61a2b0 .functor BUFZ 1, L_0x15c2f8ee0, C4<0>, C4<0>, C4<0>;
v0x15c2c33c0_0 .net "DSR_e_diff", 3 0, L_0x14b60dc40;  1 drivers
v0x15c2c3470_0 .net "DSR_left_out", 15 0, L_0x14b615740;  1 drivers
v0x15c2c3510_0 .net "DSR_left_out_t", 15 0, L_0x14b615510;  1 drivers
v0x15c2c35e0_0 .net "DSR_right_in", 15 0, L_0x15c2f7d30;  1 drivers
v0x15c2c3690_0 .net "DSR_right_out", 15 0, L_0x14b60ece0;  1 drivers
v0x15c2c37e0_0 .net "G", 0 0, L_0x14b616440;  1 drivers
v0x15c2c3870_0 .net "L", 0 0, L_0x14b6163a0;  1 drivers
v0x15c2c3900_0 .net "LOD_in", 15 0, L_0x14b60f980;  1 drivers
v0x15c2c39a0_0 .net "R", 0 0, L_0x14b618360;  1 drivers
v0x15c2c3ab0_0 .net "St", 0 0, L_0x14b618760;  1 drivers
v0x15c2c3b40_0 .net *"_ivl_10", 14 0, L_0x15c2f90b0;  1 drivers
v0x15c2c3bf0_0 .net *"_ivl_100", 0 0, L_0x14b60d6e0;  1 drivers
L_0x150042ba8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x15c2c3c90_0 .net/2u *"_ivl_101", 3 0, L_0x150042ba8;  1 drivers
v0x15c2c3d40_0 .net *"_ivl_104", 3 0, L_0x14b60da70;  1 drivers
v0x15c2c3df0_0 .net *"_ivl_112", 0 0, L_0x14b60db10;  1 drivers
v0x15c2c3ea0_0 .net *"_ivl_114", 0 0, L_0x14b60f790;  1 drivers
v0x15c2c3f50_0 .net *"_ivl_115", 0 0, L_0x14b60f650;  1 drivers
v0x15c2c40e0_0 .net *"_ivl_118", 14 0, L_0x14b60f6c0;  1 drivers
v0x15c2c4170_0 .net *"_ivl_124", 0 0, L_0x14b6156a0;  1 drivers
v0x15c2c4220_0 .net *"_ivl_126", 14 0, L_0x14b60fa20;  1 drivers
L_0x150043148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2c42d0_0 .net/2u *"_ivl_127", 0 0, L_0x150043148;  1 drivers
v0x15c2c4380_0 .net *"_ivl_129", 15 0, L_0x14b6158b0;  1 drivers
L_0x150043220 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x15c2c4430_0 .net/2u *"_ivl_135", 2 0, L_0x150043220;  1 drivers
v0x15c2c44e0_0 .net *"_ivl_14", 14 0, L_0x15c2f92d0;  1 drivers
L_0x150043460 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c2c4590_0 .net/2u *"_ivl_143", 15 0, L_0x150043460;  1 drivers
v0x15c2c4640_0 .net *"_ivl_154", 17 0, L_0x14b618400;  1 drivers
v0x15c2c46f0_0 .net *"_ivl_157", 0 0, L_0x14b6184a0;  1 drivers
v0x15c2c47a0_0 .net *"_ivl_159", 0 0, L_0x14b60dd30;  1 drivers
v0x15c2c4850_0 .net *"_ivl_161", 0 0, L_0x14b618940;  1 drivers
v0x15c2c4900_0 .net *"_ivl_163", 0 0, L_0x14b618a80;  1 drivers
v0x15c2c49b0_0 .net *"_ivl_165", 0 0, L_0x14b618840;  1 drivers
v0x15c2c4a60_0 .net *"_ivl_167", 0 0, L_0x14b618bd0;  1 drivers
L_0x1500434a8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c2c4b10_0 .net/2u *"_ivl_171", 14 0, L_0x1500434a8;  1 drivers
v0x15c2c4000_0 .net *"_ivl_177", 31 0, L_0x14b6192e0;  1 drivers
v0x15c2c4da0_0 .net *"_ivl_18", 0 0, L_0x15c2f94e0;  1 drivers
L_0x150043580 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c2c4e30_0 .net *"_ivl_180", 27 0, L_0x150043580;  1 drivers
L_0x1500435c8 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x15c2c4ed0_0 .net/2u *"_ivl_181", 31 0, L_0x1500435c8;  1 drivers
v0x15c2c4f80_0 .net *"_ivl_183", 0 0, L_0x14b618ea0;  1 drivers
v0x15c2c5020_0 .net *"_ivl_186", 15 0, L_0x14b618f40;  1 drivers
v0x15c2c50d0_0 .net *"_ivl_188", 15 0, L_0x14b619680;  1 drivers
v0x15c2c5180_0 .net *"_ivl_19", 0 0, L_0x15c2f9580;  1 drivers
L_0x150043610 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c2c5230_0 .net *"_ivl_191", 15 0, L_0x150043610;  1 drivers
v0x15c2c52e0_0 .net *"_ivl_194", 15 0, L_0x14b619480;  1 drivers
v0x15c2c5390_0 .net *"_ivl_197", 0 0, L_0x14b619b20;  1 drivers
v0x15c2c5440_0 .net *"_ivl_200", 0 0, L_0x14b619b90;  1 drivers
v0x15c2c54f0_0 .net *"_ivl_201", 0 0, L_0x14b619c30;  1 drivers
v0x15c2c55a0_0 .net *"_ivl_203", 0 0, L_0x14b619da0;  1 drivers
L_0x150043658 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c2c5650_0 .net/2u *"_ivl_205", 14 0, L_0x150043658;  1 drivers
v0x15c2c5700_0 .net *"_ivl_207", 15 0, L_0x14b619e10;  1 drivers
v0x15c2c57b0_0 .net *"_ivl_210", 14 0, L_0x14b6198c0;  1 drivers
v0x15c2c5860_0 .net *"_ivl_211", 15 0, L_0x14b619960;  1 drivers
v0x15c2c5910_0 .net *"_ivl_24", 0 0, L_0x15c2f9700;  1 drivers
v0x15c2c59c0_0 .net *"_ivl_25", 0 0, L_0x15c2f9800;  1 drivers
v0x15c2c5a70_0 .net *"_ivl_30", 0 0, L_0x15c2f99a0;  1 drivers
v0x15c2c5b20_0 .net *"_ivl_31", 0 0, L_0x15c2f9ac0;  1 drivers
v0x15c2c5bd0_0 .net *"_ivl_36", 0 0, L_0x15c2f9c40;  1 drivers
v0x15c2c5c80_0 .net *"_ivl_37", 0 0, L_0x15c2f9dd0;  1 drivers
L_0x150042068 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c2c5d30_0 .net *"_ivl_45", 15 0, L_0x150042068;  1 drivers
v0x15c2c5de0_0 .net *"_ivl_48", 15 0, L_0x15c2fa140;  1 drivers
L_0x1500420b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c2c5e90_0 .net *"_ivl_51", 15 0, L_0x1500420b0;  1 drivers
v0x15c2c5f40_0 .net *"_ivl_54", 15 0, L_0x15c2fa3a0;  1 drivers
v0x15c2c5ff0_0 .net *"_ivl_62", 14 0, L_0x14b60bae0;  1 drivers
v0x15c2c60a0_0 .net *"_ivl_64", 14 0, L_0x14b60bb80;  1 drivers
v0x15c2c6150_0 .net *"_ivl_65", 0 0, L_0x14b60ba40;  1 drivers
L_0x1500428d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15c2c61f0_0 .net/2u *"_ivl_67", 0 0, L_0x1500428d8;  1 drivers
L_0x150042920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2c4bc0_0 .net/2u *"_ivl_69", 0 0, L_0x150042920;  1 drivers
v0x15c2c4c70_0 .net *"_ivl_98", 2 0, L_0x14b60d830;  1 drivers
v0x15c2c6280_0 .net "add_m", 16 0, L_0x14b60f3d0;  1 drivers
v0x15c2c6310_0 .net "add_m_in1", 15 0, L_0x15c2f8560;  1 drivers
v0x15c2c63a0_0 .net "diff", 7 0, L_0x14b60d500;  1 drivers
v0x15c2c6430_0 .net "done", 0 0, L_0x14b61a2b0;  alias, 1 drivers
v0x15c2c64c0_0 .net "e1", 1 0, L_0x14b604d20;  1 drivers
v0x15c2c6550_0 .net "e2", 1 0, L_0x14b60b5b0;  1 drivers
v0x15c2c65e0_0 .net "e_o", 1 0, L_0x14b615fb0;  1 drivers
v0x15c2c6670_0 .net "exp_diff", 3 0, L_0x14b60d950;  1 drivers
v0x15c2c6700_0 .net "in1", 15 0, L_0x14b61a470;  1 drivers
v0x15c2c67a0_0 .net "in1_gt_in2", 0 0, L_0x14b60bd50;  1 drivers
v0x15c2c6840_0 .net "in2", 15 0, L_0x14b61a510;  1 drivers
v0x15c2c68f0_0 .net "inf", 0 0, L_0x15c2f9f40;  alias, 1 drivers
v0x15c2c6990_0 .net "inf1", 0 0, L_0x15c2f95f0;  1 drivers
v0x15c2c6a30_0 .net "inf2", 0 0, L_0x15c2f9890;  1 drivers
v0x15c2c6ad0_0 .net "le", 1 0, L_0x14b60c550;  1 drivers
v0x15c2c6b80_0 .net "le_o", 7 0, L_0x14b616140;  1 drivers
v0x15c2c6c40_0 .net "le_o_tmp", 7 0, L_0x14b615d10;  1 drivers
v0x15c2c6cd0_0 .net "left_shift", 3 0, L_0x14b6143f0;  1 drivers
v0x15c2c6d70_0 .net "lm", 14 0, L_0x14b60c860;  1 drivers
v0x15c2c6e20_0 .net "lr", 3 0, L_0x14b60c290;  1 drivers
v0x15c2c6ee0_0 .net "lr_N", 4 0, L_0x14b60ccc0;  1 drivers
v0x15c2c6f90_0 .net "lrc", 0 0, L_0x14b60c0a0;  1 drivers
v0x15c2c7040_0 .net "ls", 0 0, L_0x14b60bca0;  1 drivers
v0x15c2c70d0_0 .net "m1", 14 0, L_0x14b60b800;  1 drivers
v0x15c2c7170_0 .net "m2", 14 0, L_0x14b60b920;  1 drivers
v0x15c2c7220_0 .net "mant1", 13 0, L_0x14b604e50;  1 drivers
v0x15c2c72e0_0 .net "mant2", 13 0, L_0x14b60b6e0;  1 drivers
v0x15c2c7390_0 .net "mant_ovf", 1 0, L_0x14b60f5b0;  1 drivers
v0x15c2c7430_0 .net "op", 0 0, L_0x14b60bef0;  1 drivers
v0x15c2c74e0_0 .net "out", 15 0, L_0x14b619a40;  alias, 1 drivers
v0x15c2c7580_0 .net "r_o", 3 0, L_0x14b616fe0;  1 drivers
v0x15c2c7660_0 .net "rc1", 0 0, L_0x15c2fa680;  1 drivers
v0x15c2c76f0_0 .net "rc2", 0 0, L_0x14b604fe0;  1 drivers
v0x15c2c77a0_0 .net "regime1", 3 0, L_0x15c2ff850;  1 drivers
v0x15c2c7850_0 .net "regime2", 3 0, L_0x14b60a170;  1 drivers
v0x15c2c7900_0 .net "rnd_ulp", 15 0, L_0x14b618b30;  1 drivers
v0x15c2c79b0_0 .net "s1", 0 0, L_0x15c2f8f50;  1 drivers
v0x15c2c7a40_0 .net "s2", 0 0, L_0x15c2f8ff0;  1 drivers
v0x15c2c7ad0_0 .net "se", 1 0, L_0x14b60c330;  1 drivers
v0x15c2c7b80_0 .net "sm", 14 0, L_0x14b60c5f0;  1 drivers
v0x15c2c7c30_0 .net "sr", 3 0, L_0x14b60c140;  1 drivers
v0x15c2c7cf0_0 .net "sr_N", 4 0, L_0x14b60d160;  1 drivers
v0x15c2c7da0_0 .net "src", 0 0, L_0x14b60bdf0;  1 drivers
v0x15c2c7e50_0 .net "start", 0 0, L_0x1500436a0;  1 drivers
v0x15c2c7ee0_0 .net "start0", 0 0, L_0x15c2f8ee0;  1 drivers
v0x15c2c7f70_0 .net "tmp1_o", 50 0, L_0x14b618150;  1 drivers
v0x15c2c8030_0 .net "tmp1_oN", 15 0, L_0x14b6195a0;  1 drivers
v0x15c2c80d0_0 .net "tmp1_o_rnd", 15 0, L_0x14b619820;  1 drivers
v0x15c2c8180_0 .net "tmp1_o_rnd_ulp", 16 0, L_0x14b619100;  1 drivers
v0x15c2c8260_0 .net "tmp_o", 34 0, L_0x15c2f8d00;  1 drivers
v0x15c2c8310_0 .net "ulp", 0 0, L_0x14b618c40;  1 drivers
v0x15c2c83b0_0 .net "xin1", 15 0, L_0x15c2fa240;  1 drivers
v0x15c2c8450_0 .net "xin2", 15 0, L_0x15c2fa4a0;  1 drivers
v0x15c2c8500_0 .net "zero", 0 0, L_0x15c2f9ff0;  alias, 1 drivers
v0x15c2c8590_0 .net "zero1", 0 0, L_0x15c2f9b50;  1 drivers
v0x15c2c8630_0 .net "zero2", 0 0, L_0x15c2f9e40;  1 drivers
v0x15c2c86d0_0 .net "zero_tmp1", 0 0, L_0x15c2f91b0;  1 drivers
v0x15c2c8770_0 .net "zero_tmp2", 0 0, L_0x15c2f93b0;  1 drivers
L_0x15c2f8680 .part L_0x14b616140, 6, 1;
L_0x15c2f8a00 .part L_0x14b616140, 6, 1;
L_0x15c2f8940 .part L_0x14b615740, 0, 15;
L_0x15c2f8f50 .part L_0x14b61a470, 15, 1;
L_0x15c2f8ff0 .part L_0x14b61a510, 15, 1;
L_0x15c2f90b0 .part L_0x14b61a470, 0, 15;
L_0x15c2f91b0 .reduce/or L_0x15c2f90b0;
L_0x15c2f92d0 .part L_0x14b61a510, 0, 15;
L_0x15c2f93b0 .reduce/or L_0x15c2f92d0;
L_0x15c2f94e0 .part L_0x14b61a470, 15, 1;
L_0x15c2f9700 .part L_0x14b61a510, 15, 1;
L_0x15c2f99a0 .part L_0x14b61a470, 15, 1;
L_0x15c2f9c40 .part L_0x14b61a510, 15, 1;
L_0x15c2fa140 .arith/sub 16, L_0x150042068, L_0x14b61a470;
L_0x15c2fa240 .functor MUXZ 16, L_0x14b61a470, L_0x15c2fa140, L_0x15c2f8f50, C4<>;
L_0x15c2fa3a0 .arith/sub 16, L_0x1500420b0, L_0x14b61a510;
L_0x15c2fa4a0 .functor MUXZ 16, L_0x14b61a510, L_0x15c2fa3a0, L_0x15c2f8ff0, C4<>;
L_0x14b60b800 .concat [ 14 1 0 0], L_0x14b604e50, L_0x15c2f91b0;
L_0x14b60b920 .concat [ 14 1 0 0], L_0x14b60b6e0, L_0x15c2f93b0;
L_0x14b60bae0 .part L_0x15c2fa240, 0, 15;
L_0x14b60bb80 .part L_0x15c2fa4a0, 0, 15;
L_0x14b60ba40 .cmp/ge 15, L_0x14b60bae0, L_0x14b60bb80;
L_0x14b60bd50 .functor MUXZ 1, L_0x150042920, L_0x1500428d8, L_0x14b60ba40, C4<>;
L_0x14b60bca0 .functor MUXZ 1, L_0x15c2f8ff0, L_0x15c2f8f50, L_0x14b60bd50, C4<>;
L_0x14b60c0a0 .functor MUXZ 1, L_0x14b604fe0, L_0x15c2fa680, L_0x14b60bd50, C4<>;
L_0x14b60bdf0 .functor MUXZ 1, L_0x15c2fa680, L_0x14b604fe0, L_0x14b60bd50, C4<>;
L_0x14b60c290 .functor MUXZ 4, L_0x14b60a170, L_0x15c2ff850, L_0x14b60bd50, C4<>;
L_0x14b60c140 .functor MUXZ 4, L_0x15c2ff850, L_0x14b60a170, L_0x14b60bd50, C4<>;
L_0x14b60c550 .functor MUXZ 2, L_0x14b60b5b0, L_0x14b604d20, L_0x14b60bd50, C4<>;
L_0x14b60c330 .functor MUXZ 2, L_0x14b604d20, L_0x14b60b5b0, L_0x14b60bd50, C4<>;
L_0x14b60c860 .functor MUXZ 15, L_0x14b60b920, L_0x14b60b800, L_0x14b60bd50, C4<>;
L_0x14b60c5f0 .functor MUXZ 15, L_0x14b60b800, L_0x14b60b920, L_0x14b60bd50, C4<>;
L_0x14b60d600 .concat [ 2 5 0 0], L_0x14b60c550, L_0x14b60ccc0;
L_0x14b60c900 .concat [ 2 5 0 0], L_0x14b60c330, L_0x14b60d160;
L_0x14b60d830 .part L_0x14b60d500, 4, 3;
L_0x14b60d6e0 .reduce/or L_0x14b60d830;
L_0x14b60da70 .part L_0x14b60d500, 0, 4;
L_0x14b60d950 .functor MUXZ 4, L_0x14b60da70, L_0x150042ba8, L_0x14b60d6e0, C4<>;
L_0x14b60f5b0 .part L_0x14b60f3d0, 15, 2;
L_0x14b60db10 .part L_0x14b60f3d0, 16, 1;
L_0x14b60f790 .part L_0x14b60f3d0, 15, 1;
L_0x14b60f6c0 .part L_0x14b60f3d0, 0, 15;
L_0x14b60f980 .concat [ 15 1 0 0], L_0x14b60f6c0, L_0x14b60f650;
L_0x14b615600 .part L_0x14b60f3d0, 1, 16;
L_0x14b6156a0 .part L_0x14b615510, 15, 1;
L_0x14b60fa20 .part L_0x14b615510, 0, 15;
L_0x14b6158b0 .concat [ 1 15 0 0], L_0x150043148, L_0x14b60fa20;
L_0x14b615740 .functor MUXZ 16, L_0x14b6158b0, L_0x14b615510, L_0x14b6156a0, C4<>;
L_0x14b615e90 .concat [ 2 5 0 0], L_0x14b60c550, L_0x14b60ccc0;
L_0x14b615950 .concat [ 4 3 0 0], L_0x14b6143f0, L_0x150043220;
L_0x14b6162c0 .part L_0x14b60f5b0, 1, 1;
L_0x14b6170c0 .part L_0x14b616140, 0, 7;
L_0x14b618240 .concat [ 16 35 0 0], L_0x150043460, L_0x15c2f8d00;
L_0x14b6163a0 .part L_0x14b618150, 20, 1;
L_0x14b616440 .part L_0x14b618150, 19, 1;
L_0x14b618360 .part L_0x14b618150, 18, 1;
L_0x14b618400 .part L_0x14b618150, 0, 18;
L_0x14b618760 .reduce/or L_0x14b618400;
L_0x14b618b30 .concat [ 1 15 0 0], L_0x14b618c40, L_0x1500434a8;
L_0x14b619200 .part L_0x14b618150, 19, 16;
L_0x14b6192e0 .concat [ 4 28 0 0], L_0x14b616fe0, L_0x150043580;
L_0x14b618ea0 .cmp/gt 32, L_0x1500435c8, L_0x14b6192e0;
L_0x14b618f40 .part L_0x14b619100, 0, 16;
L_0x14b619680 .part L_0x14b618150, 19, 16;
L_0x14b619820 .functor MUXZ 16, L_0x14b619680, L_0x14b618f40, L_0x14b618ea0, C4<>;
L_0x14b619480 .arith/sub 16, L_0x150043610, L_0x14b619820;
L_0x14b6195a0 .functor MUXZ 16, L_0x14b619820, L_0x14b619480, L_0x14b60bca0, C4<>;
L_0x14b619b90 .part L_0x14b615740, 15, 1;
L_0x14b619e10 .concat [ 15 1 0 0], L_0x150043658, L_0x15c2f9f40;
L_0x14b6198c0 .part L_0x14b6195a0, 1, 15;
L_0x14b619960 .concat [ 15 1 0 0], L_0x14b6198c0, L_0x14b60bca0;
L_0x14b619a40 .functor MUXZ 16, L_0x14b619960, L_0x14b619e10, L_0x14b619da0, C4<>;
S_0x15c286840 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x15c286350;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x15c286610 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x15c286650 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x14b615510 .functor BUFZ 16, L_0x14b614f70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x150043100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c287b20_0 .net *"_ivl_10", 0 0, L_0x150043100;  1 drivers
v0x15c287be0_0 .net *"_ivl_5", 0 0, L_0x14b615090;  1 drivers
v0x15c287c90_0 .net *"_ivl_6", 15 0, L_0x14b6152d0;  1 drivers
v0x15c287d50_0 .net *"_ivl_8", 14 0, L_0x14b615230;  1 drivers
v0x15c287e00_0 .net "a", 15 0, L_0x14b615600;  1 drivers
v0x15c287ef0_0 .net "b", 3 0, L_0x14b6143f0;  alias, 1 drivers
v0x15c287fa0_0 .net "c", 15 0, L_0x14b615510;  alias, 1 drivers
v0x15c288050 .array "tmp", 0 3;
v0x15c288050_0 .net v0x15c288050 0, 15 0, L_0x14b615370; 1 drivers
v0x15c288050_1 .net v0x15c288050 1, 15 0, L_0x14b6147b0; 1 drivers
v0x15c288050_2 .net v0x15c288050 2, 15 0, L_0x14b614bb0; 1 drivers
v0x15c288050_3 .net v0x15c288050 3, 15 0, L_0x14b614f70; 1 drivers
L_0x14b614590 .part L_0x14b6143f0, 1, 1;
L_0x14b614910 .part L_0x14b6143f0, 2, 1;
L_0x14b614cd0 .part L_0x14b6143f0, 3, 1;
L_0x14b615090 .part L_0x14b6143f0, 0, 1;
L_0x14b615230 .part L_0x14b615600, 0, 15;
L_0x14b6152d0 .concat [ 1 15 0 0], L_0x150043100, L_0x14b615230;
L_0x14b615370 .functor MUXZ 16, L_0x14b615600, L_0x14b6152d0, L_0x14b615090, C4<>;
S_0x15c286bc0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15c286840;
 .timescale -9 -12;
P_0x15c286da0 .param/l "i" 1 4 296, +C4<01>;
v0x15c286e40_0 .net *"_ivl_1", 0 0, L_0x14b614590;  1 drivers
v0x15c286ed0_0 .net *"_ivl_3", 15 0, L_0x14b6146d0;  1 drivers
v0x15c286f60_0 .net *"_ivl_5", 13 0, L_0x14b614630;  1 drivers
L_0x150043028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c286ff0_0 .net *"_ivl_7", 1 0, L_0x150043028;  1 drivers
L_0x14b614630 .part L_0x14b615370, 0, 14;
L_0x14b6146d0 .concat [ 2 14 0 0], L_0x150043028, L_0x14b614630;
L_0x14b6147b0 .functor MUXZ 16, L_0x14b615370, L_0x14b6146d0, L_0x14b614590, C4<>;
S_0x15c287090 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15c286840;
 .timescale -9 -12;
P_0x15c287270 .param/l "i" 1 4 296, +C4<010>;
v0x15c287300_0 .net *"_ivl_1", 0 0, L_0x14b614910;  1 drivers
v0x15c2873b0_0 .net *"_ivl_3", 15 0, L_0x14b614a90;  1 drivers
v0x15c287460_0 .net *"_ivl_5", 11 0, L_0x14b6149b0;  1 drivers
L_0x150043070 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15c287520_0 .net *"_ivl_7", 3 0, L_0x150043070;  1 drivers
L_0x14b6149b0 .part L_0x14b6147b0, 0, 12;
L_0x14b614a90 .concat [ 4 12 0 0], L_0x150043070, L_0x14b6149b0;
L_0x14b614bb0 .functor MUXZ 16, L_0x14b6147b0, L_0x14b614a90, L_0x14b614910, C4<>;
S_0x15c2875d0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15c286840;
 .timescale -9 -12;
P_0x15c2877c0 .param/l "i" 1 4 296, +C4<011>;
v0x15c287850_0 .net *"_ivl_1", 0 0, L_0x14b614cd0;  1 drivers
v0x15c287900_0 .net *"_ivl_3", 15 0, L_0x14b614e50;  1 drivers
v0x15c2879b0_0 .net *"_ivl_5", 7 0, L_0x14b614d70;  1 drivers
L_0x1500430b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15c287a70_0 .net *"_ivl_7", 7 0, L_0x1500430b8;  1 drivers
L_0x14b614d70 .part L_0x14b614bb0, 0, 8;
L_0x14b614e50 .concat [ 8 8 0 0], L_0x1500430b8, L_0x14b614d70;
L_0x14b614f70 .functor MUXZ 16, L_0x14b614bb0, L_0x14b614e50, L_0x14b614cd0, C4<>;
S_0x15c288180 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x15c286350;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x15c288350 .param/l "N" 0 4 307, +C4<00000000000000000000000000010000>;
P_0x15c288390 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x14b60ece0 .functor BUFZ 16, L_0x14b60e7c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x150042cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2894b0_0 .net *"_ivl_10", 0 0, L_0x150042cc8;  1 drivers
v0x15c289570_0 .net *"_ivl_5", 0 0, L_0x14b60e8e0;  1 drivers
v0x15c289620_0 .net *"_ivl_6", 15 0, L_0x14b60ea20;  1 drivers
v0x15c2896e0_0 .net *"_ivl_8", 14 0, L_0x14b60e980;  1 drivers
v0x15c289790_0 .net "a", 15 0, L_0x15c2f7d30;  alias, 1 drivers
v0x15c289880_0 .net "b", 3 0, L_0x14b60dc40;  alias, 1 drivers
v0x15c289930_0 .net "c", 15 0, L_0x14b60ece0;  alias, 1 drivers
v0x15c2899e0 .array "tmp", 0 3;
v0x15c2899e0_0 .net v0x15c2899e0 0, 15 0, L_0x14b60eb40; 1 drivers
v0x15c2899e0_1 .net v0x15c2899e0 1, 15 0, L_0x14b60dfc0; 1 drivers
v0x15c2899e0_2 .net v0x15c2899e0 2, 15 0, L_0x14b60e400; 1 drivers
v0x15c2899e0_3 .net v0x15c2899e0 3, 15 0, L_0x14b60e7c0; 1 drivers
L_0x14b60dda0 .part L_0x14b60dc40, 1, 1;
L_0x14b60e120 .part L_0x14b60dc40, 2, 1;
L_0x14b60e520 .part L_0x14b60dc40, 3, 1;
L_0x14b60e8e0 .part L_0x14b60dc40, 0, 1;
L_0x14b60e980 .part L_0x15c2f7d30, 1, 15;
L_0x14b60ea20 .concat [ 15 1 0 0], L_0x14b60e980, L_0x150042cc8;
L_0x14b60eb40 .functor MUXZ 16, L_0x15c2f7d30, L_0x14b60ea20, L_0x14b60e8e0, C4<>;
S_0x15c288560 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x15c288180;
 .timescale -9 -12;
P_0x15c288730 .param/l "i" 1 4 317, +C4<01>;
v0x15c2887d0_0 .net *"_ivl_1", 0 0, L_0x14b60dda0;  1 drivers
v0x15c288860_0 .net *"_ivl_3", 15 0, L_0x14b60dee0;  1 drivers
v0x15c2888f0_0 .net *"_ivl_5", 13 0, L_0x14b60de40;  1 drivers
L_0x150042bf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c288980_0 .net *"_ivl_7", 1 0, L_0x150042bf0;  1 drivers
L_0x14b60de40 .part L_0x14b60eb40, 2, 14;
L_0x14b60dee0 .concat [ 14 2 0 0], L_0x14b60de40, L_0x150042bf0;
L_0x14b60dfc0 .functor MUXZ 16, L_0x14b60eb40, L_0x14b60dee0, L_0x14b60dda0, C4<>;
S_0x15c288a20 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x15c288180;
 .timescale -9 -12;
P_0x15c288c00 .param/l "i" 1 4 317, +C4<010>;
v0x15c288c90_0 .net *"_ivl_1", 0 0, L_0x14b60e120;  1 drivers
v0x15c288d40_0 .net *"_ivl_3", 15 0, L_0x14b60e2e0;  1 drivers
v0x15c288df0_0 .net *"_ivl_5", 11 0, L_0x14b60e240;  1 drivers
L_0x150042c38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15c288eb0_0 .net *"_ivl_7", 3 0, L_0x150042c38;  1 drivers
L_0x14b60e240 .part L_0x14b60dfc0, 4, 12;
L_0x14b60e2e0 .concat [ 12 4 0 0], L_0x14b60e240, L_0x150042c38;
L_0x14b60e400 .functor MUXZ 16, L_0x14b60dfc0, L_0x14b60e2e0, L_0x14b60e120, C4<>;
S_0x15c288f60 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x15c288180;
 .timescale -9 -12;
P_0x15c289150 .param/l "i" 1 4 317, +C4<011>;
v0x15c2891e0_0 .net *"_ivl_1", 0 0, L_0x14b60e520;  1 drivers
v0x15c289290_0 .net *"_ivl_3", 15 0, L_0x14b60e6a0;  1 drivers
v0x15c289340_0 .net *"_ivl_5", 7 0, L_0x14b60e5c0;  1 drivers
L_0x150042c80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15c289400_0 .net *"_ivl_7", 7 0, L_0x150042c80;  1 drivers
L_0x14b60e5c0 .part L_0x14b60e400, 8, 8;
L_0x14b60e6a0 .concat [ 8 8 0 0], L_0x14b60e5c0, L_0x150042c80;
L_0x14b60e7c0 .functor MUXZ 16, L_0x14b60e400, L_0x14b60e6a0, L_0x14b60e520, C4<>;
S_0x15c289b10 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x15c286350;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_0x15c289cd0 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_0x15c289d10 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x14b618150 .functor BUFZ 51, L_0x14b617bc0, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_0x150043418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c28ae80_0 .net *"_ivl_10", 0 0, L_0x150043418;  1 drivers
v0x15c28af40_0 .net *"_ivl_5", 0 0, L_0x14b617ce0;  1 drivers
v0x15c28aff0_0 .net *"_ivl_6", 50 0, L_0x14b617e50;  1 drivers
v0x15c28b0b0_0 .net *"_ivl_8", 49 0, L_0x14b617d80;  1 drivers
v0x15c28b160_0 .net "a", 50 0, L_0x14b618240;  1 drivers
v0x15c28b250_0 .net "b", 3 0, L_0x14b616fe0;  alias, 1 drivers
v0x15c28b300_0 .net "c", 50 0, L_0x14b618150;  alias, 1 drivers
v0x15c28b3b0 .array "tmp", 0 3;
v0x15c28b3b0_0 .net v0x15c28b3b0 0, 50 0, L_0x14b617fb0; 1 drivers
v0x15c28b3b0_1 .net v0x15c28b3b0 1, 50 0, L_0x14b617400; 1 drivers
v0x15c28b3b0_2 .net v0x15c28b3b0 2, 50 0, L_0x14b617800; 1 drivers
v0x15c28b3b0_3 .net v0x15c28b3b0 3, 50 0, L_0x14b617bc0; 1 drivers
L_0x14b617160 .part L_0x14b616fe0, 1, 1;
L_0x14b617560 .part L_0x14b616fe0, 2, 1;
L_0x14b617920 .part L_0x14b616fe0, 3, 1;
L_0x14b617ce0 .part L_0x14b616fe0, 0, 1;
L_0x14b617d80 .part L_0x14b618240, 1, 50;
L_0x14b617e50 .concat [ 50 1 0 0], L_0x14b617d80, L_0x150043418;
L_0x14b617fb0 .functor MUXZ 51, L_0x14b618240, L_0x14b617e50, L_0x14b617ce0, C4<>;
S_0x15c289f40 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x15c289b10;
 .timescale -9 -12;
P_0x15c28a100 .param/l "i" 1 4 317, +C4<01>;
v0x15c28a1a0_0 .net *"_ivl_1", 0 0, L_0x14b617160;  1 drivers
v0x15c28a230_0 .net *"_ivl_3", 50 0, L_0x14b617320;  1 drivers
v0x15c28a2c0_0 .net *"_ivl_5", 48 0, L_0x14b617280;  1 drivers
L_0x150043340 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c28a350_0 .net *"_ivl_7", 1 0, L_0x150043340;  1 drivers
L_0x14b617280 .part L_0x14b617fb0, 2, 49;
L_0x14b617320 .concat [ 49 2 0 0], L_0x14b617280, L_0x150043340;
L_0x14b617400 .functor MUXZ 51, L_0x14b617fb0, L_0x14b617320, L_0x14b617160, C4<>;
S_0x15c28a3f0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x15c289b10;
 .timescale -9 -12;
P_0x15c28a5d0 .param/l "i" 1 4 317, +C4<010>;
v0x15c28a660_0 .net *"_ivl_1", 0 0, L_0x14b617560;  1 drivers
v0x15c28a710_0 .net *"_ivl_3", 50 0, L_0x14b6176e0;  1 drivers
v0x15c28a7c0_0 .net *"_ivl_5", 46 0, L_0x14b617600;  1 drivers
L_0x150043388 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15c28a880_0 .net *"_ivl_7", 3 0, L_0x150043388;  1 drivers
L_0x14b617600 .part L_0x14b617400, 4, 47;
L_0x14b6176e0 .concat [ 47 4 0 0], L_0x14b617600, L_0x150043388;
L_0x14b617800 .functor MUXZ 51, L_0x14b617400, L_0x14b6176e0, L_0x14b617560, C4<>;
S_0x15c28a930 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x15c289b10;
 .timescale -9 -12;
P_0x15c28ab20 .param/l "i" 1 4 317, +C4<011>;
v0x15c28abb0_0 .net *"_ivl_1", 0 0, L_0x14b617920;  1 drivers
v0x15c28ac60_0 .net *"_ivl_3", 50 0, L_0x14b617aa0;  1 drivers
v0x15c28ad10_0 .net *"_ivl_5", 42 0, L_0x14b6179c0;  1 drivers
L_0x1500433d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15c28add0_0 .net *"_ivl_7", 7 0, L_0x1500433d0;  1 drivers
L_0x14b6179c0 .part L_0x14b617800, 8, 43;
L_0x14b617aa0 .concat [ 43 8 0 0], L_0x14b6179c0, L_0x1500433d0;
L_0x14b617bc0 .functor MUXZ 51, L_0x14b617800, L_0x14b617aa0, L_0x14b617920, C4<>;
S_0x15c28b4e0 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x15c286350;
 .timescale -9 -12;
L_0x150041f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c28b6a0_0 .net/2u *"_ivl_0", 0 0, L_0x150041f90;  1 drivers
L_0x15c2f7d30 .concat [ 1 15 0 0], L_0x150041f90, L_0x14b60c5f0;
S_0x15c28b760 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x15c286350;
 .timescale -9 -12;
L_0x150041fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c28b960_0 .net/2u *"_ivl_0", 0 0, L_0x150041fd8;  1 drivers
L_0x15c2f8560 .concat [ 1 15 0 0], L_0x150041fd8, L_0x14b60c860;
S_0x15c28ba00 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x15c286350;
 .timescale -9 -12;
L_0x15c2f8760 .functor NOT 1, L_0x15c2f8680, C4<0>, C4<0>, C4<0>;
v0x15c28bbc0_0 .net *"_ivl_0", 0 0, L_0x15c2f8680;  1 drivers
v0x15c28bc80_0 .net *"_ivl_1", 0 0, L_0x15c2f8760;  1 drivers
v0x15c28bd20_0 .net *"_ivl_3", 15 0, L_0x15c2f8810;  1 drivers
v0x15c28bdd0_0 .net *"_ivl_5", 0 0, L_0x15c2f8a00;  1 drivers
v0x15c28be80_0 .net *"_ivl_6", 14 0, L_0x15c2f8940;  1 drivers
L_0x150042020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c28bf70_0 .net/2u *"_ivl_7", 0 0, L_0x150042020;  1 drivers
LS_0x15c2f8810_0_0 .concat [ 1 1 1 1], L_0x15c2f8760, L_0x15c2f8760, L_0x15c2f8760, L_0x15c2f8760;
LS_0x15c2f8810_0_4 .concat [ 1 1 1 1], L_0x15c2f8760, L_0x15c2f8760, L_0x15c2f8760, L_0x15c2f8760;
LS_0x15c2f8810_0_8 .concat [ 1 1 1 1], L_0x15c2f8760, L_0x15c2f8760, L_0x15c2f8760, L_0x15c2f8760;
LS_0x15c2f8810_0_12 .concat [ 1 1 1 1], L_0x15c2f8760, L_0x15c2f8760, L_0x15c2f8760, L_0x15c2f8760;
L_0x15c2f8810 .concat [ 4 4 4 4], LS_0x15c2f8810_0_0, LS_0x15c2f8810_0_4, LS_0x15c2f8810_0_8, LS_0x15c2f8810_0_12;
LS_0x15c2f8d00_0_0 .concat [ 1 15 2 1], L_0x150042020, L_0x15c2f8940, L_0x14b615fb0, L_0x15c2f8a00;
LS_0x15c2f8d00_0_4 .concat [ 16 0 0 0], L_0x15c2f8810;
L_0x15c2f8d00 .concat [ 19 16 0 0], LS_0x15c2f8d00_0_0, LS_0x15c2f8d00_0_4;
S_0x15c28c020 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x15c286350;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x15c28c1e0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x15c28c220 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x15c299c40_0 .net "in", 15 0, L_0x14b60f980;  alias, 1 drivers
v0x15c299d10_0 .net "out", 3 0, L_0x14b6143f0;  alias, 1 drivers
v0x15c299de0_0 .net "vld", 0 0, L_0x14b614140;  1 drivers
S_0x15c28c3c0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15c28c020;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c28c2a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15c28c2e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15c2996c0_0 .net "in", 15 0, L_0x14b60f980;  alias, 1 drivers
v0x15c299780_0 .net "out", 3 0, L_0x14b6143f0;  alias, 1 drivers
v0x15c299840_0 .net "vld", 0 0, L_0x14b614140;  alias, 1 drivers
L_0x14b611d10 .part L_0x14b60f980, 0, 8;
L_0x14b6140a0 .part L_0x14b60f980, 8, 8;
S_0x15c28c740 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c28c3c0;
 .timescale -9 -12;
L_0x14b614140 .functor OR 1, L_0x14b611900, L_0x14b613c90, C4<0>, C4<0>;
L_0x150042fe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c298ec0_0 .net/2u *"_ivl_4", 0 0, L_0x150042fe0;  1 drivers
v0x15c298f80_0 .net *"_ivl_6", 3 0, L_0x14b6141f0;  1 drivers
v0x15c299020_0 .net *"_ivl_8", 3 0, L_0x14b6142d0;  1 drivers
v0x15c2990d0_0 .net "out_h", 2 0, L_0x14b613f40;  1 drivers
v0x15c299190_0 .net "out_l", 2 0, L_0x14b611bb0;  1 drivers
v0x15c299260_0 .net "out_vh", 0 0, L_0x14b613c90;  1 drivers
v0x15c299310_0 .net "out_vl", 0 0, L_0x14b611900;  1 drivers
L_0x14b6141f0 .concat [ 3 1 0 0], L_0x14b613f40, L_0x150042fe0;
L_0x14b6142d0 .concat [ 3 1 0 0], L_0x14b611bb0, L_0x14b611900;
L_0x14b6143f0 .functor MUXZ 4, L_0x14b6142d0, L_0x14b6141f0, L_0x14b613c90, C4<>;
S_0x15c28c910 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c28c740;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c28c5d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c28c610 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c292950_0 .net "in", 7 0, L_0x14b6140a0;  1 drivers
v0x15c292a10_0 .net "out", 2 0, L_0x14b613f40;  alias, 1 drivers
v0x15c292ac0_0 .net "vld", 0 0, L_0x14b613c90;  alias, 1 drivers
L_0x14b612c80 .part L_0x14b6140a0, 0, 4;
L_0x14b613bb0 .part L_0x14b6140a0, 4, 4;
S_0x15c28cc90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c28c910;
 .timescale -9 -12;
L_0x14b613c90 .functor OR 1, L_0x14b612870, L_0x14b6137a0, C4<0>, C4<0>;
L_0x150042f98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c292150_0 .net/2u *"_ivl_4", 0 0, L_0x150042f98;  1 drivers
v0x15c292210_0 .net *"_ivl_6", 2 0, L_0x14b613d40;  1 drivers
v0x15c2922b0_0 .net *"_ivl_8", 2 0, L_0x14b613e20;  1 drivers
v0x15c292360_0 .net "out_h", 1 0, L_0x14b613a50;  1 drivers
v0x15c292420_0 .net "out_l", 1 0, L_0x14b612b20;  1 drivers
v0x15c2924f0_0 .net "out_vh", 0 0, L_0x14b6137a0;  1 drivers
v0x15c2925a0_0 .net "out_vl", 0 0, L_0x14b612870;  1 drivers
L_0x14b613d40 .concat [ 2 1 0 0], L_0x14b613a50, L_0x150042f98;
L_0x14b613e20 .concat [ 2 1 0 0], L_0x14b612b20, L_0x14b612870;
L_0x14b613f40 .functor MUXZ 3, L_0x14b613e20, L_0x14b613d40, L_0x14b6137a0, C4<>;
S_0x15c28ce60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c28cc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c28cb20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c28cb60 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c28f540_0 .net "in", 3 0, L_0x14b613bb0;  1 drivers
v0x15c28f600_0 .net "out", 1 0, L_0x14b613a50;  alias, 1 drivers
v0x15c28f6b0_0 .net "vld", 0 0, L_0x14b6137a0;  alias, 1 drivers
L_0x14b613160 .part L_0x14b613bb0, 0, 2;
L_0x14b613680 .part L_0x14b613bb0, 2, 2;
S_0x15c28d1e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c28ce60;
 .timescale -9 -12;
L_0x14b6137a0 .functor OR 1, L_0x14b612d20, L_0x14b613280, C4<0>, C4<0>;
L_0x150042f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c28ed40_0 .net/2u *"_ivl_4", 0 0, L_0x150042f50;  1 drivers
v0x15c28ee00_0 .net *"_ivl_6", 1 0, L_0x14b613850;  1 drivers
v0x15c28eea0_0 .net *"_ivl_8", 1 0, L_0x14b613930;  1 drivers
v0x15c28ef50_0 .net "out_h", 0 0, L_0x14b613550;  1 drivers
v0x15c28f010_0 .net "out_l", 0 0, L_0x14b613030;  1 drivers
v0x15c28f0e0_0 .net "out_vh", 0 0, L_0x14b613280;  1 drivers
v0x15c28f190_0 .net "out_vl", 0 0, L_0x14b612d20;  1 drivers
L_0x14b613850 .concat [ 1 1 0 0], L_0x14b613550, L_0x150042f50;
L_0x14b613930 .concat [ 1 1 0 0], L_0x14b613030, L_0x14b612d20;
L_0x14b613a50 .functor MUXZ 2, L_0x14b613930, L_0x14b613850, L_0x14b613280, C4<>;
S_0x15c28d3b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c28d1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c28d070 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c28d0b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c28dde0_0 .net "in", 1 0, L_0x14b613680;  1 drivers
v0x15c28dea0_0 .net "out", 0 0, L_0x14b613550;  alias, 1 drivers
v0x15c28df50_0 .net "vld", 0 0, L_0x14b613280;  alias, 1 drivers
L_0x14b613320 .part L_0x14b613680, 1, 1;
L_0x14b6134b0 .part L_0x14b613680, 0, 1;
S_0x15c28d730 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c28d3b0;
 .timescale -9 -12;
L_0x14b613400 .functor NOT 1, L_0x14b613320, C4<0>, C4<0>, C4<0>;
L_0x14b613550 .functor AND 1, L_0x14b613400, L_0x14b6134b0, C4<1>, C4<1>;
v0x15c28d900_0 .net *"_ivl_2", 0 0, L_0x14b613320;  1 drivers
v0x15c28d9c0_0 .net *"_ivl_3", 0 0, L_0x14b613400;  1 drivers
v0x15c28da60_0 .net *"_ivl_5", 0 0, L_0x14b6134b0;  1 drivers
L_0x14b613280 .reduce/or L_0x14b613680;
S_0x15c28daf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c28d3b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c28daf0
v0x15c28dd40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c28dd40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c28dd40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_105.230 ;
    %load/vec4 v0x15c28dd40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_105.231, 5;
    %load/vec4 v0x15c28dd40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c28dd40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_105.230;
T_105.231 ;
    %end;
S_0x15c28e050 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c28d1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c28e220 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c28e260 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c28ead0_0 .net "in", 1 0, L_0x14b613160;  1 drivers
v0x15c28eb90_0 .net "out", 0 0, L_0x14b613030;  alias, 1 drivers
v0x15c28ec40_0 .net "vld", 0 0, L_0x14b612d20;  alias, 1 drivers
L_0x14b612e00 .part L_0x14b613160, 1, 1;
L_0x14b612f90 .part L_0x14b613160, 0, 1;
S_0x15c28e430 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c28e050;
 .timescale -9 -12;
L_0x14b612ee0 .functor NOT 1, L_0x14b612e00, C4<0>, C4<0>, C4<0>;
L_0x14b613030 .functor AND 1, L_0x14b612ee0, L_0x14b612f90, C4<1>, C4<1>;
v0x15c28e5f0_0 .net *"_ivl_2", 0 0, L_0x14b612e00;  1 drivers
v0x15c28e6b0_0 .net *"_ivl_3", 0 0, L_0x14b612ee0;  1 drivers
v0x15c28e750_0 .net *"_ivl_5", 0 0, L_0x14b612f90;  1 drivers
L_0x14b612d20 .reduce/or L_0x14b613160;
S_0x15c28e7e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c28e050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c28e7e0
v0x15c28ea30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c28ea30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c28ea30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_106.232 ;
    %load/vec4 v0x15c28ea30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_106.233, 5;
    %load/vec4 v0x15c28ea30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c28ea30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_106.232;
T_106.233 ;
    %end;
S_0x15c28f240 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c28ce60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c28f240
v0x15c28f490_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c28f490_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c28f490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_107.234 ;
    %load/vec4 v0x15c28f490_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_107.235, 5;
    %load/vec4 v0x15c28f490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c28f490_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_107.234;
T_107.235 ;
    %end;
S_0x15c28f7b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c28cc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c28f980 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c28f9c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c291ee0_0 .net "in", 3 0, L_0x14b612c80;  1 drivers
v0x15c291fa0_0 .net "out", 1 0, L_0x14b612b20;  alias, 1 drivers
v0x15c292050_0 .net "vld", 0 0, L_0x14b612870;  alias, 1 drivers
L_0x14b612230 .part L_0x14b612c80, 0, 2;
L_0x14b612750 .part L_0x14b612c80, 2, 2;
S_0x15c28fb90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c28f7b0;
 .timescale -9 -12;
L_0x14b612870 .functor OR 1, L_0x14b611e30, L_0x14b612350, C4<0>, C4<0>;
L_0x150042f08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2916e0_0 .net/2u *"_ivl_4", 0 0, L_0x150042f08;  1 drivers
v0x15c2917a0_0 .net *"_ivl_6", 1 0, L_0x14b612920;  1 drivers
v0x15c291840_0 .net *"_ivl_8", 1 0, L_0x14b612a00;  1 drivers
v0x15c2918f0_0 .net "out_h", 0 0, L_0x14b612620;  1 drivers
v0x15c2919b0_0 .net "out_l", 0 0, L_0x14b612100;  1 drivers
v0x15c291a80_0 .net "out_vh", 0 0, L_0x14b612350;  1 drivers
v0x15c291b30_0 .net "out_vl", 0 0, L_0x14b611e30;  1 drivers
L_0x14b612920 .concat [ 1 1 0 0], L_0x14b612620, L_0x150042f08;
L_0x14b612a00 .concat [ 1 1 0 0], L_0x14b612100, L_0x14b611e30;
L_0x14b612b20 .functor MUXZ 2, L_0x14b612a00, L_0x14b612920, L_0x14b612350, C4<>;
S_0x15c28fd50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c28fb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c28fa40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c28fa80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c290780_0 .net "in", 1 0, L_0x14b612750;  1 drivers
v0x15c290840_0 .net "out", 0 0, L_0x14b612620;  alias, 1 drivers
v0x15c2908f0_0 .net "vld", 0 0, L_0x14b612350;  alias, 1 drivers
L_0x14b6123f0 .part L_0x14b612750, 1, 1;
L_0x14b612580 .part L_0x14b612750, 0, 1;
S_0x15c2900d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c28fd50;
 .timescale -9 -12;
L_0x14b6124d0 .functor NOT 1, L_0x14b6123f0, C4<0>, C4<0>, C4<0>;
L_0x14b612620 .functor AND 1, L_0x14b6124d0, L_0x14b612580, C4<1>, C4<1>;
v0x15c2902a0_0 .net *"_ivl_2", 0 0, L_0x14b6123f0;  1 drivers
v0x15c290360_0 .net *"_ivl_3", 0 0, L_0x14b6124d0;  1 drivers
v0x15c290400_0 .net *"_ivl_5", 0 0, L_0x14b612580;  1 drivers
L_0x14b612350 .reduce/or L_0x14b612750;
S_0x15c290490 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c28fd50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c290490
v0x15c2906e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c2906e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2906e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_108.236 ;
    %load/vec4 v0x15c2906e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_108.237, 5;
    %load/vec4 v0x15c2906e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2906e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_108.236;
T_108.237 ;
    %end;
S_0x15c2909f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c28fb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c290bc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c290c00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c291470_0 .net "in", 1 0, L_0x14b612230;  1 drivers
v0x15c291530_0 .net "out", 0 0, L_0x14b612100;  alias, 1 drivers
v0x15c2915e0_0 .net "vld", 0 0, L_0x14b611e30;  alias, 1 drivers
L_0x14b611ed0 .part L_0x14b612230, 1, 1;
L_0x14b612060 .part L_0x14b612230, 0, 1;
S_0x15c290dd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2909f0;
 .timescale -9 -12;
L_0x14b611fb0 .functor NOT 1, L_0x14b611ed0, C4<0>, C4<0>, C4<0>;
L_0x14b612100 .functor AND 1, L_0x14b611fb0, L_0x14b612060, C4<1>, C4<1>;
v0x15c290f90_0 .net *"_ivl_2", 0 0, L_0x14b611ed0;  1 drivers
v0x15c291050_0 .net *"_ivl_3", 0 0, L_0x14b611fb0;  1 drivers
v0x15c2910f0_0 .net *"_ivl_5", 0 0, L_0x14b612060;  1 drivers
L_0x14b611e30 .reduce/or L_0x14b612230;
S_0x15c291180 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2909f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c291180
v0x15c2913d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c2913d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2913d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_109.238 ;
    %load/vec4 v0x15c2913d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_109.239, 5;
    %load/vec4 v0x15c2913d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2913d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_109.238;
T_109.239 ;
    %end;
S_0x15c291be0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c28f7b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c291be0
v0x15c291e30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c291e30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c291e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_110.240 ;
    %load/vec4 v0x15c291e30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_110.241, 5;
    %load/vec4 v0x15c291e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c291e30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_110.240;
T_110.241 ;
    %end;
S_0x15c292650 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c28c910;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c292650
v0x15c2928a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x15c2928a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2928a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_111.242 ;
    %load/vec4 v0x15c2928a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_111.243, 5;
    %load/vec4 v0x15c2928a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2928a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_111.242;
T_111.243 ;
    %end;
S_0x15c292bc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c28c740;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c292d90 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c292dd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c298c50_0 .net "in", 7 0, L_0x14b611d10;  1 drivers
v0x15c298d10_0 .net "out", 2 0, L_0x14b611bb0;  alias, 1 drivers
v0x15c298dc0_0 .net "vld", 0 0, L_0x14b611900;  alias, 1 drivers
L_0x14b6108f0 .part L_0x14b611d10, 0, 4;
L_0x14b611820 .part L_0x14b611d10, 4, 4;
S_0x15c292fa0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c292bc0;
 .timescale -9 -12;
L_0x14b611900 .functor OR 1, L_0x14b6104e0, L_0x14b611410, C4<0>, C4<0>;
L_0x150042ec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c298450_0 .net/2u *"_ivl_4", 0 0, L_0x150042ec0;  1 drivers
v0x15c298510_0 .net *"_ivl_6", 2 0, L_0x14b6119b0;  1 drivers
v0x15c2985b0_0 .net *"_ivl_8", 2 0, L_0x14b611a90;  1 drivers
v0x15c298660_0 .net "out_h", 1 0, L_0x14b6116c0;  1 drivers
v0x15c298720_0 .net "out_l", 1 0, L_0x14b610790;  1 drivers
v0x15c2987f0_0 .net "out_vh", 0 0, L_0x14b611410;  1 drivers
v0x15c2988a0_0 .net "out_vl", 0 0, L_0x14b6104e0;  1 drivers
L_0x14b6119b0 .concat [ 2 1 0 0], L_0x14b6116c0, L_0x150042ec0;
L_0x14b611a90 .concat [ 2 1 0 0], L_0x14b610790, L_0x14b6104e0;
L_0x14b611bb0 .functor MUXZ 3, L_0x14b611a90, L_0x14b6119b0, L_0x14b611410, C4<>;
S_0x15c293160 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c292fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c292e50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c292e90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c295840_0 .net "in", 3 0, L_0x14b611820;  1 drivers
v0x15c295900_0 .net "out", 1 0, L_0x14b6116c0;  alias, 1 drivers
v0x15c2959b0_0 .net "vld", 0 0, L_0x14b611410;  alias, 1 drivers
L_0x14b610dd0 .part L_0x14b611820, 0, 2;
L_0x14b6112f0 .part L_0x14b611820, 2, 2;
S_0x15c2934e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c293160;
 .timescale -9 -12;
L_0x14b611410 .functor OR 1, L_0x14b610990, L_0x14b610ef0, C4<0>, C4<0>;
L_0x150042e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c295040_0 .net/2u *"_ivl_4", 0 0, L_0x150042e78;  1 drivers
v0x15c295100_0 .net *"_ivl_6", 1 0, L_0x14b6114c0;  1 drivers
v0x15c2951a0_0 .net *"_ivl_8", 1 0, L_0x14b6115a0;  1 drivers
v0x15c295250_0 .net "out_h", 0 0, L_0x14b6111c0;  1 drivers
v0x15c295310_0 .net "out_l", 0 0, L_0x14b610ca0;  1 drivers
v0x15c2953e0_0 .net "out_vh", 0 0, L_0x14b610ef0;  1 drivers
v0x15c295490_0 .net "out_vl", 0 0, L_0x14b610990;  1 drivers
L_0x14b6114c0 .concat [ 1 1 0 0], L_0x14b6111c0, L_0x150042e78;
L_0x14b6115a0 .concat [ 1 1 0 0], L_0x14b610ca0, L_0x14b610990;
L_0x14b6116c0 .functor MUXZ 2, L_0x14b6115a0, L_0x14b6114c0, L_0x14b610ef0, C4<>;
S_0x15c2936b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2934e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c293370 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2933b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2940e0_0 .net "in", 1 0, L_0x14b6112f0;  1 drivers
v0x15c2941a0_0 .net "out", 0 0, L_0x14b6111c0;  alias, 1 drivers
v0x15c294250_0 .net "vld", 0 0, L_0x14b610ef0;  alias, 1 drivers
L_0x14b610f90 .part L_0x14b6112f0, 1, 1;
L_0x14b611120 .part L_0x14b6112f0, 0, 1;
S_0x15c293a30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2936b0;
 .timescale -9 -12;
L_0x14b611070 .functor NOT 1, L_0x14b610f90, C4<0>, C4<0>, C4<0>;
L_0x14b6111c0 .functor AND 1, L_0x14b611070, L_0x14b611120, C4<1>, C4<1>;
v0x15c293c00_0 .net *"_ivl_2", 0 0, L_0x14b610f90;  1 drivers
v0x15c293cc0_0 .net *"_ivl_3", 0 0, L_0x14b611070;  1 drivers
v0x15c293d60_0 .net *"_ivl_5", 0 0, L_0x14b611120;  1 drivers
L_0x14b610ef0 .reduce/or L_0x14b6112f0;
S_0x15c293df0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2936b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c293df0
v0x15c294040_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c294040_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c294040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_112.244 ;
    %load/vec4 v0x15c294040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_112.245, 5;
    %load/vec4 v0x15c294040_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c294040_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_112.244;
T_112.245 ;
    %end;
S_0x15c294350 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2934e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c294520 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c294560 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c294dd0_0 .net "in", 1 0, L_0x14b610dd0;  1 drivers
v0x15c294e90_0 .net "out", 0 0, L_0x14b610ca0;  alias, 1 drivers
v0x15c294f40_0 .net "vld", 0 0, L_0x14b610990;  alias, 1 drivers
L_0x14b610a70 .part L_0x14b610dd0, 1, 1;
L_0x14b610c00 .part L_0x14b610dd0, 0, 1;
S_0x15c294730 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c294350;
 .timescale -9 -12;
L_0x14b610b50 .functor NOT 1, L_0x14b610a70, C4<0>, C4<0>, C4<0>;
L_0x14b610ca0 .functor AND 1, L_0x14b610b50, L_0x14b610c00, C4<1>, C4<1>;
v0x15c2948f0_0 .net *"_ivl_2", 0 0, L_0x14b610a70;  1 drivers
v0x15c2949b0_0 .net *"_ivl_3", 0 0, L_0x14b610b50;  1 drivers
v0x15c294a50_0 .net *"_ivl_5", 0 0, L_0x14b610c00;  1 drivers
L_0x14b610990 .reduce/or L_0x14b610dd0;
S_0x15c294ae0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c294350;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c294ae0
v0x15c294d30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c294d30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c294d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_113.246 ;
    %load/vec4 v0x15c294d30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_113.247, 5;
    %load/vec4 v0x15c294d30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c294d30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_113.246;
T_113.247 ;
    %end;
S_0x15c295540 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c293160;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c295540
v0x15c295790_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c295790_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c295790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_114.248 ;
    %load/vec4 v0x15c295790_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_114.249, 5;
    %load/vec4 v0x15c295790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c295790_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_114.248;
T_114.249 ;
    %end;
S_0x15c295ab0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c292fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c295c80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c295cc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c2981e0_0 .net "in", 3 0, L_0x14b6108f0;  1 drivers
v0x15c2982a0_0 .net "out", 1 0, L_0x14b610790;  alias, 1 drivers
v0x15c298350_0 .net "vld", 0 0, L_0x14b6104e0;  alias, 1 drivers
L_0x14b60fea0 .part L_0x14b6108f0, 0, 2;
L_0x14b6103c0 .part L_0x14b6108f0, 2, 2;
S_0x15c295e90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c295ab0;
 .timescale -9 -12;
L_0x14b6104e0 .functor OR 1, L_0x14b60f830, L_0x14b60ffc0, C4<0>, C4<0>;
L_0x150042e30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2979e0_0 .net/2u *"_ivl_4", 0 0, L_0x150042e30;  1 drivers
v0x15c297aa0_0 .net *"_ivl_6", 1 0, L_0x14b610590;  1 drivers
v0x15c297b40_0 .net *"_ivl_8", 1 0, L_0x14b610670;  1 drivers
v0x15c297bf0_0 .net "out_h", 0 0, L_0x14b610290;  1 drivers
v0x15c297cb0_0 .net "out_l", 0 0, L_0x14b60fd70;  1 drivers
v0x15c297d80_0 .net "out_vh", 0 0, L_0x14b60ffc0;  1 drivers
v0x15c297e30_0 .net "out_vl", 0 0, L_0x14b60f830;  1 drivers
L_0x14b610590 .concat [ 1 1 0 0], L_0x14b610290, L_0x150042e30;
L_0x14b610670 .concat [ 1 1 0 0], L_0x14b60fd70, L_0x14b60f830;
L_0x14b610790 .functor MUXZ 2, L_0x14b610670, L_0x14b610590, L_0x14b60ffc0, C4<>;
S_0x15c296050 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c295e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c295d40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c295d80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c296a80_0 .net "in", 1 0, L_0x14b6103c0;  1 drivers
v0x15c296b40_0 .net "out", 0 0, L_0x14b610290;  alias, 1 drivers
v0x15c296bf0_0 .net "vld", 0 0, L_0x14b60ffc0;  alias, 1 drivers
L_0x14b610060 .part L_0x14b6103c0, 1, 1;
L_0x14b6101f0 .part L_0x14b6103c0, 0, 1;
S_0x15c2963d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c296050;
 .timescale -9 -12;
L_0x14b610140 .functor NOT 1, L_0x14b610060, C4<0>, C4<0>, C4<0>;
L_0x14b610290 .functor AND 1, L_0x14b610140, L_0x14b6101f0, C4<1>, C4<1>;
v0x15c2965a0_0 .net *"_ivl_2", 0 0, L_0x14b610060;  1 drivers
v0x15c296660_0 .net *"_ivl_3", 0 0, L_0x14b610140;  1 drivers
v0x15c296700_0 .net *"_ivl_5", 0 0, L_0x14b6101f0;  1 drivers
L_0x14b60ffc0 .reduce/or L_0x14b6103c0;
S_0x15c296790 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c296050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c296790
v0x15c2969e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c2969e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2969e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_115.250 ;
    %load/vec4 v0x15c2969e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_115.251, 5;
    %load/vec4 v0x15c2969e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2969e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_115.250;
T_115.251 ;
    %end;
S_0x15c296cf0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c295e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c296ec0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c296f00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c297770_0 .net "in", 1 0, L_0x14b60fea0;  1 drivers
v0x15c297830_0 .net "out", 0 0, L_0x14b60fd70;  alias, 1 drivers
v0x15c2978e0_0 .net "vld", 0 0, L_0x14b60f830;  alias, 1 drivers
L_0x14b60fb80 .part L_0x14b60fea0, 1, 1;
L_0x14b60fcd0 .part L_0x14b60fea0, 0, 1;
S_0x15c2970d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c296cf0;
 .timescale -9 -12;
L_0x14b60fc20 .functor NOT 1, L_0x14b60fb80, C4<0>, C4<0>, C4<0>;
L_0x14b60fd70 .functor AND 1, L_0x14b60fc20, L_0x14b60fcd0, C4<1>, C4<1>;
v0x15c297290_0 .net *"_ivl_2", 0 0, L_0x14b60fb80;  1 drivers
v0x15c297350_0 .net *"_ivl_3", 0 0, L_0x14b60fc20;  1 drivers
v0x15c2973f0_0 .net *"_ivl_5", 0 0, L_0x14b60fcd0;  1 drivers
L_0x14b60f830 .reduce/or L_0x14b60fea0;
S_0x15c297480 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c296cf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c297480
v0x15c2976d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c2976d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2976d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_116.252 ;
    %load/vec4 v0x15c2976d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_116.253, 5;
    %load/vec4 v0x15c2976d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2976d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_116.252;
T_116.253 ;
    %end;
S_0x15c297ee0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c295ab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c297ee0
v0x15c298130_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c298130_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c298130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_117.254 ;
    %load/vec4 v0x15c298130_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_117.255, 5;
    %load/vec4 v0x15c298130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c298130_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_117.254;
T_117.255 ;
    %end;
S_0x15c298950 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c292bc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c298950
v0x15c298ba0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x15c298ba0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c298ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_118.256 ;
    %load/vec4 v0x15c298ba0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_118.257, 5;
    %load/vec4 v0x15c298ba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c298ba0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_118.256;
T_118.257 ;
    %end;
S_0x15c2993c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c28c3c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2993c0
v0x15c299610_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.log2 ;
    %load/vec4 v0x15c299610_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c299610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_119.258 ;
    %load/vec4 v0x15c299610_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_119.259, 5;
    %load/vec4 v0x15c299610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c299610_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_119.258;
T_119.259 ;
    %end;
S_0x15c299930 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15c28c020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c299930
v0x15c299b90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.log2 ;
    %load/vec4 v0x15c299b90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c299b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_120.260 ;
    %load/vec4 v0x15c299b90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_120.261, 5;
    %load/vec4 v0x15c299b90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c299b90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_120.260;
T_120.261 ;
    %end;
S_0x15c299ea0 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x15c286350;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c299ea0
v0x15c29a110_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.log2 ;
    %load/vec4 v0x15c29a110_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c29a110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_121.262 ;
    %load/vec4 v0x15c29a110_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_121.263, 5;
    %load/vec4 v0x15c29a110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c29a110_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_121.262;
T_121.263 ;
    %end;
S_0x15c29a1c0 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x15c286350;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x15c28b920 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x150043190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c29aa50_0 .net/2u *"_ivl_0", 0 0, L_0x150043190;  1 drivers
L_0x1500431d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c29ab10_0 .net/2u *"_ivl_4", 0 0, L_0x1500431d8;  1 drivers
v0x15c29abb0_0 .net "a", 6 0, L_0x14b615e90;  1 drivers
v0x15c29ac60_0 .net "ain", 7 0, L_0x14b615ad0;  1 drivers
v0x15c29ad20_0 .net "b", 6 0, L_0x14b615950;  1 drivers
v0x15c29ae00_0 .net "bin", 7 0, L_0x14b615bf0;  1 drivers
v0x15c29aea0_0 .net "c", 7 0, L_0x14b615d10;  alias, 1 drivers
L_0x14b615ad0 .concat [ 7 1 0 0], L_0x14b615e90, L_0x150043190;
L_0x14b615bf0 .concat [ 7 1 0 0], L_0x14b615950, L_0x1500431d8;
S_0x15c29a570 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15c29a1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x15c29a740 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x15c29a440_0 .net "a", 7 0, L_0x14b615ad0;  alias, 1 drivers
v0x15c29a890_0 .net "b", 7 0, L_0x14b615bf0;  alias, 1 drivers
v0x15c29a940_0 .net "c", 7 0, L_0x14b615d10;  alias, 1 drivers
L_0x14b615d10 .arith/sub 8, L_0x14b615ad0, L_0x14b615bf0;
S_0x15c29af90 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x15c286350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x15c29b150 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x150042968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c29b2c0_0 .net/2u *"_ivl_0", 0 0, L_0x150042968;  1 drivers
v0x15c29b380_0 .net *"_ivl_11", 4 0, L_0x14b60cbc0;  1 drivers
v0x15c29b420_0 .net *"_ivl_2", 4 0, L_0x14b60ca00;  1 drivers
L_0x1500429b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c29b4b0_0 .net/2u *"_ivl_4", 0 0, L_0x1500429b0;  1 drivers
v0x15c29b540_0 .net *"_ivl_6", 4 0, L_0x14b60caa0;  1 drivers
L_0x1500429f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15c29b610_0 .net *"_ivl_8", 4 0, L_0x1500429f8;  1 drivers
v0x15c29b6c0_0 .net "rc", 0 0, L_0x14b60c0a0;  alias, 1 drivers
v0x15c29b760_0 .net "regime", 3 0, L_0x14b60c290;  alias, 1 drivers
v0x15c29b810_0 .net "regime_N", 4 0, L_0x14b60ccc0;  alias, 1 drivers
L_0x14b60ca00 .concat [ 4 1 0 0], L_0x14b60c290, L_0x150042968;
L_0x14b60caa0 .concat [ 4 1 0 0], L_0x14b60c290, L_0x1500429b0;
L_0x14b60cbc0 .arith/sub 5, L_0x1500429f8, L_0x14b60caa0;
L_0x14b60ccc0 .functor MUXZ 5, L_0x14b60cbc0, L_0x14b60ca00, L_0x14b60c0a0, C4<>;
S_0x15c29b970 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x15c286350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x15c29b5d0 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x150042a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c29bc60_0 .net/2u *"_ivl_0", 0 0, L_0x150042a40;  1 drivers
v0x15c29bd20_0 .net *"_ivl_11", 4 0, L_0x14b60d020;  1 drivers
v0x15c29bdc0_0 .net *"_ivl_2", 4 0, L_0x14b60ce20;  1 drivers
L_0x150042a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c29be50_0 .net/2u *"_ivl_4", 0 0, L_0x150042a88;  1 drivers
v0x15c29bee0_0 .net *"_ivl_6", 4 0, L_0x14b60cf00;  1 drivers
L_0x150042ad0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15c29bfb0_0 .net *"_ivl_8", 4 0, L_0x150042ad0;  1 drivers
v0x15c29c060_0 .net "rc", 0 0, L_0x14b60bdf0;  alias, 1 drivers
v0x15c29c100_0 .net "regime", 3 0, L_0x14b60c140;  alias, 1 drivers
v0x15c29c1b0_0 .net "regime_N", 4 0, L_0x14b60d160;  alias, 1 drivers
L_0x14b60ce20 .concat [ 4 1 0 0], L_0x14b60c140, L_0x150042a40;
L_0x14b60cf00 .concat [ 4 1 0 0], L_0x14b60c140, L_0x150042a88;
L_0x14b60d020 .arith/sub 5, L_0x150042ad0, L_0x14b60cf00;
L_0x14b60d160 .functor MUXZ 5, L_0x14b60d020, L_0x14b60ce20, L_0x14b60bdf0, C4<>;
S_0x15c29c310 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x15c286350;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 8 "c";
P_0x15c29bf70 .param/l "N" 0 4 244, C4<0000000000000000000000000000000111>;
v0x15c29c510_0 .net *"_ivl_0", 7 0, L_0x14b6159f0;  1 drivers
L_0x150043268 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x15c29c650_0 .net *"_ivl_3", 6 0, L_0x150043268;  1 drivers
v0x15c29c700_0 .net "a", 7 0, L_0x14b615d10;  alias, 1 drivers
v0x15c29c7f0_0 .net "c", 7 0, L_0x14b616140;  alias, 1 drivers
v0x15c29c8a0_0 .net "mant_ovf", 0 0, L_0x14b6162c0;  1 drivers
L_0x14b6159f0 .concat [ 1 7 0 0], L_0x14b6162c0, L_0x150043268;
L_0x14b616140 .arith/sum 8, L_0x14b615d10, L_0x14b6159f0;
S_0x15c29c990 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x15c286350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_0x15c29cb50 .param/l "N" 0 4 231, +C4<00000000000000000000000000010000>;
v0x15c29e730_0 .net "a", 15 0, L_0x15c2f8560;  alias, 1 drivers
v0x15c29e820_0 .net "b", 15 0, L_0x14b60ece0;  alias, 1 drivers
v0x15c29e8b0_0 .net "c", 16 0, L_0x14b60f3d0;  alias, 1 drivers
v0x15c29e940_0 .net "c_add", 16 0, L_0x14b60efd0;  1 drivers
v0x15c29ea20_0 .net "c_sub", 16 0, L_0x14b60f2d0;  1 drivers
v0x15c29eb30_0 .net "op", 0 0, L_0x14b60bef0;  alias, 1 drivers
L_0x14b60f3d0 .functor MUXZ 17, L_0x14b60f2d0, L_0x14b60efd0, L_0x14b60bef0, C4<>;
S_0x15c29ccd0 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x15c29c990;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15c29cea0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x150042d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c29d490_0 .net/2u *"_ivl_0", 0 0, L_0x150042d10;  1 drivers
L_0x150042d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c29d550_0 .net/2u *"_ivl_4", 0 0, L_0x150042d58;  1 drivers
v0x15c29d5f0_0 .net "a", 15 0, L_0x15c2f8560;  alias, 1 drivers
v0x15c29d6a0_0 .net "ain", 16 0, L_0x14b60ed90;  1 drivers
v0x15c29d760_0 .net "b", 15 0, L_0x14b60ece0;  alias, 1 drivers
v0x15c29d830_0 .net "bin", 16 0, L_0x14b60eeb0;  1 drivers
v0x15c29d8e0_0 .net "c", 16 0, L_0x14b60efd0;  alias, 1 drivers
L_0x14b60ed90 .concat [ 16 1 0 0], L_0x15c2f8560, L_0x150042d10;
L_0x14b60eeb0 .concat [ 16 1 0 0], L_0x14b60ece0, L_0x150042d58;
S_0x15c29cfb0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x15c29ccd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15c29d180 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x15c29d290_0 .net "a", 16 0, L_0x14b60ed90;  alias, 1 drivers
v0x15c29d350_0 .net "b", 16 0, L_0x14b60eeb0;  alias, 1 drivers
v0x15c29d3f0_0 .net "c", 16 0, L_0x14b60efd0;  alias, 1 drivers
L_0x14b60efd0 .arith/sum 17, L_0x14b60ed90, L_0x14b60eeb0;
S_0x15c29d9d0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x15c29c990;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15c29dba0 .param/l "N" 0 4 195, +C4<00000000000000000000000000010000>;
L_0x150042da0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c29e1e0_0 .net/2u *"_ivl_0", 0 0, L_0x150042da0;  1 drivers
L_0x150042de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c29e2a0_0 .net/2u *"_ivl_4", 0 0, L_0x150042de8;  1 drivers
v0x15c29e340_0 .net "a", 15 0, L_0x15c2f8560;  alias, 1 drivers
v0x15c29e410_0 .net "ain", 16 0, L_0x14b60f0d0;  1 drivers
v0x15c29e4c0_0 .net "b", 15 0, L_0x14b60ece0;  alias, 1 drivers
v0x15c29e5d0_0 .net "bin", 16 0, L_0x14b60f1b0;  1 drivers
v0x15c29e660_0 .net "c", 16 0, L_0x14b60f2d0;  alias, 1 drivers
L_0x14b60f0d0 .concat [ 16 1 0 0], L_0x15c2f8560, L_0x150042da0;
L_0x14b60f1b0 .concat [ 16 1 0 0], L_0x14b60ece0, L_0x150042de8;
S_0x15c29dd10 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15c29d9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15c29ded0 .param/l "N" 0 4 215, +C4<00000000000000000000000000010000>;
v0x15c29dfe0_0 .net "a", 16 0, L_0x14b60f0d0;  alias, 1 drivers
v0x15c29e0a0_0 .net "b", 16 0, L_0x14b60f1b0;  alias, 1 drivers
v0x15c29e140_0 .net "c", 16 0, L_0x14b60f2d0;  alias, 1 drivers
L_0x14b60f2d0 .arith/sub 17, L_0x14b60f0d0, L_0x14b60f1b0;
S_0x15c29ebe0 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x15c286350;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15c29eda0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x1500434f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c29f3f0_0 .net/2u *"_ivl_0", 0 0, L_0x1500434f0;  1 drivers
L_0x150043538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c29f4b0_0 .net/2u *"_ivl_4", 0 0, L_0x150043538;  1 drivers
v0x15c29f550_0 .net "a", 15 0, L_0x14b619200;  1 drivers
v0x15c29f600_0 .net "ain", 16 0, L_0x14b618590;  1 drivers
v0x15c29f6c0_0 .net "b", 15 0, L_0x14b618b30;  alias, 1 drivers
v0x15c29f7a0_0 .net "bin", 16 0, L_0x14b6186b0;  1 drivers
v0x15c29f840_0 .net "c", 16 0, L_0x14b619100;  alias, 1 drivers
L_0x14b618590 .concat [ 16 1 0 0], L_0x14b619200, L_0x1500434f0;
L_0x14b6186b0 .concat [ 16 1 0 0], L_0x14b618b30, L_0x150043538;
S_0x15c29ef10 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x15c29ebe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15c29f0e0 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x15c29f1f0_0 .net "a", 16 0, L_0x14b618590;  alias, 1 drivers
v0x15c29f2b0_0 .net "b", 16 0, L_0x14b6186b0;  alias, 1 drivers
v0x15c29f350_0 .net "c", 16 0, L_0x14b619100;  alias, 1 drivers
L_0x14b619100 .arith/sum 17, L_0x14b618590, L_0x14b6186b0;
S_0x15c29f930 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x15c286350;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x15c29faf0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x15c29fb30 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x15c29fb70 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x15c2fa610 .functor BUFZ 16, L_0x15c2fa240, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15c2fa7a0 .functor NOT 16, L_0x15c2fa610, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1500422f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x15c2ff500 .functor XOR 1, L_0x15c2fa680, L_0x1500422f0, C4<0>, C4<0>;
v0x15c2af8e0_0 .net/2u *"_ivl_10", 0 0, L_0x1500422f0;  1 drivers
v0x15c2af990_0 .net *"_ivl_12", 0 0, L_0x15c2ff500;  1 drivers
L_0x150042338 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x15c2afa40_0 .net/2u *"_ivl_16", 3 0, L_0x150042338;  1 drivers
v0x15c2afb00_0 .net *"_ivl_18", 3 0, L_0x15c2ff750;  1 drivers
v0x15c2afbb0_0 .net *"_ivl_23", 13 0, L_0x14b604b20;  1 drivers
L_0x1500424a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c2afca0_0 .net/2u *"_ivl_24", 1 0, L_0x1500424a0;  1 drivers
v0x15c2afd50_0 .net *"_ivl_4", 15 0, L_0x15c2fa7a0;  1 drivers
v0x15c2afe00_0 .net *"_ivl_9", 14 0, L_0x15c2ff460;  1 drivers
v0x15c2afeb0_0 .net "exp", 1 0, L_0x14b604d20;  alias, 1 drivers
v0x15c2affc0_0 .net "in", 15 0, L_0x15c2fa240;  alias, 1 drivers
v0x15c2b0070_0 .net "k", 3 0, L_0x15c2ff2c0;  1 drivers
v0x15c2b0110_0 .net "mant", 13 0, L_0x14b604e50;  alias, 1 drivers
v0x15c2b01c0_0 .net "rc", 0 0, L_0x15c2fa680;  alias, 1 drivers
v0x15c2b0260_0 .net "regime", 3 0, L_0x15c2ff850;  alias, 1 drivers
v0x15c2b0310_0 .net "xin", 15 0, L_0x15c2fa610;  1 drivers
v0x15c2b03c0_0 .net "xin_r", 15 0, L_0x15c2fa810;  1 drivers
v0x15c2b0470_0 .net "xin_tmp", 15 0, L_0x14b604a30;  1 drivers
L_0x15c2fa680 .part L_0x15c2fa610, 14, 1;
L_0x15c2fa810 .functor MUXZ 16, L_0x15c2fa610, L_0x15c2fa7a0, L_0x15c2fa680, C4<>;
L_0x15c2ff460 .part L_0x15c2fa810, 0, 15;
L_0x15c2ff5f0 .concat [ 1 15 0 0], L_0x15c2ff500, L_0x15c2ff460;
L_0x15c2ff750 .arith/sub 4, L_0x15c2ff2c0, L_0x150042338;
L_0x15c2ff850 .functor MUXZ 4, L_0x15c2ff2c0, L_0x15c2ff750, L_0x15c2fa680, C4<>;
L_0x14b604b20 .part L_0x15c2fa610, 0, 14;
L_0x14b604c00 .concat [ 2 14 0 0], L_0x1500424a0, L_0x14b604b20;
L_0x14b604d20 .part L_0x14b604a30, 14, 2;
L_0x14b604e50 .part L_0x14b604a30, 0, 14;
S_0x15c29fd60 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x15c29f930;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c29fd60
v0x15c29fff0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.log2 ;
    %load/vec4 v0x15c29fff0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c29fff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_122.264 ;
    %load/vec4 v0x15c29fff0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_122.265, 5;
    %load/vec4 v0x15c29fff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c29fff0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_122.264;
T_122.265 ;
    %end;
S_0x15c2a00a0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x15c29f930;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x15c2a0270 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x15c2a02b0 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x14b604a30 .functor BUFZ 16, L_0x14b6044a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x150042458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2a13f0_0 .net *"_ivl_10", 0 0, L_0x150042458;  1 drivers
v0x15c2a14b0_0 .net *"_ivl_5", 0 0, L_0x14b6045c0;  1 drivers
v0x15c2a1560_0 .net *"_ivl_6", 15 0, L_0x14b604730;  1 drivers
v0x15c2a1620_0 .net *"_ivl_8", 14 0, L_0x14b604660;  1 drivers
v0x15c2a16d0_0 .net "a", 15 0, L_0x14b604c00;  1 drivers
v0x15c2a17c0_0 .net "b", 3 0, L_0x15c2ff2c0;  alias, 1 drivers
v0x15c2a1870_0 .net "c", 15 0, L_0x14b604a30;  alias, 1 drivers
v0x15c2a1920 .array "tmp", 0 3;
v0x15c2a1920_0 .net v0x15c2a1920 0, 15 0, L_0x14b604890; 1 drivers
v0x15c2a1920_1 .net v0x15c2a1920 1, 15 0, L_0x15c2ffbd0; 1 drivers
v0x15c2a1920_2 .net v0x15c2a1920 2, 15 0, L_0x14b604120; 1 drivers
v0x15c2a1920_3 .net v0x15c2a1920 3, 15 0, L_0x14b6044a0; 1 drivers
L_0x15c2ff970 .part L_0x15c2ff2c0, 1, 1;
L_0x15c2ffd30 .part L_0x15c2ff2c0, 2, 1;
L_0x14b604200 .part L_0x15c2ff2c0, 3, 1;
L_0x14b6045c0 .part L_0x15c2ff2c0, 0, 1;
L_0x14b604660 .part L_0x14b604c00, 0, 15;
L_0x14b604730 .concat [ 1 15 0 0], L_0x150042458, L_0x14b604660;
L_0x14b604890 .functor MUXZ 16, L_0x14b604c00, L_0x14b604730, L_0x14b6045c0, C4<>;
S_0x15c2a04a0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15c2a00a0;
 .timescale -9 -12;
P_0x15c2a0670 .param/l "i" 1 4 296, +C4<01>;
v0x15c2a0710_0 .net *"_ivl_1", 0 0, L_0x15c2ff970;  1 drivers
v0x15c2a07a0_0 .net *"_ivl_3", 15 0, L_0x15c2ffab0;  1 drivers
v0x15c2a0830_0 .net *"_ivl_5", 13 0, L_0x15c2ffa10;  1 drivers
L_0x150042380 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c2a08c0_0 .net *"_ivl_7", 1 0, L_0x150042380;  1 drivers
L_0x15c2ffa10 .part L_0x14b604890, 0, 14;
L_0x15c2ffab0 .concat [ 2 14 0 0], L_0x150042380, L_0x15c2ffa10;
L_0x15c2ffbd0 .functor MUXZ 16, L_0x14b604890, L_0x15c2ffab0, L_0x15c2ff970, C4<>;
S_0x15c2a0960 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15c2a00a0;
 .timescale -9 -12;
P_0x15c2a0b40 .param/l "i" 1 4 296, +C4<010>;
v0x15c2a0bd0_0 .net *"_ivl_1", 0 0, L_0x15c2ffd30;  1 drivers
v0x15c2a0c80_0 .net *"_ivl_3", 15 0, L_0x14b604080;  1 drivers
v0x15c2a0d30_0 .net *"_ivl_5", 11 0, L_0x15c2ffed0;  1 drivers
L_0x1500423c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15c2a0df0_0 .net *"_ivl_7", 3 0, L_0x1500423c8;  1 drivers
L_0x15c2ffed0 .part L_0x15c2ffbd0, 0, 12;
L_0x14b604080 .concat [ 4 12 0 0], L_0x1500423c8, L_0x15c2ffed0;
L_0x14b604120 .functor MUXZ 16, L_0x15c2ffbd0, L_0x14b604080, L_0x15c2ffd30, C4<>;
S_0x15c2a0ea0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15c2a00a0;
 .timescale -9 -12;
P_0x15c2a1090 .param/l "i" 1 4 296, +C4<011>;
v0x15c2a1120_0 .net *"_ivl_1", 0 0, L_0x14b604200;  1 drivers
v0x15c2a11d0_0 .net *"_ivl_3", 15 0, L_0x14b604380;  1 drivers
v0x15c2a1280_0 .net *"_ivl_5", 7 0, L_0x14b6042a0;  1 drivers
L_0x150042410 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15c2a1340_0 .net *"_ivl_7", 7 0, L_0x150042410;  1 drivers
L_0x14b6042a0 .part L_0x14b604120, 0, 8;
L_0x14b604380 .concat [ 8 8 0 0], L_0x150042410, L_0x14b6042a0;
L_0x14b6044a0 .functor MUXZ 16, L_0x14b604120, L_0x14b604380, L_0x14b604200, C4<>;
S_0x15c2a1a50 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x15c29f930;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x15c2a1c10 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x15c2a1c50 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x15c2af680_0 .net "in", 15 0, L_0x15c2ff5f0;  1 drivers
v0x15c2af750_0 .net "out", 3 0, L_0x15c2ff2c0;  alias, 1 drivers
v0x15c2af820_0 .net "vld", 0 0, L_0x15c2ff010;  1 drivers
S_0x15c2a1e00 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15c2a1a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2a1cd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15c2a1d10 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15c2af100_0 .net "in", 15 0, L_0x15c2ff5f0;  alias, 1 drivers
v0x15c2af1c0_0 .net "out", 3 0, L_0x15c2ff2c0;  alias, 1 drivers
v0x15c2af280_0 .net "vld", 0 0, L_0x15c2ff010;  alias, 1 drivers
L_0x15c2fcbe0 .part L_0x15c2ff5f0, 0, 8;
L_0x15c2fef70 .part L_0x15c2ff5f0, 8, 8;
S_0x15c2a2180 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2a1e00;
 .timescale -9 -12;
L_0x15c2ff010 .functor OR 1, L_0x15c2fc7d0, L_0x15c2feb60, C4<0>, C4<0>;
L_0x1500422a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2ae900_0 .net/2u *"_ivl_4", 0 0, L_0x1500422a8;  1 drivers
v0x15c2ae9c0_0 .net *"_ivl_6", 3 0, L_0x15c2ff0c0;  1 drivers
v0x15c2aea60_0 .net *"_ivl_8", 3 0, L_0x15c2ff1a0;  1 drivers
v0x15c2aeb10_0 .net "out_h", 2 0, L_0x15c2fee10;  1 drivers
v0x15c2aebd0_0 .net "out_l", 2 0, L_0x15c2fca80;  1 drivers
v0x15c2aeca0_0 .net "out_vh", 0 0, L_0x15c2feb60;  1 drivers
v0x15c2aed50_0 .net "out_vl", 0 0, L_0x15c2fc7d0;  1 drivers
L_0x15c2ff0c0 .concat [ 3 1 0 0], L_0x15c2fee10, L_0x1500422a8;
L_0x15c2ff1a0 .concat [ 3 1 0 0], L_0x15c2fca80, L_0x15c2fc7d0;
L_0x15c2ff2c0 .functor MUXZ 4, L_0x15c2ff1a0, L_0x15c2ff0c0, L_0x15c2feb60, C4<>;
S_0x15c2a2350 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2a2180;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2a2010 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c2a2050 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c2a8390_0 .net "in", 7 0, L_0x15c2fef70;  1 drivers
v0x15c2a8450_0 .net "out", 2 0, L_0x15c2fee10;  alias, 1 drivers
v0x15c2a8500_0 .net "vld", 0 0, L_0x15c2feb60;  alias, 1 drivers
L_0x15c2fdb50 .part L_0x15c2fef70, 0, 4;
L_0x15c2fea80 .part L_0x15c2fef70, 4, 4;
S_0x15c2a26d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2a2350;
 .timescale -9 -12;
L_0x15c2feb60 .functor OR 1, L_0x15c2fd740, L_0x15c2fe670, C4<0>, C4<0>;
L_0x150042260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2a7b90_0 .net/2u *"_ivl_4", 0 0, L_0x150042260;  1 drivers
v0x15c2a7c50_0 .net *"_ivl_6", 2 0, L_0x15c2fec10;  1 drivers
v0x15c2a7cf0_0 .net *"_ivl_8", 2 0, L_0x15c2fecf0;  1 drivers
v0x15c2a7da0_0 .net "out_h", 1 0, L_0x15c2fe920;  1 drivers
v0x15c2a7e60_0 .net "out_l", 1 0, L_0x15c2fd9f0;  1 drivers
v0x15c2a7f30_0 .net "out_vh", 0 0, L_0x15c2fe670;  1 drivers
v0x15c2a7fe0_0 .net "out_vl", 0 0, L_0x15c2fd740;  1 drivers
L_0x15c2fec10 .concat [ 2 1 0 0], L_0x15c2fe920, L_0x150042260;
L_0x15c2fecf0 .concat [ 2 1 0 0], L_0x15c2fd9f0, L_0x15c2fd740;
L_0x15c2fee10 .functor MUXZ 3, L_0x15c2fecf0, L_0x15c2fec10, L_0x15c2fe670, C4<>;
S_0x15c2a28a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2a26d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2a2560 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c2a25a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c2a4f80_0 .net "in", 3 0, L_0x15c2fea80;  1 drivers
v0x15c2a5040_0 .net "out", 1 0, L_0x15c2fe920;  alias, 1 drivers
v0x15c2a50f0_0 .net "vld", 0 0, L_0x15c2fe670;  alias, 1 drivers
L_0x15c2fe030 .part L_0x15c2fea80, 0, 2;
L_0x15c2fe550 .part L_0x15c2fea80, 2, 2;
S_0x15c2a2c20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2a28a0;
 .timescale -9 -12;
L_0x15c2fe670 .functor OR 1, L_0x15c2fdbf0, L_0x15c2fe150, C4<0>, C4<0>;
L_0x150042218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2a4780_0 .net/2u *"_ivl_4", 0 0, L_0x150042218;  1 drivers
v0x15c2a4840_0 .net *"_ivl_6", 1 0, L_0x15c2fe720;  1 drivers
v0x15c2a48e0_0 .net *"_ivl_8", 1 0, L_0x15c2fe800;  1 drivers
v0x15c2a4990_0 .net "out_h", 0 0, L_0x15c2fe420;  1 drivers
v0x15c2a4a50_0 .net "out_l", 0 0, L_0x15c2fdf00;  1 drivers
v0x15c2a4b20_0 .net "out_vh", 0 0, L_0x15c2fe150;  1 drivers
v0x15c2a4bd0_0 .net "out_vl", 0 0, L_0x15c2fdbf0;  1 drivers
L_0x15c2fe720 .concat [ 1 1 0 0], L_0x15c2fe420, L_0x150042218;
L_0x15c2fe800 .concat [ 1 1 0 0], L_0x15c2fdf00, L_0x15c2fdbf0;
L_0x15c2fe920 .functor MUXZ 2, L_0x15c2fe800, L_0x15c2fe720, L_0x15c2fe150, C4<>;
S_0x15c2a2df0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2a2c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2a2ab0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2a2af0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2a3820_0 .net "in", 1 0, L_0x15c2fe550;  1 drivers
v0x15c2a38e0_0 .net "out", 0 0, L_0x15c2fe420;  alias, 1 drivers
v0x15c2a3990_0 .net "vld", 0 0, L_0x15c2fe150;  alias, 1 drivers
L_0x15c2fe1f0 .part L_0x15c2fe550, 1, 1;
L_0x15c2fe380 .part L_0x15c2fe550, 0, 1;
S_0x15c2a3170 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2a2df0;
 .timescale -9 -12;
L_0x15c2fe2d0 .functor NOT 1, L_0x15c2fe1f0, C4<0>, C4<0>, C4<0>;
L_0x15c2fe420 .functor AND 1, L_0x15c2fe2d0, L_0x15c2fe380, C4<1>, C4<1>;
v0x15c2a3340_0 .net *"_ivl_2", 0 0, L_0x15c2fe1f0;  1 drivers
v0x15c2a3400_0 .net *"_ivl_3", 0 0, L_0x15c2fe2d0;  1 drivers
v0x15c2a34a0_0 .net *"_ivl_5", 0 0, L_0x15c2fe380;  1 drivers
L_0x15c2fe150 .reduce/or L_0x15c2fe550;
S_0x15c2a3530 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2a2df0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2a3530
v0x15c2a3780_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c2a3780_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2a3780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_123.266 ;
    %load/vec4 v0x15c2a3780_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_123.267, 5;
    %load/vec4 v0x15c2a3780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2a3780_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_123.266;
T_123.267 ;
    %end;
S_0x15c2a3a90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2a2c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2a3c60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2a3ca0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2a4510_0 .net "in", 1 0, L_0x15c2fe030;  1 drivers
v0x15c2a45d0_0 .net "out", 0 0, L_0x15c2fdf00;  alias, 1 drivers
v0x15c2a4680_0 .net "vld", 0 0, L_0x15c2fdbf0;  alias, 1 drivers
L_0x15c2fdcd0 .part L_0x15c2fe030, 1, 1;
L_0x15c2fde60 .part L_0x15c2fe030, 0, 1;
S_0x15c2a3e70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2a3a90;
 .timescale -9 -12;
L_0x15c2fddb0 .functor NOT 1, L_0x15c2fdcd0, C4<0>, C4<0>, C4<0>;
L_0x15c2fdf00 .functor AND 1, L_0x15c2fddb0, L_0x15c2fde60, C4<1>, C4<1>;
v0x15c2a4030_0 .net *"_ivl_2", 0 0, L_0x15c2fdcd0;  1 drivers
v0x15c2a40f0_0 .net *"_ivl_3", 0 0, L_0x15c2fddb0;  1 drivers
v0x15c2a4190_0 .net *"_ivl_5", 0 0, L_0x15c2fde60;  1 drivers
L_0x15c2fdbf0 .reduce/or L_0x15c2fe030;
S_0x15c2a4220 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2a3a90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2a4220
v0x15c2a4470_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c2a4470_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2a4470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_124.268 ;
    %load/vec4 v0x15c2a4470_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_124.269, 5;
    %load/vec4 v0x15c2a4470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2a4470_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_124.268;
T_124.269 ;
    %end;
S_0x15c2a4c80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2a28a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2a4c80
v0x15c2a4ed0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c2a4ed0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2a4ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_125.270 ;
    %load/vec4 v0x15c2a4ed0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_125.271, 5;
    %load/vec4 v0x15c2a4ed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2a4ed0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_125.270;
T_125.271 ;
    %end;
S_0x15c2a51f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2a26d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2a53c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c2a5400 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c2a7920_0 .net "in", 3 0, L_0x15c2fdb50;  1 drivers
v0x15c2a79e0_0 .net "out", 1 0, L_0x15c2fd9f0;  alias, 1 drivers
v0x15c2a7a90_0 .net "vld", 0 0, L_0x15c2fd740;  alias, 1 drivers
L_0x15c2fd100 .part L_0x15c2fdb50, 0, 2;
L_0x15c2fd620 .part L_0x15c2fdb50, 2, 2;
S_0x15c2a55d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2a51f0;
 .timescale -9 -12;
L_0x15c2fd740 .functor OR 1, L_0x15c2fccc0, L_0x15c2fd220, C4<0>, C4<0>;
L_0x1500421d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2a7120_0 .net/2u *"_ivl_4", 0 0, L_0x1500421d0;  1 drivers
v0x15c2a71e0_0 .net *"_ivl_6", 1 0, L_0x15c2fd7f0;  1 drivers
v0x15c2a7280_0 .net *"_ivl_8", 1 0, L_0x15c2fd8d0;  1 drivers
v0x15c2a7330_0 .net "out_h", 0 0, L_0x15c2fd4f0;  1 drivers
v0x15c2a73f0_0 .net "out_l", 0 0, L_0x15c2fcfd0;  1 drivers
v0x15c2a74c0_0 .net "out_vh", 0 0, L_0x15c2fd220;  1 drivers
v0x15c2a7570_0 .net "out_vl", 0 0, L_0x15c2fccc0;  1 drivers
L_0x15c2fd7f0 .concat [ 1 1 0 0], L_0x15c2fd4f0, L_0x1500421d0;
L_0x15c2fd8d0 .concat [ 1 1 0 0], L_0x15c2fcfd0, L_0x15c2fccc0;
L_0x15c2fd9f0 .functor MUXZ 2, L_0x15c2fd8d0, L_0x15c2fd7f0, L_0x15c2fd220, C4<>;
S_0x15c2a5790 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2a55d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2a5480 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2a54c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2a61c0_0 .net "in", 1 0, L_0x15c2fd620;  1 drivers
v0x15c2a6280_0 .net "out", 0 0, L_0x15c2fd4f0;  alias, 1 drivers
v0x15c2a6330_0 .net "vld", 0 0, L_0x15c2fd220;  alias, 1 drivers
L_0x15c2fd2c0 .part L_0x15c2fd620, 1, 1;
L_0x15c2fd450 .part L_0x15c2fd620, 0, 1;
S_0x15c2a5b10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2a5790;
 .timescale -9 -12;
L_0x15c2fd3a0 .functor NOT 1, L_0x15c2fd2c0, C4<0>, C4<0>, C4<0>;
L_0x15c2fd4f0 .functor AND 1, L_0x15c2fd3a0, L_0x15c2fd450, C4<1>, C4<1>;
v0x15c2a5ce0_0 .net *"_ivl_2", 0 0, L_0x15c2fd2c0;  1 drivers
v0x15c2a5da0_0 .net *"_ivl_3", 0 0, L_0x15c2fd3a0;  1 drivers
v0x15c2a5e40_0 .net *"_ivl_5", 0 0, L_0x15c2fd450;  1 drivers
L_0x15c2fd220 .reduce/or L_0x15c2fd620;
S_0x15c2a5ed0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2a5790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2a5ed0
v0x15c2a6120_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c2a6120_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2a6120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_126.272 ;
    %load/vec4 v0x15c2a6120_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_126.273, 5;
    %load/vec4 v0x15c2a6120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2a6120_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_126.272;
T_126.273 ;
    %end;
S_0x15c2a6430 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2a55d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2a6600 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2a6640 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2a6eb0_0 .net "in", 1 0, L_0x15c2fd100;  1 drivers
v0x15c2a6f70_0 .net "out", 0 0, L_0x15c2fcfd0;  alias, 1 drivers
v0x15c2a7020_0 .net "vld", 0 0, L_0x15c2fccc0;  alias, 1 drivers
L_0x15c2fcda0 .part L_0x15c2fd100, 1, 1;
L_0x15c2fcf30 .part L_0x15c2fd100, 0, 1;
S_0x15c2a6810 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2a6430;
 .timescale -9 -12;
L_0x15c2fce80 .functor NOT 1, L_0x15c2fcda0, C4<0>, C4<0>, C4<0>;
L_0x15c2fcfd0 .functor AND 1, L_0x15c2fce80, L_0x15c2fcf30, C4<1>, C4<1>;
v0x15c2a69d0_0 .net *"_ivl_2", 0 0, L_0x15c2fcda0;  1 drivers
v0x15c2a6a90_0 .net *"_ivl_3", 0 0, L_0x15c2fce80;  1 drivers
v0x15c2a6b30_0 .net *"_ivl_5", 0 0, L_0x15c2fcf30;  1 drivers
L_0x15c2fccc0 .reduce/or L_0x15c2fd100;
S_0x15c2a6bc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2a6430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2a6bc0
v0x15c2a6e10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c2a6e10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2a6e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_127.274 ;
    %load/vec4 v0x15c2a6e10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_127.275, 5;
    %load/vec4 v0x15c2a6e10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2a6e10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_127.274;
T_127.275 ;
    %end;
S_0x15c2a7620 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2a51f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2a7620
v0x15c2a7870_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c2a7870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2a7870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_128.276 ;
    %load/vec4 v0x15c2a7870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_128.277, 5;
    %load/vec4 v0x15c2a7870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2a7870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_128.276;
T_128.277 ;
    %end;
S_0x15c2a8090 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2a2350;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2a8090
v0x15c2a82e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x15c2a82e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2a82e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_129.278 ;
    %load/vec4 v0x15c2a82e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_129.279, 5;
    %load/vec4 v0x15c2a82e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2a82e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_129.278;
T_129.279 ;
    %end;
S_0x15c2a8600 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2a2180;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2a87d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c2a8810 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c2ae690_0 .net "in", 7 0, L_0x15c2fcbe0;  1 drivers
v0x15c2ae750_0 .net "out", 2 0, L_0x15c2fca80;  alias, 1 drivers
v0x15c2ae800_0 .net "vld", 0 0, L_0x15c2fc7d0;  alias, 1 drivers
L_0x15c2fb7c0 .part L_0x15c2fcbe0, 0, 4;
L_0x15c2fc6f0 .part L_0x15c2fcbe0, 4, 4;
S_0x15c2a89e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2a8600;
 .timescale -9 -12;
L_0x15c2fc7d0 .functor OR 1, L_0x15c2fb3b0, L_0x15c2fc2e0, C4<0>, C4<0>;
L_0x150042188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2ade90_0 .net/2u *"_ivl_4", 0 0, L_0x150042188;  1 drivers
v0x15c2adf50_0 .net *"_ivl_6", 2 0, L_0x15c2fc880;  1 drivers
v0x15c2adff0_0 .net *"_ivl_8", 2 0, L_0x15c2fc960;  1 drivers
v0x15c2ae0a0_0 .net "out_h", 1 0, L_0x15c2fc590;  1 drivers
v0x15c2ae160_0 .net "out_l", 1 0, L_0x15c2fb660;  1 drivers
v0x15c2ae230_0 .net "out_vh", 0 0, L_0x15c2fc2e0;  1 drivers
v0x15c2ae2e0_0 .net "out_vl", 0 0, L_0x15c2fb3b0;  1 drivers
L_0x15c2fc880 .concat [ 2 1 0 0], L_0x15c2fc590, L_0x150042188;
L_0x15c2fc960 .concat [ 2 1 0 0], L_0x15c2fb660, L_0x15c2fb3b0;
L_0x15c2fca80 .functor MUXZ 3, L_0x15c2fc960, L_0x15c2fc880, L_0x15c2fc2e0, C4<>;
S_0x15c2a8ba0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2a89e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2a8890 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c2a88d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c2ab280_0 .net "in", 3 0, L_0x15c2fc6f0;  1 drivers
v0x15c2ab340_0 .net "out", 1 0, L_0x15c2fc590;  alias, 1 drivers
v0x15c2ab3f0_0 .net "vld", 0 0, L_0x15c2fc2e0;  alias, 1 drivers
L_0x15c2fbca0 .part L_0x15c2fc6f0, 0, 2;
L_0x15c2fc1c0 .part L_0x15c2fc6f0, 2, 2;
S_0x15c2a8f20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2a8ba0;
 .timescale -9 -12;
L_0x15c2fc2e0 .functor OR 1, L_0x15c2fb860, L_0x15c2fbdc0, C4<0>, C4<0>;
L_0x150042140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2aaa80_0 .net/2u *"_ivl_4", 0 0, L_0x150042140;  1 drivers
v0x15c2aab40_0 .net *"_ivl_6", 1 0, L_0x15c2fc390;  1 drivers
v0x15c2aabe0_0 .net *"_ivl_8", 1 0, L_0x15c2fc470;  1 drivers
v0x15c2aac90_0 .net "out_h", 0 0, L_0x15c2fc090;  1 drivers
v0x15c2aad50_0 .net "out_l", 0 0, L_0x15c2fbb70;  1 drivers
v0x15c2aae20_0 .net "out_vh", 0 0, L_0x15c2fbdc0;  1 drivers
v0x15c2aaed0_0 .net "out_vl", 0 0, L_0x15c2fb860;  1 drivers
L_0x15c2fc390 .concat [ 1 1 0 0], L_0x15c2fc090, L_0x150042140;
L_0x15c2fc470 .concat [ 1 1 0 0], L_0x15c2fbb70, L_0x15c2fb860;
L_0x15c2fc590 .functor MUXZ 2, L_0x15c2fc470, L_0x15c2fc390, L_0x15c2fbdc0, C4<>;
S_0x15c2a90f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2a8f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2a8db0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2a8df0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2a9b20_0 .net "in", 1 0, L_0x15c2fc1c0;  1 drivers
v0x15c2a9be0_0 .net "out", 0 0, L_0x15c2fc090;  alias, 1 drivers
v0x15c2a9c90_0 .net "vld", 0 0, L_0x15c2fbdc0;  alias, 1 drivers
L_0x15c2fbe60 .part L_0x15c2fc1c0, 1, 1;
L_0x15c2fbff0 .part L_0x15c2fc1c0, 0, 1;
S_0x15c2a9470 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2a90f0;
 .timescale -9 -12;
L_0x15c2fbf40 .functor NOT 1, L_0x15c2fbe60, C4<0>, C4<0>, C4<0>;
L_0x15c2fc090 .functor AND 1, L_0x15c2fbf40, L_0x15c2fbff0, C4<1>, C4<1>;
v0x15c2a9640_0 .net *"_ivl_2", 0 0, L_0x15c2fbe60;  1 drivers
v0x15c2a9700_0 .net *"_ivl_3", 0 0, L_0x15c2fbf40;  1 drivers
v0x15c2a97a0_0 .net *"_ivl_5", 0 0, L_0x15c2fbff0;  1 drivers
L_0x15c2fbdc0 .reduce/or L_0x15c2fc1c0;
S_0x15c2a9830 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2a90f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2a9830
v0x15c2a9a80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c2a9a80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2a9a80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_130.280 ;
    %load/vec4 v0x15c2a9a80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_130.281, 5;
    %load/vec4 v0x15c2a9a80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2a9a80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_130.280;
T_130.281 ;
    %end;
S_0x15c2a9d90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2a8f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2a9f60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2a9fa0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2aa810_0 .net "in", 1 0, L_0x15c2fbca0;  1 drivers
v0x15c2aa8d0_0 .net "out", 0 0, L_0x15c2fbb70;  alias, 1 drivers
v0x15c2aa980_0 .net "vld", 0 0, L_0x15c2fb860;  alias, 1 drivers
L_0x15c2fb940 .part L_0x15c2fbca0, 1, 1;
L_0x15c2fbad0 .part L_0x15c2fbca0, 0, 1;
S_0x15c2aa170 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2a9d90;
 .timescale -9 -12;
L_0x15c2fba20 .functor NOT 1, L_0x15c2fb940, C4<0>, C4<0>, C4<0>;
L_0x15c2fbb70 .functor AND 1, L_0x15c2fba20, L_0x15c2fbad0, C4<1>, C4<1>;
v0x15c2aa330_0 .net *"_ivl_2", 0 0, L_0x15c2fb940;  1 drivers
v0x15c2aa3f0_0 .net *"_ivl_3", 0 0, L_0x15c2fba20;  1 drivers
v0x15c2aa490_0 .net *"_ivl_5", 0 0, L_0x15c2fbad0;  1 drivers
L_0x15c2fb860 .reduce/or L_0x15c2fbca0;
S_0x15c2aa520 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2a9d90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2aa520
v0x15c2aa770_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c2aa770_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2aa770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_131.282 ;
    %load/vec4 v0x15c2aa770_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_131.283, 5;
    %load/vec4 v0x15c2aa770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2aa770_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_131.282;
T_131.283 ;
    %end;
S_0x15c2aaf80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2a8ba0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2aaf80
v0x15c2ab1d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c2ab1d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2ab1d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_132.284 ;
    %load/vec4 v0x15c2ab1d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_132.285, 5;
    %load/vec4 v0x15c2ab1d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2ab1d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_132.284;
T_132.285 ;
    %end;
S_0x15c2ab4f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2a89e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2ab6c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c2ab700 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c2adc20_0 .net "in", 3 0, L_0x15c2fb7c0;  1 drivers
v0x15c2adce0_0 .net "out", 1 0, L_0x15c2fb660;  alias, 1 drivers
v0x15c2add90_0 .net "vld", 0 0, L_0x15c2fb3b0;  alias, 1 drivers
L_0x15c2fad70 .part L_0x15c2fb7c0, 0, 2;
L_0x15c2fb290 .part L_0x15c2fb7c0, 2, 2;
S_0x15c2ab8d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2ab4f0;
 .timescale -9 -12;
L_0x15c2fb3b0 .functor OR 1, L_0x15c2fa930, L_0x15c2fae90, C4<0>, C4<0>;
L_0x1500420f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2ad420_0 .net/2u *"_ivl_4", 0 0, L_0x1500420f8;  1 drivers
v0x15c2ad4e0_0 .net *"_ivl_6", 1 0, L_0x15c2fb460;  1 drivers
v0x15c2ad580_0 .net *"_ivl_8", 1 0, L_0x15c2fb540;  1 drivers
v0x15c2ad630_0 .net "out_h", 0 0, L_0x15c2fb160;  1 drivers
v0x15c2ad6f0_0 .net "out_l", 0 0, L_0x15c2fac40;  1 drivers
v0x15c2ad7c0_0 .net "out_vh", 0 0, L_0x15c2fae90;  1 drivers
v0x15c2ad870_0 .net "out_vl", 0 0, L_0x15c2fa930;  1 drivers
L_0x15c2fb460 .concat [ 1 1 0 0], L_0x15c2fb160, L_0x1500420f8;
L_0x15c2fb540 .concat [ 1 1 0 0], L_0x15c2fac40, L_0x15c2fa930;
L_0x15c2fb660 .functor MUXZ 2, L_0x15c2fb540, L_0x15c2fb460, L_0x15c2fae90, C4<>;
S_0x15c2aba90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2ab8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2ab780 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2ab7c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2ac4c0_0 .net "in", 1 0, L_0x15c2fb290;  1 drivers
v0x15c2ac580_0 .net "out", 0 0, L_0x15c2fb160;  alias, 1 drivers
v0x15c2ac630_0 .net "vld", 0 0, L_0x15c2fae90;  alias, 1 drivers
L_0x15c2faf30 .part L_0x15c2fb290, 1, 1;
L_0x15c2fb0c0 .part L_0x15c2fb290, 0, 1;
S_0x15c2abe10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2aba90;
 .timescale -9 -12;
L_0x15c2fb010 .functor NOT 1, L_0x15c2faf30, C4<0>, C4<0>, C4<0>;
L_0x15c2fb160 .functor AND 1, L_0x15c2fb010, L_0x15c2fb0c0, C4<1>, C4<1>;
v0x15c2abfe0_0 .net *"_ivl_2", 0 0, L_0x15c2faf30;  1 drivers
v0x15c2ac0a0_0 .net *"_ivl_3", 0 0, L_0x15c2fb010;  1 drivers
v0x15c2ac140_0 .net *"_ivl_5", 0 0, L_0x15c2fb0c0;  1 drivers
L_0x15c2fae90 .reduce/or L_0x15c2fb290;
S_0x15c2ac1d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2aba90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2ac1d0
v0x15c2ac420_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c2ac420_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2ac420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_133.286 ;
    %load/vec4 v0x15c2ac420_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_133.287, 5;
    %load/vec4 v0x15c2ac420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2ac420_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_133.286;
T_133.287 ;
    %end;
S_0x15c2ac730 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2ab8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2ac900 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2ac940 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2ad1b0_0 .net "in", 1 0, L_0x15c2fad70;  1 drivers
v0x15c2ad270_0 .net "out", 0 0, L_0x15c2fac40;  alias, 1 drivers
v0x15c2ad320_0 .net "vld", 0 0, L_0x15c2fa930;  alias, 1 drivers
L_0x15c2faa10 .part L_0x15c2fad70, 1, 1;
L_0x15c2faba0 .part L_0x15c2fad70, 0, 1;
S_0x15c2acb10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2ac730;
 .timescale -9 -12;
L_0x15c2faaf0 .functor NOT 1, L_0x15c2faa10, C4<0>, C4<0>, C4<0>;
L_0x15c2fac40 .functor AND 1, L_0x15c2faaf0, L_0x15c2faba0, C4<1>, C4<1>;
v0x15c2accd0_0 .net *"_ivl_2", 0 0, L_0x15c2faa10;  1 drivers
v0x15c2acd90_0 .net *"_ivl_3", 0 0, L_0x15c2faaf0;  1 drivers
v0x15c2ace30_0 .net *"_ivl_5", 0 0, L_0x15c2faba0;  1 drivers
L_0x15c2fa930 .reduce/or L_0x15c2fad70;
S_0x15c2acec0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2ac730;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2acec0
v0x15c2ad110_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c2ad110_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2ad110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_134.288 ;
    %load/vec4 v0x15c2ad110_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_134.289, 5;
    %load/vec4 v0x15c2ad110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2ad110_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_134.288;
T_134.289 ;
    %end;
S_0x15c2ad920 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2ab4f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2ad920
v0x15c2adb70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c2adb70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2adb70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_135.290 ;
    %load/vec4 v0x15c2adb70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_135.291, 5;
    %load/vec4 v0x15c2adb70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2adb70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_135.290;
T_135.291 ;
    %end;
S_0x15c2ae390 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2a8600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2ae390
v0x15c2ae5e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x15c2ae5e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2ae5e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_136.292 ;
    %load/vec4 v0x15c2ae5e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_136.293, 5;
    %load/vec4 v0x15c2ae5e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2ae5e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_136.292;
T_136.293 ;
    %end;
S_0x15c2aee00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2a1e00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2aee00
v0x15c2af050_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x15c2af050_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2af050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_137.294 ;
    %load/vec4 v0x15c2af050_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_137.295, 5;
    %load/vec4 v0x15c2af050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2af050_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_137.294;
T_137.295 ;
    %end;
S_0x15c2af370 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15c2a1a50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2af370
v0x15c2af5d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x15c2af5d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2af5d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_138.296 ;
    %load/vec4 v0x15c2af5d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_138.297, 5;
    %load/vec4 v0x15c2af5d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2af5d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_138.296;
T_138.297 ;
    %end;
S_0x15c2b0600 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x15c286350;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x15c2b07c0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x15c2b0800 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x15c2b0840 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x14b604f70 .functor BUFZ 16, L_0x15c2fa4a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14b6050c0 .functor NOT 16, L_0x14b604f70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1500426e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14b609e20 .functor XOR 1, L_0x14b604fe0, L_0x1500426e0, C4<0>, C4<0>;
v0x15c2c0580_0 .net/2u *"_ivl_10", 0 0, L_0x1500426e0;  1 drivers
v0x15c2c0630_0 .net *"_ivl_12", 0 0, L_0x14b609e20;  1 drivers
L_0x150042728 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x15c2c06e0_0 .net/2u *"_ivl_16", 3 0, L_0x150042728;  1 drivers
v0x15c2c07a0_0 .net *"_ivl_18", 3 0, L_0x14b60a070;  1 drivers
v0x15c2c0850_0 .net *"_ivl_23", 13 0, L_0x14b60b3b0;  1 drivers
L_0x150042890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c2c0940_0 .net/2u *"_ivl_24", 1 0, L_0x150042890;  1 drivers
v0x15c2c09f0_0 .net *"_ivl_4", 15 0, L_0x14b6050c0;  1 drivers
v0x15c2c0aa0_0 .net *"_ivl_9", 14 0, L_0x14b609d80;  1 drivers
v0x15c2c0b50_0 .net "exp", 1 0, L_0x14b60b5b0;  alias, 1 drivers
v0x15c2c0c60_0 .net "in", 15 0, L_0x15c2fa4a0;  alias, 1 drivers
v0x15c2c0d10_0 .net "k", 3 0, L_0x14b609be0;  1 drivers
v0x15c2c0db0_0 .net "mant", 13 0, L_0x14b60b6e0;  alias, 1 drivers
v0x15c2c0e60_0 .net "rc", 0 0, L_0x14b604fe0;  alias, 1 drivers
v0x15c2c0f00_0 .net "regime", 3 0, L_0x14b60a170;  alias, 1 drivers
v0x15c2c0fb0_0 .net "xin", 15 0, L_0x14b604f70;  1 drivers
v0x15c2c1060_0 .net "xin_r", 15 0, L_0x14b605130;  1 drivers
v0x15c2c1110_0 .net "xin_tmp", 15 0, L_0x14b60b2c0;  1 drivers
L_0x14b604fe0 .part L_0x14b604f70, 14, 1;
L_0x14b605130 .functor MUXZ 16, L_0x14b604f70, L_0x14b6050c0, L_0x14b604fe0, C4<>;
L_0x14b609d80 .part L_0x14b605130, 0, 15;
L_0x14b609f10 .concat [ 1 15 0 0], L_0x14b609e20, L_0x14b609d80;
L_0x14b60a070 .arith/sub 4, L_0x14b609be0, L_0x150042728;
L_0x14b60a170 .functor MUXZ 4, L_0x14b609be0, L_0x14b60a070, L_0x14b604fe0, C4<>;
L_0x14b60b3b0 .part L_0x14b604f70, 0, 14;
L_0x14b60b490 .concat [ 2 14 0 0], L_0x150042890, L_0x14b60b3b0;
L_0x14b60b5b0 .part L_0x14b60b2c0, 14, 2;
L_0x14b60b6e0 .part L_0x14b60b2c0, 0, 14;
S_0x15c2b0a10 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x15c2b0600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2b0a10
v0x15c2b0c90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.log2 ;
    %load/vec4 v0x15c2b0c90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2b0c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_139.298 ;
    %load/vec4 v0x15c2b0c90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_139.299, 5;
    %load/vec4 v0x15c2b0c90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2b0c90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_139.298;
T_139.299 ;
    %end;
S_0x15c2b0d40 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x15c2b0600;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x15c2b0f10 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x15c2b0f50 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x14b60b2c0 .functor BUFZ 16, L_0x14b60ad30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x150042848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2b2090_0 .net *"_ivl_10", 0 0, L_0x150042848;  1 drivers
v0x15c2b2150_0 .net *"_ivl_5", 0 0, L_0x14b60ae50;  1 drivers
v0x15c2b2200_0 .net *"_ivl_6", 15 0, L_0x14b60afc0;  1 drivers
v0x15c2b22c0_0 .net *"_ivl_8", 14 0, L_0x14b60aef0;  1 drivers
v0x15c2b2370_0 .net "a", 15 0, L_0x14b60b490;  1 drivers
v0x15c2b2460_0 .net "b", 3 0, L_0x14b609be0;  alias, 1 drivers
v0x15c2b2510_0 .net "c", 15 0, L_0x14b60b2c0;  alias, 1 drivers
v0x15c2b25c0 .array "tmp", 0 3;
v0x15c2b25c0_0 .net v0x15c2b25c0 0, 15 0, L_0x14b60b120; 1 drivers
v0x15c2b25c0_1 .net v0x15c2b25c0 1, 15 0, L_0x14b60a4f0; 1 drivers
v0x15c2b25c0_2 .net v0x15c2b25c0 2, 15 0, L_0x14b60a970; 1 drivers
v0x15c2b25c0_3 .net v0x15c2b25c0 3, 15 0, L_0x14b60ad30; 1 drivers
L_0x14b60a290 .part L_0x14b609be0, 1, 1;
L_0x14b60a650 .part L_0x14b609be0, 2, 1;
L_0x14b60aa90 .part L_0x14b609be0, 3, 1;
L_0x14b60ae50 .part L_0x14b609be0, 0, 1;
L_0x14b60aef0 .part L_0x14b60b490, 0, 15;
L_0x14b60afc0 .concat [ 1 15 0 0], L_0x150042848, L_0x14b60aef0;
L_0x14b60b120 .functor MUXZ 16, L_0x14b60b490, L_0x14b60afc0, L_0x14b60ae50, C4<>;
S_0x15c2b1140 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15c2b0d40;
 .timescale -9 -12;
P_0x15c2b1310 .param/l "i" 1 4 296, +C4<01>;
v0x15c2b13b0_0 .net *"_ivl_1", 0 0, L_0x14b60a290;  1 drivers
v0x15c2b1440_0 .net *"_ivl_3", 15 0, L_0x14b60a3d0;  1 drivers
v0x15c2b14d0_0 .net *"_ivl_5", 13 0, L_0x14b60a330;  1 drivers
L_0x150042770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c2b1560_0 .net *"_ivl_7", 1 0, L_0x150042770;  1 drivers
L_0x14b60a330 .part L_0x14b60b120, 0, 14;
L_0x14b60a3d0 .concat [ 2 14 0 0], L_0x150042770, L_0x14b60a330;
L_0x14b60a4f0 .functor MUXZ 16, L_0x14b60b120, L_0x14b60a3d0, L_0x14b60a290, C4<>;
S_0x15c2b1600 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15c2b0d40;
 .timescale -9 -12;
P_0x15c2b17e0 .param/l "i" 1 4 296, +C4<010>;
v0x15c2b1870_0 .net *"_ivl_1", 0 0, L_0x14b60a650;  1 drivers
v0x15c2b1920_0 .net *"_ivl_3", 15 0, L_0x14b60a890;  1 drivers
v0x15c2b19d0_0 .net *"_ivl_5", 11 0, L_0x14b60a7f0;  1 drivers
L_0x1500427b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15c2b1a90_0 .net *"_ivl_7", 3 0, L_0x1500427b8;  1 drivers
L_0x14b60a7f0 .part L_0x14b60a4f0, 0, 12;
L_0x14b60a890 .concat [ 4 12 0 0], L_0x1500427b8, L_0x14b60a7f0;
L_0x14b60a970 .functor MUXZ 16, L_0x14b60a4f0, L_0x14b60a890, L_0x14b60a650, C4<>;
S_0x15c2b1b40 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15c2b0d40;
 .timescale -9 -12;
P_0x15c2b1d30 .param/l "i" 1 4 296, +C4<011>;
v0x15c2b1dc0_0 .net *"_ivl_1", 0 0, L_0x14b60aa90;  1 drivers
v0x15c2b1e70_0 .net *"_ivl_3", 15 0, L_0x14b60ac10;  1 drivers
v0x15c2b1f20_0 .net *"_ivl_5", 7 0, L_0x14b60ab30;  1 drivers
L_0x150042800 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15c2b1fe0_0 .net *"_ivl_7", 7 0, L_0x150042800;  1 drivers
L_0x14b60ab30 .part L_0x14b60a970, 0, 8;
L_0x14b60ac10 .concat [ 8 8 0 0], L_0x150042800, L_0x14b60ab30;
L_0x14b60ad30 .functor MUXZ 16, L_0x14b60a970, L_0x14b60ac10, L_0x14b60aa90, C4<>;
S_0x15c2b26f0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x15c2b0600;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x15c2b28b0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x15c2b28f0 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x15c2c0320_0 .net "in", 15 0, L_0x14b609f10;  1 drivers
v0x15c2c03f0_0 .net "out", 3 0, L_0x14b609be0;  alias, 1 drivers
v0x15c2c04c0_0 .net "vld", 0 0, L_0x14b609930;  1 drivers
S_0x15c2b2aa0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15c2b26f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2b2970 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15c2b29b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15c2bfda0_0 .net "in", 15 0, L_0x14b609f10;  alias, 1 drivers
v0x15c2bfe60_0 .net "out", 3 0, L_0x14b609be0;  alias, 1 drivers
v0x15c2bff20_0 .net "vld", 0 0, L_0x14b609930;  alias, 1 drivers
L_0x14b607500 .part L_0x14b609f10, 0, 8;
L_0x14b609890 .part L_0x14b609f10, 8, 8;
S_0x15c2b2e20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2b2aa0;
 .timescale -9 -12;
L_0x14b609930 .functor OR 1, L_0x14b6070f0, L_0x14b609480, C4<0>, C4<0>;
L_0x150042698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2bf5a0_0 .net/2u *"_ivl_4", 0 0, L_0x150042698;  1 drivers
v0x15c2bf660_0 .net *"_ivl_6", 3 0, L_0x14b6099e0;  1 drivers
v0x15c2bf700_0 .net *"_ivl_8", 3 0, L_0x14b609ac0;  1 drivers
v0x15c2bf7b0_0 .net "out_h", 2 0, L_0x14b609730;  1 drivers
v0x15c2bf870_0 .net "out_l", 2 0, L_0x14b6073a0;  1 drivers
v0x15c2bf940_0 .net "out_vh", 0 0, L_0x14b609480;  1 drivers
v0x15c2bf9f0_0 .net "out_vl", 0 0, L_0x14b6070f0;  1 drivers
L_0x14b6099e0 .concat [ 3 1 0 0], L_0x14b609730, L_0x150042698;
L_0x14b609ac0 .concat [ 3 1 0 0], L_0x14b6073a0, L_0x14b6070f0;
L_0x14b609be0 .functor MUXZ 4, L_0x14b609ac0, L_0x14b6099e0, L_0x14b609480, C4<>;
S_0x15c2b2ff0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2b2e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2b2cb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c2b2cf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c2b9030_0 .net "in", 7 0, L_0x14b609890;  1 drivers
v0x15c2b90f0_0 .net "out", 2 0, L_0x14b609730;  alias, 1 drivers
v0x15c2b91a0_0 .net "vld", 0 0, L_0x14b609480;  alias, 1 drivers
L_0x14b608470 .part L_0x14b609890, 0, 4;
L_0x14b6093a0 .part L_0x14b609890, 4, 4;
S_0x15c2b3370 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2b2ff0;
 .timescale -9 -12;
L_0x14b609480 .functor OR 1, L_0x14b608060, L_0x14b608f90, C4<0>, C4<0>;
L_0x150042650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2b8830_0 .net/2u *"_ivl_4", 0 0, L_0x150042650;  1 drivers
v0x15c2b88f0_0 .net *"_ivl_6", 2 0, L_0x14b609530;  1 drivers
v0x15c2b8990_0 .net *"_ivl_8", 2 0, L_0x14b609610;  1 drivers
v0x15c2b8a40_0 .net "out_h", 1 0, L_0x14b609240;  1 drivers
v0x15c2b8b00_0 .net "out_l", 1 0, L_0x14b608310;  1 drivers
v0x15c2b8bd0_0 .net "out_vh", 0 0, L_0x14b608f90;  1 drivers
v0x15c2b8c80_0 .net "out_vl", 0 0, L_0x14b608060;  1 drivers
L_0x14b609530 .concat [ 2 1 0 0], L_0x14b609240, L_0x150042650;
L_0x14b609610 .concat [ 2 1 0 0], L_0x14b608310, L_0x14b608060;
L_0x14b609730 .functor MUXZ 3, L_0x14b609610, L_0x14b609530, L_0x14b608f90, C4<>;
S_0x15c2b3540 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2b3370;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2b3200 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c2b3240 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c2b5c20_0 .net "in", 3 0, L_0x14b6093a0;  1 drivers
v0x15c2b5ce0_0 .net "out", 1 0, L_0x14b609240;  alias, 1 drivers
v0x15c2b5d90_0 .net "vld", 0 0, L_0x14b608f90;  alias, 1 drivers
L_0x14b608950 .part L_0x14b6093a0, 0, 2;
L_0x14b608e70 .part L_0x14b6093a0, 2, 2;
S_0x15c2b38c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2b3540;
 .timescale -9 -12;
L_0x14b608f90 .functor OR 1, L_0x14b608510, L_0x14b608a70, C4<0>, C4<0>;
L_0x150042608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2b5420_0 .net/2u *"_ivl_4", 0 0, L_0x150042608;  1 drivers
v0x15c2b54e0_0 .net *"_ivl_6", 1 0, L_0x14b609040;  1 drivers
v0x15c2b5580_0 .net *"_ivl_8", 1 0, L_0x14b609120;  1 drivers
v0x15c2b5630_0 .net "out_h", 0 0, L_0x14b608d40;  1 drivers
v0x15c2b56f0_0 .net "out_l", 0 0, L_0x14b608820;  1 drivers
v0x15c2b57c0_0 .net "out_vh", 0 0, L_0x14b608a70;  1 drivers
v0x15c2b5870_0 .net "out_vl", 0 0, L_0x14b608510;  1 drivers
L_0x14b609040 .concat [ 1 1 0 0], L_0x14b608d40, L_0x150042608;
L_0x14b609120 .concat [ 1 1 0 0], L_0x14b608820, L_0x14b608510;
L_0x14b609240 .functor MUXZ 2, L_0x14b609120, L_0x14b609040, L_0x14b608a70, C4<>;
S_0x15c2b3a90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2b38c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2b3750 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2b3790 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2b44c0_0 .net "in", 1 0, L_0x14b608e70;  1 drivers
v0x15c2b4580_0 .net "out", 0 0, L_0x14b608d40;  alias, 1 drivers
v0x15c2b4630_0 .net "vld", 0 0, L_0x14b608a70;  alias, 1 drivers
L_0x14b608b10 .part L_0x14b608e70, 1, 1;
L_0x14b608ca0 .part L_0x14b608e70, 0, 1;
S_0x15c2b3e10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2b3a90;
 .timescale -9 -12;
L_0x14b608bf0 .functor NOT 1, L_0x14b608b10, C4<0>, C4<0>, C4<0>;
L_0x14b608d40 .functor AND 1, L_0x14b608bf0, L_0x14b608ca0, C4<1>, C4<1>;
v0x15c2b3fe0_0 .net *"_ivl_2", 0 0, L_0x14b608b10;  1 drivers
v0x15c2b40a0_0 .net *"_ivl_3", 0 0, L_0x14b608bf0;  1 drivers
v0x15c2b4140_0 .net *"_ivl_5", 0 0, L_0x14b608ca0;  1 drivers
L_0x14b608a70 .reduce/or L_0x14b608e70;
S_0x15c2b41d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2b3a90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2b41d0
v0x15c2b4420_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c2b4420_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2b4420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_140.300 ;
    %load/vec4 v0x15c2b4420_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_140.301, 5;
    %load/vec4 v0x15c2b4420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2b4420_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_140.300;
T_140.301 ;
    %end;
S_0x15c2b4730 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2b38c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2b4900 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2b4940 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2b51b0_0 .net "in", 1 0, L_0x14b608950;  1 drivers
v0x15c2b5270_0 .net "out", 0 0, L_0x14b608820;  alias, 1 drivers
v0x15c2b5320_0 .net "vld", 0 0, L_0x14b608510;  alias, 1 drivers
L_0x14b6085f0 .part L_0x14b608950, 1, 1;
L_0x14b608780 .part L_0x14b608950, 0, 1;
S_0x15c2b4b10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2b4730;
 .timescale -9 -12;
L_0x14b6086d0 .functor NOT 1, L_0x14b6085f0, C4<0>, C4<0>, C4<0>;
L_0x14b608820 .functor AND 1, L_0x14b6086d0, L_0x14b608780, C4<1>, C4<1>;
v0x15c2b4cd0_0 .net *"_ivl_2", 0 0, L_0x14b6085f0;  1 drivers
v0x15c2b4d90_0 .net *"_ivl_3", 0 0, L_0x14b6086d0;  1 drivers
v0x15c2b4e30_0 .net *"_ivl_5", 0 0, L_0x14b608780;  1 drivers
L_0x14b608510 .reduce/or L_0x14b608950;
S_0x15c2b4ec0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2b4730;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2b4ec0
v0x15c2b5110_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c2b5110_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2b5110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_141.302 ;
    %load/vec4 v0x15c2b5110_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_141.303, 5;
    %load/vec4 v0x15c2b5110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2b5110_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_141.302;
T_141.303 ;
    %end;
S_0x15c2b5920 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2b3540;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2b5920
v0x15c2b5b70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c2b5b70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2b5b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_142.304 ;
    %load/vec4 v0x15c2b5b70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_142.305, 5;
    %load/vec4 v0x15c2b5b70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2b5b70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_142.304;
T_142.305 ;
    %end;
S_0x15c2b5e90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2b3370;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2b6060 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c2b60a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c2b85c0_0 .net "in", 3 0, L_0x14b608470;  1 drivers
v0x15c2b8680_0 .net "out", 1 0, L_0x14b608310;  alias, 1 drivers
v0x15c2b8730_0 .net "vld", 0 0, L_0x14b608060;  alias, 1 drivers
L_0x14b607a20 .part L_0x14b608470, 0, 2;
L_0x14b607f40 .part L_0x14b608470, 2, 2;
S_0x15c2b6270 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2b5e90;
 .timescale -9 -12;
L_0x14b608060 .functor OR 1, L_0x14b6075e0, L_0x14b607b40, C4<0>, C4<0>;
L_0x1500425c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2b7dc0_0 .net/2u *"_ivl_4", 0 0, L_0x1500425c0;  1 drivers
v0x15c2b7e80_0 .net *"_ivl_6", 1 0, L_0x14b608110;  1 drivers
v0x15c2b7f20_0 .net *"_ivl_8", 1 0, L_0x14b6081f0;  1 drivers
v0x15c2b7fd0_0 .net "out_h", 0 0, L_0x14b607e10;  1 drivers
v0x15c2b8090_0 .net "out_l", 0 0, L_0x14b6078f0;  1 drivers
v0x15c2b8160_0 .net "out_vh", 0 0, L_0x14b607b40;  1 drivers
v0x15c2b8210_0 .net "out_vl", 0 0, L_0x14b6075e0;  1 drivers
L_0x14b608110 .concat [ 1 1 0 0], L_0x14b607e10, L_0x1500425c0;
L_0x14b6081f0 .concat [ 1 1 0 0], L_0x14b6078f0, L_0x14b6075e0;
L_0x14b608310 .functor MUXZ 2, L_0x14b6081f0, L_0x14b608110, L_0x14b607b40, C4<>;
S_0x15c2b6430 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2b6270;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2b6120 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2b6160 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2b6e60_0 .net "in", 1 0, L_0x14b607f40;  1 drivers
v0x15c2b6f20_0 .net "out", 0 0, L_0x14b607e10;  alias, 1 drivers
v0x15c2b6fd0_0 .net "vld", 0 0, L_0x14b607b40;  alias, 1 drivers
L_0x14b607be0 .part L_0x14b607f40, 1, 1;
L_0x14b607d70 .part L_0x14b607f40, 0, 1;
S_0x15c2b67b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2b6430;
 .timescale -9 -12;
L_0x14b607cc0 .functor NOT 1, L_0x14b607be0, C4<0>, C4<0>, C4<0>;
L_0x14b607e10 .functor AND 1, L_0x14b607cc0, L_0x14b607d70, C4<1>, C4<1>;
v0x15c2b6980_0 .net *"_ivl_2", 0 0, L_0x14b607be0;  1 drivers
v0x15c2b6a40_0 .net *"_ivl_3", 0 0, L_0x14b607cc0;  1 drivers
v0x15c2b6ae0_0 .net *"_ivl_5", 0 0, L_0x14b607d70;  1 drivers
L_0x14b607b40 .reduce/or L_0x14b607f40;
S_0x15c2b6b70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2b6430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2b6b70
v0x15c2b6dc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c2b6dc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2b6dc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_143.306 ;
    %load/vec4 v0x15c2b6dc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_143.307, 5;
    %load/vec4 v0x15c2b6dc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2b6dc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_143.306;
T_143.307 ;
    %end;
S_0x15c2b70d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2b6270;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2b72a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2b72e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2b7b50_0 .net "in", 1 0, L_0x14b607a20;  1 drivers
v0x15c2b7c10_0 .net "out", 0 0, L_0x14b6078f0;  alias, 1 drivers
v0x15c2b7cc0_0 .net "vld", 0 0, L_0x14b6075e0;  alias, 1 drivers
L_0x14b6076c0 .part L_0x14b607a20, 1, 1;
L_0x14b607850 .part L_0x14b607a20, 0, 1;
S_0x15c2b74b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2b70d0;
 .timescale -9 -12;
L_0x14b6077a0 .functor NOT 1, L_0x14b6076c0, C4<0>, C4<0>, C4<0>;
L_0x14b6078f0 .functor AND 1, L_0x14b6077a0, L_0x14b607850, C4<1>, C4<1>;
v0x15c2b7670_0 .net *"_ivl_2", 0 0, L_0x14b6076c0;  1 drivers
v0x15c2b7730_0 .net *"_ivl_3", 0 0, L_0x14b6077a0;  1 drivers
v0x15c2b77d0_0 .net *"_ivl_5", 0 0, L_0x14b607850;  1 drivers
L_0x14b6075e0 .reduce/or L_0x14b607a20;
S_0x15c2b7860 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2b70d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2b7860
v0x15c2b7ab0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c2b7ab0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2b7ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_144.308 ;
    %load/vec4 v0x15c2b7ab0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_144.309, 5;
    %load/vec4 v0x15c2b7ab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2b7ab0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_144.308;
T_144.309 ;
    %end;
S_0x15c2b82c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2b5e90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2b82c0
v0x15c2b8510_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c2b8510_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2b8510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_145.310 ;
    %load/vec4 v0x15c2b8510_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_145.311, 5;
    %load/vec4 v0x15c2b8510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2b8510_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_145.310;
T_145.311 ;
    %end;
S_0x15c2b8d30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2b2ff0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2b8d30
v0x15c2b8f80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x15c2b8f80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2b8f80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_146.312 ;
    %load/vec4 v0x15c2b8f80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_146.313, 5;
    %load/vec4 v0x15c2b8f80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2b8f80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_146.312;
T_146.313 ;
    %end;
S_0x15c2b92a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2b2e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2b9470 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15c2b94b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15c2bf330_0 .net "in", 7 0, L_0x14b607500;  1 drivers
v0x15c2bf3f0_0 .net "out", 2 0, L_0x14b6073a0;  alias, 1 drivers
v0x15c2bf4a0_0 .net "vld", 0 0, L_0x14b6070f0;  alias, 1 drivers
L_0x14b6060e0 .part L_0x14b607500, 0, 4;
L_0x14b607010 .part L_0x14b607500, 4, 4;
S_0x15c2b9680 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2b92a0;
 .timescale -9 -12;
L_0x14b6070f0 .functor OR 1, L_0x14b605cd0, L_0x14b606c00, C4<0>, C4<0>;
L_0x150042578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2beb30_0 .net/2u *"_ivl_4", 0 0, L_0x150042578;  1 drivers
v0x15c2bebf0_0 .net *"_ivl_6", 2 0, L_0x14b6071a0;  1 drivers
v0x15c2bec90_0 .net *"_ivl_8", 2 0, L_0x14b607280;  1 drivers
v0x15c2bed40_0 .net "out_h", 1 0, L_0x14b606eb0;  1 drivers
v0x15c2bee00_0 .net "out_l", 1 0, L_0x14b605f80;  1 drivers
v0x15c2beed0_0 .net "out_vh", 0 0, L_0x14b606c00;  1 drivers
v0x15c2bef80_0 .net "out_vl", 0 0, L_0x14b605cd0;  1 drivers
L_0x14b6071a0 .concat [ 2 1 0 0], L_0x14b606eb0, L_0x150042578;
L_0x14b607280 .concat [ 2 1 0 0], L_0x14b605f80, L_0x14b605cd0;
L_0x14b6073a0 .functor MUXZ 3, L_0x14b607280, L_0x14b6071a0, L_0x14b606c00, C4<>;
S_0x15c2b9840 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2b9680;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2b9530 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c2b9570 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c2bbf20_0 .net "in", 3 0, L_0x14b607010;  1 drivers
v0x15c2bbfe0_0 .net "out", 1 0, L_0x14b606eb0;  alias, 1 drivers
v0x15c2bc090_0 .net "vld", 0 0, L_0x14b606c00;  alias, 1 drivers
L_0x14b6065c0 .part L_0x14b607010, 0, 2;
L_0x14b606ae0 .part L_0x14b607010, 2, 2;
S_0x15c2b9bc0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2b9840;
 .timescale -9 -12;
L_0x14b606c00 .functor OR 1, L_0x14b606180, L_0x14b6066e0, C4<0>, C4<0>;
L_0x150042530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2bb720_0 .net/2u *"_ivl_4", 0 0, L_0x150042530;  1 drivers
v0x15c2bb7e0_0 .net *"_ivl_6", 1 0, L_0x14b606cb0;  1 drivers
v0x15c2bb880_0 .net *"_ivl_8", 1 0, L_0x14b606d90;  1 drivers
v0x15c2bb930_0 .net "out_h", 0 0, L_0x14b6069b0;  1 drivers
v0x15c2bb9f0_0 .net "out_l", 0 0, L_0x14b606490;  1 drivers
v0x15c2bbac0_0 .net "out_vh", 0 0, L_0x14b6066e0;  1 drivers
v0x15c2bbb70_0 .net "out_vl", 0 0, L_0x14b606180;  1 drivers
L_0x14b606cb0 .concat [ 1 1 0 0], L_0x14b6069b0, L_0x150042530;
L_0x14b606d90 .concat [ 1 1 0 0], L_0x14b606490, L_0x14b606180;
L_0x14b606eb0 .functor MUXZ 2, L_0x14b606d90, L_0x14b606cb0, L_0x14b6066e0, C4<>;
S_0x15c2b9d90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2b9bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2b9a50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2b9a90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2ba7c0_0 .net "in", 1 0, L_0x14b606ae0;  1 drivers
v0x15c2ba880_0 .net "out", 0 0, L_0x14b6069b0;  alias, 1 drivers
v0x15c2ba930_0 .net "vld", 0 0, L_0x14b6066e0;  alias, 1 drivers
L_0x14b606780 .part L_0x14b606ae0, 1, 1;
L_0x14b606910 .part L_0x14b606ae0, 0, 1;
S_0x15c2ba110 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2b9d90;
 .timescale -9 -12;
L_0x14b606860 .functor NOT 1, L_0x14b606780, C4<0>, C4<0>, C4<0>;
L_0x14b6069b0 .functor AND 1, L_0x14b606860, L_0x14b606910, C4<1>, C4<1>;
v0x15c2ba2e0_0 .net *"_ivl_2", 0 0, L_0x14b606780;  1 drivers
v0x15c2ba3a0_0 .net *"_ivl_3", 0 0, L_0x14b606860;  1 drivers
v0x15c2ba440_0 .net *"_ivl_5", 0 0, L_0x14b606910;  1 drivers
L_0x14b6066e0 .reduce/or L_0x14b606ae0;
S_0x15c2ba4d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2b9d90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2ba4d0
v0x15c2ba720_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15c2ba720_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2ba720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_147.314 ;
    %load/vec4 v0x15c2ba720_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_147.315, 5;
    %load/vec4 v0x15c2ba720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2ba720_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_147.314;
T_147.315 ;
    %end;
S_0x15c2baa30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2b9bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2bac00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2bac40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2bb4b0_0 .net "in", 1 0, L_0x14b6065c0;  1 drivers
v0x15c2bb570_0 .net "out", 0 0, L_0x14b606490;  alias, 1 drivers
v0x15c2bb620_0 .net "vld", 0 0, L_0x14b606180;  alias, 1 drivers
L_0x14b606260 .part L_0x14b6065c0, 1, 1;
L_0x14b6063f0 .part L_0x14b6065c0, 0, 1;
S_0x15c2bae10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2baa30;
 .timescale -9 -12;
L_0x14b606340 .functor NOT 1, L_0x14b606260, C4<0>, C4<0>, C4<0>;
L_0x14b606490 .functor AND 1, L_0x14b606340, L_0x14b6063f0, C4<1>, C4<1>;
v0x15c2bafd0_0 .net *"_ivl_2", 0 0, L_0x14b606260;  1 drivers
v0x15c2bb090_0 .net *"_ivl_3", 0 0, L_0x14b606340;  1 drivers
v0x15c2bb130_0 .net *"_ivl_5", 0 0, L_0x14b6063f0;  1 drivers
L_0x14b606180 .reduce/or L_0x14b6065c0;
S_0x15c2bb1c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2baa30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2bb1c0
v0x15c2bb410_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15c2bb410_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2bb410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_148.316 ;
    %load/vec4 v0x15c2bb410_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_148.317, 5;
    %load/vec4 v0x15c2bb410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2bb410_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_148.316;
T_148.317 ;
    %end;
S_0x15c2bbc20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2b9840;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2bbc20
v0x15c2bbe70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c2bbe70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2bbe70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_149.318 ;
    %load/vec4 v0x15c2bbe70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_149.319, 5;
    %load/vec4 v0x15c2bbe70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2bbe70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_149.318;
T_149.319 ;
    %end;
S_0x15c2bc190 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2b9680;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2bc360 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15c2bc3a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15c2be8c0_0 .net "in", 3 0, L_0x14b6060e0;  1 drivers
v0x15c2be980_0 .net "out", 1 0, L_0x14b605f80;  alias, 1 drivers
v0x15c2bea30_0 .net "vld", 0 0, L_0x14b605cd0;  alias, 1 drivers
L_0x14b605690 .part L_0x14b6060e0, 0, 2;
L_0x14b605bb0 .part L_0x14b6060e0, 2, 2;
S_0x15c2bc570 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15c2bc190;
 .timescale -9 -12;
L_0x14b605cd0 .functor OR 1, L_0x14b605250, L_0x14b6057b0, C4<0>, C4<0>;
L_0x1500424e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2be0c0_0 .net/2u *"_ivl_4", 0 0, L_0x1500424e8;  1 drivers
v0x15c2be180_0 .net *"_ivl_6", 1 0, L_0x14b605d80;  1 drivers
v0x15c2be220_0 .net *"_ivl_8", 1 0, L_0x14b605e60;  1 drivers
v0x15c2be2d0_0 .net "out_h", 0 0, L_0x14b605a80;  1 drivers
v0x15c2be390_0 .net "out_l", 0 0, L_0x14b605560;  1 drivers
v0x15c2be460_0 .net "out_vh", 0 0, L_0x14b6057b0;  1 drivers
v0x15c2be510_0 .net "out_vl", 0 0, L_0x14b605250;  1 drivers
L_0x14b605d80 .concat [ 1 1 0 0], L_0x14b605a80, L_0x1500424e8;
L_0x14b605e60 .concat [ 1 1 0 0], L_0x14b605560, L_0x14b605250;
L_0x14b605f80 .functor MUXZ 2, L_0x14b605e60, L_0x14b605d80, L_0x14b6057b0, C4<>;
S_0x15c2bc730 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15c2bc570;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2bc420 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2bc460 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2bd160_0 .net "in", 1 0, L_0x14b605bb0;  1 drivers
v0x15c2bd220_0 .net "out", 0 0, L_0x14b605a80;  alias, 1 drivers
v0x15c2bd2d0_0 .net "vld", 0 0, L_0x14b6057b0;  alias, 1 drivers
L_0x14b605850 .part L_0x14b605bb0, 1, 1;
L_0x14b6059e0 .part L_0x14b605bb0, 0, 1;
S_0x15c2bcab0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2bc730;
 .timescale -9 -12;
L_0x14b605930 .functor NOT 1, L_0x14b605850, C4<0>, C4<0>, C4<0>;
L_0x14b605a80 .functor AND 1, L_0x14b605930, L_0x14b6059e0, C4<1>, C4<1>;
v0x15c2bcc80_0 .net *"_ivl_2", 0 0, L_0x14b605850;  1 drivers
v0x15c2bcd40_0 .net *"_ivl_3", 0 0, L_0x14b605930;  1 drivers
v0x15c2bcde0_0 .net *"_ivl_5", 0 0, L_0x14b6059e0;  1 drivers
L_0x14b6057b0 .reduce/or L_0x14b605bb0;
S_0x15c2bce70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2bc730;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2bce70
v0x15c2bd0c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15c2bd0c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2bd0c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_150.320 ;
    %load/vec4 v0x15c2bd0c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_150.321, 5;
    %load/vec4 v0x15c2bd0c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2bd0c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_150.320;
T_150.321 ;
    %end;
S_0x15c2bd3d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15c2bc570;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15c2bd5a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15c2bd5e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15c2bde50_0 .net "in", 1 0, L_0x14b605690;  1 drivers
v0x15c2bdf10_0 .net "out", 0 0, L_0x14b605560;  alias, 1 drivers
v0x15c2bdfc0_0 .net "vld", 0 0, L_0x14b605250;  alias, 1 drivers
L_0x14b605330 .part L_0x14b605690, 1, 1;
L_0x14b6054c0 .part L_0x14b605690, 0, 1;
S_0x15c2bd7b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15c2bd3d0;
 .timescale -9 -12;
L_0x14b605410 .functor NOT 1, L_0x14b605330, C4<0>, C4<0>, C4<0>;
L_0x14b605560 .functor AND 1, L_0x14b605410, L_0x14b6054c0, C4<1>, C4<1>;
v0x15c2bd970_0 .net *"_ivl_2", 0 0, L_0x14b605330;  1 drivers
v0x15c2bda30_0 .net *"_ivl_3", 0 0, L_0x14b605410;  1 drivers
v0x15c2bdad0_0 .net *"_ivl_5", 0 0, L_0x14b6054c0;  1 drivers
L_0x14b605250 .reduce/or L_0x14b605690;
S_0x15c2bdb60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2bd3d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2bdb60
v0x15c2bddb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c2bddb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2bddb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_151.322 ;
    %load/vec4 v0x15c2bddb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_151.323, 5;
    %load/vec4 v0x15c2bddb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2bddb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_151.322;
T_151.323 ;
    %end;
S_0x15c2be5c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2bc190;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2be5c0
v0x15c2be810_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15c2be810_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2be810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_152.324 ;
    %load/vec4 v0x15c2be810_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_152.325, 5;
    %load/vec4 v0x15c2be810_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2be810_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_152.324;
T_152.325 ;
    %end;
S_0x15c2bf030 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2b92a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2bf030
v0x15c2bf280_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x15c2bf280_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2bf280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_153.326 ;
    %load/vec4 v0x15c2bf280_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_153.327, 5;
    %load/vec4 v0x15c2bf280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2bf280_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_153.326;
T_153.327 ;
    %end;
S_0x15c2bfaa0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15c2b2aa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2bfaa0
v0x15c2bfcf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x15c2bfcf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2bfcf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_154.328 ;
    %load/vec4 v0x15c2bfcf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_154.329, 5;
    %load/vec4 v0x15c2bfcf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2bfcf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_154.328;
T_154.329 ;
    %end;
S_0x15c2c0010 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15c2b26f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15c2c0010
v0x15c2c0270_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x15c2c0270_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15c2c0270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_155.330 ;
    %load/vec4 v0x15c2c0270_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_155.331, 5;
    %load/vec4 v0x15c2c0270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15c2c0270_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_155.330;
T_155.331 ;
    %end;
S_0x15c2c12a0 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x15c286350;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x15c2c1560 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x150042b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2c1b20_0 .net/2u *"_ivl_0", 0 0, L_0x150042b18;  1 drivers
L_0x150042b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c2c1be0_0 .net/2u *"_ivl_4", 0 0, L_0x150042b60;  1 drivers
v0x15c2c1c80_0 .net "a", 6 0, L_0x14b60d600;  1 drivers
v0x15c2c1d30_0 .net "ain", 7 0, L_0x14b60d2c0;  1 drivers
v0x15c2c1df0_0 .net "b", 6 0, L_0x14b60c900;  1 drivers
v0x15c2c1ed0_0 .net "bin", 7 0, L_0x14b60d3e0;  1 drivers
v0x15c2c1f70_0 .net "c", 7 0, L_0x14b60d500;  alias, 1 drivers
L_0x14b60d2c0 .concat [ 7 1 0 0], L_0x14b60d600, L_0x150042b18;
L_0x14b60d3e0 .concat [ 7 1 0 0], L_0x14b60c900, L_0x150042b60;
S_0x15c2c1670 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15c2c12a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x15c2c1830 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x15c2c15e0_0 .net "a", 7 0, L_0x14b60d2c0;  alias, 1 drivers
v0x15c2c1960_0 .net "b", 7 0, L_0x14b60d3e0;  alias, 1 drivers
v0x15c2c1a10_0 .net "c", 7 0, L_0x14b60d500;  alias, 1 drivers
L_0x14b60d500 .arith/sub 8, L_0x14b60d2c0, L_0x14b60d3e0;
S_0x15c2c2060 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x15c286350;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_0x15c2c2220 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000100>;
P_0x15c2c2260 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x14b6165a0 .functor NOT 7, L_0x14b6170c0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x14b616930 .functor NOT 1, L_0x14b616890, C4<0>, C4<0>, C4<0>;
L_0x14b616b60 .functor OR 1, L_0x14b616930, L_0x14b616a80, C4<0>, C4<0>;
v0x15c2c28d0_0 .net *"_ivl_10", 0 0, L_0x14b616930;  1 drivers
v0x15c2c2980_0 .net *"_ivl_13", 1 0, L_0x14b6169a0;  1 drivers
v0x15c2c2a30_0 .net *"_ivl_15", 0 0, L_0x14b616a80;  1 drivers
v0x15c2c2ae0_0 .net *"_ivl_17", 0 0, L_0x14b616b60;  1 drivers
v0x15c2c2b80_0 .net *"_ivl_19", 3 0, L_0x14b616c50;  1 drivers
L_0x1500432f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x15c2c2c70_0 .net/2u *"_ivl_20", 3 0, L_0x1500432f8;  1 drivers
v0x15c2c2d20_0 .net *"_ivl_22", 3 0, L_0x14b616d30;  1 drivers
v0x15c2c2dd0_0 .net *"_ivl_25", 3 0, L_0x14b616e70;  1 drivers
v0x15c2c2e80_0 .net *"_ivl_5", 0 0, L_0x14b616690;  1 drivers
v0x15c2c2f90_0 .net *"_ivl_9", 0 0, L_0x14b616890;  1 drivers
v0x15c2c3040_0 .net "e_o", 1 0, L_0x14b615fb0;  alias, 1 drivers
v0x15c2c30f0_0 .net "exp_o", 6 0, L_0x14b6170c0;  1 drivers
v0x15c2c31a0_0 .net "exp_oN", 6 0, L_0x14b616730;  1 drivers
v0x15c2c3250_0 .net "exp_oN_tmp", 6 0, L_0x14b616050;  1 drivers
v0x15c2c3310_0 .net "r_o", 3 0, L_0x14b616fe0;  alias, 1 drivers
L_0x14b615fb0 .part L_0x14b6170c0, 0, 2;
L_0x14b616690 .part L_0x14b6170c0, 6, 1;
L_0x14b616730 .functor MUXZ 7, L_0x14b6170c0, L_0x14b616050, L_0x14b616690, C4<>;
L_0x14b616890 .part L_0x14b6170c0, 6, 1;
L_0x14b6169a0 .part L_0x14b616730, 0, 2;
L_0x14b616a80 .reduce/or L_0x14b6169a0;
L_0x14b616c50 .part L_0x14b616730, 2, 4;
L_0x14b616d30 .arith/sum 4, L_0x14b616c50, L_0x1500432f8;
L_0x14b616e70 .part L_0x14b616730, 2, 4;
L_0x14b616fe0 .functor MUXZ 4, L_0x14b616e70, L_0x14b616d30, L_0x14b616b60, C4<>;
S_0x15c2c2430 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x15c2c2060;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 7 "c";
P_0x15c2c2600 .param/l "N" 0 4 263, C4<000000000000000000000000000000110>;
L_0x1500432b0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x15c2c2680_0 .net/2u *"_ivl_0", 6 0, L_0x1500432b0;  1 drivers
v0x15c2c2740_0 .net "a", 6 0, L_0x14b6165a0;  1 drivers
v0x15c2c27e0_0 .net "c", 6 0, L_0x14b616050;  alias, 1 drivers
L_0x14b616050 .arith/sum 7, L_0x14b6165a0, L_0x1500432b0;
S_0x15c2c88c0 .scope function.vec4.s16, "trunc_posit" "trunc_posit" 3 39, 3 39 0, S_0x15c2045f0;
 .timescale -9 -12;
v0x15c2c8b00_0 .var "P", 31 0;
; Variable trunc_posit is vec4 return value of scope S_0x15c2c88c0
TD_fault_checker_tb.dut.trunc_posit ;
    %load/vec4 v0x15c2c8b00_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %ret/vec4 0, 0, 16;  Assign to trunc_posit (store_vec4_to_lval)
    %end;
    .scope S_0x15c2045f0;
T_157 ;
    %wait E_0x15c204b20;
    %load/vec4 v0x15c2c8c20_0;
    %store/vec4 v0x15c285a60_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x15c2858a0;
    %load/vec4 v0x15c2c8cd0_0;
    %store/vec4 v0x15c285a60_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x15c2858a0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x15c286200_0, 0, 32;
    %store/vec4 v0x15c285fb0_0, 0, 32;
    %store/vec4 v0x15c285ef0_0, 0, 32;
    %store/vec4 v0x15c285e40_0, 0, 32;
    %store/vec4 v0x15c285d80_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_trunc_check, S_0x15c285bc0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c2c91c0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x15c2c8e50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15c2c9650_0, 0, 32;
    %jmp T_157.1;
T_157.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c2c91c0_0, 0, 1;
    %load/vec4 v0x15c2c8d80_0;
    %store/vec4 v0x15c2c9650_0, 0, 32;
T_157.1 ;
    %load/vec4 v0x15c2c8d80_0;
    %store/vec4 v0x15c2c9360_0, 0, 32;
    %load/vec4 v0x15c2c8d80_0;
    %store/vec4 v0x15c285a60_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x15c2858a0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x15c284da0_0, 0, 32;
    %store/vec4 v0x15c284c00_0, 0, 32;
    %store/vec4 v0x15c284ab0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x15c284830;
    %store/vec4 v0x15c2c92d0_0, 0, 7;
    %load/vec4 v0x15c2c91c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %load/vec4 v0x15c2c8e50_0;
    %store/vec4 v0x15c285740_0, 0, 16;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_16, S_0x15c285580;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x15c284da0_0, 0, 32;
    %store/vec4 v0x15c284c00_0, 0, 32;
    %store/vec4 v0x15c284ab0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x15c284830;
    %store/vec4 v0x15c2c95c0_0, 0, 7;
    %jmp T_157.3;
T_157.2 ;
    %load/vec4 v0x15c2c9650_0;
    %store/vec4 v0x15c285a60_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x15c2858a0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x15c284da0_0, 0, 32;
    %store/vec4 v0x15c284c00_0, 0, 32;
    %store/vec4 v0x15c284ab0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x15c284830;
    %store/vec4 v0x15c2c95c0_0, 0, 7;
T_157.3 ;
    %load/vec4 v0x15c2c95c0_0;
    %load/vec4 v0x15c2c92d0_0;
    %cmp/u;
    %jmp/0xz  T_157.4, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x15c2c92d0_0;
    %pad/u 32;
    %load/vec4 v0x15c2c95c0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x15c2c8f00_0, 0, 1;
    %jmp T_157.5;
T_157.4 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x15c2c95c0_0;
    %pad/u 32;
    %load/vec4 v0x15c2c92d0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x15c2c8f00_0, 0, 1;
T_157.5 ;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x15c204170;
T_158 ;
    %vpi_call 2 57 "$dumpfile", "switching.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15c204170 {0 0 0};
    %vpi_call 2 60 "$display", "\012=== fault_checker automated testbench (Verilog-2001) ===" {0 0 0};
    %vpi_func 2 63 "$fopen" 32, "input.txt", "r" {0 0 0};
    %store/vec4 v0x15c2c99d0_0, 0, 32;
    %load/vec4 v0x15c2c99d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_158.0, 4;
    %vpi_call 2 65 "$display", "ERROR: Could not open 'input.txt'." {0 0 0};
    %vpi_call 2 66 "$finish" {0 0 0};
T_158.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15c2c9a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15c2c97b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15c2c9860_0, 0, 32;
T_158.2 ;
    %vpi_func 2 74 "$feof" 32, v0x15c2c99d0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_158.3, 8;
    %vpi_func 2 75 "$fscanf" 32, v0x15c2c99d0_0, "%h %h\012", v0x15c2c97b0_0, v0x15c2c9860_0 {0 0 0};
    %store/vec4 v0x15c2c9be0_0, 0, 32;
    %load/vec4 v0x15c2c9be0_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_158.4, 4;
    %load/vec4 v0x15c2c9a60_0;
    %addi 1, 0, 32;
    %vpi_call 2 77 "$display", "ERROR: malformed data on line %0d.", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
T_158.4 ;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "Line %0d: A=%h  B=%h  | true_sum=%h  used_sum=%h | true_scale=%b used_scale=%b | fault=%b  mode=%b", v0x15c2c9a60_0, v0x15c2c97b0_0, v0x15c2c9860_0, v0x15c2c9d40_0, &PV<v0x15c2c9f00_0, 0, 16>, v0x15c2c9c80_0, v0x15c2c9e70_0, v0x15c2c9940_0, v0x15c2c9b50_0 {0 0 0};
    %load/vec4 v0x15c2c9a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15c2c9a60_0, 0, 32;
    %jmp T_158.2;
T_158.3 ;
    %vpi_call 2 91 "$fclose", v0x15c2c99d0_0 {0 0 0};
    %vpi_call 2 92 "$display", "=== Applied %0d vectors; testbench complete. ===", v0x15c2c9a60_0 {0 0 0};
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_158;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fault_checker_tb.v";
    "fault_checker.v";
    "posit_add.v";
