Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct 28 11:15:12 2022
| Host         : Zeus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FSM_timing_summary_routed.rpt -pb FSM_timing_summary_routed.pb -rpx FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: my_state_reg/MY_DIV/count_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.481        0.000                      0                   39        0.252        0.000                      0                   39        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.481        0.000                      0                   39        0.252        0.000                      0                   39        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 my_state_reg/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_state_reg/MY_DIV/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.560     5.081    my_state_reg/MY_DIV/clk
    SLICE_X37Y14         FDRE                                         r  my_state_reg/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  my_state_reg/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    my_state_reg/MY_DIV/count_reg_n_0_[1]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  my_state_reg/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    my_state_reg/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  my_state_reg/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.806    my_state_reg/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  my_state_reg/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    my_state_reg/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  my_state_reg/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    my_state_reg/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  my_state_reg/MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    my_state_reg/MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.262 r  my_state_reg/MY_DIV/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.262    my_state_reg/MY_DIV/count_reg[20]_i_1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.596 r  my_state_reg/MY_DIV/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.596    my_state_reg/MY_DIV/count_reg[24]_i_1_n_6
    SLICE_X37Y20         FDRE                                         r  my_state_reg/MY_DIV/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.434    14.775    my_state_reg/MY_DIV/clk
    SLICE_X37Y20         FDRE                                         r  my_state_reg/MY_DIV/count_reg[25]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.062    15.077    my_state_reg/MY_DIV/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                  7.481    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 my_state_reg/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_state_reg/MY_DIV/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.560     5.081    my_state_reg/MY_DIV/clk
    SLICE_X37Y14         FDRE                                         r  my_state_reg/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  my_state_reg/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    my_state_reg/MY_DIV/count_reg_n_0_[1]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  my_state_reg/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    my_state_reg/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  my_state_reg/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.806    my_state_reg/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  my_state_reg/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    my_state_reg/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  my_state_reg/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    my_state_reg/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  my_state_reg/MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    my_state_reg/MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.262 r  my_state_reg/MY_DIV/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.262    my_state_reg/MY_DIV/count_reg[20]_i_1_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.485 r  my_state_reg/MY_DIV/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.485    my_state_reg/MY_DIV/count_reg[24]_i_1_n_7
    SLICE_X37Y20         FDRE                                         r  my_state_reg/MY_DIV/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.434    14.775    my_state_reg/MY_DIV/clk
    SLICE_X37Y20         FDRE                                         r  my_state_reg/MY_DIV/count_reg[24]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.062    15.077    my_state_reg/MY_DIV/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.595ns  (required time - arrival time)
  Source:                 my_state_reg/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_state_reg/MY_DIV/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.560     5.081    my_state_reg/MY_DIV/clk
    SLICE_X37Y14         FDRE                                         r  my_state_reg/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  my_state_reg/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    my_state_reg/MY_DIV/count_reg_n_0_[1]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  my_state_reg/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    my_state_reg/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  my_state_reg/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.806    my_state_reg/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  my_state_reg/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    my_state_reg/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  my_state_reg/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    my_state_reg/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  my_state_reg/MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    my_state_reg/MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.482 r  my_state_reg/MY_DIV/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.482    my_state_reg/MY_DIV/count_reg[20]_i_1_n_6
    SLICE_X37Y19         FDRE                                         r  my_state_reg/MY_DIV/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.434    14.775    my_state_reg/MY_DIV/clk
    SLICE_X37Y19         FDRE                                         r  my_state_reg/MY_DIV/count_reg[21]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.062    15.077    my_state_reg/MY_DIV/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  7.595    

Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 my_state_reg/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_state_reg/MY_DIV/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.560     5.081    my_state_reg/MY_DIV/clk
    SLICE_X37Y14         FDRE                                         r  my_state_reg/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  my_state_reg/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    my_state_reg/MY_DIV/count_reg_n_0_[1]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  my_state_reg/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    my_state_reg/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  my_state_reg/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.806    my_state_reg/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  my_state_reg/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    my_state_reg/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  my_state_reg/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    my_state_reg/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  my_state_reg/MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    my_state_reg/MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.461 r  my_state_reg/MY_DIV/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.461    my_state_reg/MY_DIV/count_reg[20]_i_1_n_4
    SLICE_X37Y19         FDRE                                         r  my_state_reg/MY_DIV/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.434    14.775    my_state_reg/MY_DIV/clk
    SLICE_X37Y19         FDRE                                         r  my_state_reg/MY_DIV/count_reg[23]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.062    15.077    my_state_reg/MY_DIV/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  7.616    

Slack (MET) :             7.690ns  (required time - arrival time)
  Source:                 my_state_reg/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_state_reg/MY_DIV/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.560     5.081    my_state_reg/MY_DIV/clk
    SLICE_X37Y14         FDRE                                         r  my_state_reg/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  my_state_reg/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    my_state_reg/MY_DIV/count_reg_n_0_[1]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  my_state_reg/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    my_state_reg/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  my_state_reg/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.806    my_state_reg/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  my_state_reg/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    my_state_reg/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  my_state_reg/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    my_state_reg/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  my_state_reg/MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    my_state_reg/MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.387 r  my_state_reg/MY_DIV/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.387    my_state_reg/MY_DIV/count_reg[20]_i_1_n_5
    SLICE_X37Y19         FDRE                                         r  my_state_reg/MY_DIV/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.434    14.775    my_state_reg/MY_DIV/clk
    SLICE_X37Y19         FDRE                                         r  my_state_reg/MY_DIV/count_reg[22]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.062    15.077    my_state_reg/MY_DIV/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  7.690    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 my_state_reg/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_state_reg/MY_DIV/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.560     5.081    my_state_reg/MY_DIV/clk
    SLICE_X37Y14         FDRE                                         r  my_state_reg/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  my_state_reg/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    my_state_reg/MY_DIV/count_reg_n_0_[1]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  my_state_reg/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    my_state_reg/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  my_state_reg/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.806    my_state_reg/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  my_state_reg/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    my_state_reg/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  my_state_reg/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    my_state_reg/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  my_state_reg/MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.148    my_state_reg/MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.371 r  my_state_reg/MY_DIV/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.371    my_state_reg/MY_DIV/count_reg[20]_i_1_n_7
    SLICE_X37Y19         FDRE                                         r  my_state_reg/MY_DIV/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.434    14.775    my_state_reg/MY_DIV/clk
    SLICE_X37Y19         FDRE                                         r  my_state_reg/MY_DIV/count_reg[20]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.062    15.077    my_state_reg/MY_DIV/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 my_state_reg/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_state_reg/MY_DIV/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.560     5.081    my_state_reg/MY_DIV/clk
    SLICE_X37Y14         FDRE                                         r  my_state_reg/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  my_state_reg/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    my_state_reg/MY_DIV/count_reg_n_0_[1]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  my_state_reg/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    my_state_reg/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  my_state_reg/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.806    my_state_reg/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  my_state_reg/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    my_state_reg/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  my_state_reg/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    my_state_reg/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.368 r  my_state_reg/MY_DIV/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.368    my_state_reg/MY_DIV/count_reg[16]_i_1_n_6
    SLICE_X37Y18         FDRE                                         r  my_state_reg/MY_DIV/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.435    14.776    my_state_reg/MY_DIV/clk
    SLICE_X37Y18         FDRE                                         r  my_state_reg/MY_DIV/count_reg[17]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X37Y18         FDRE (Setup_fdre_C_D)        0.062    15.078    my_state_reg/MY_DIV/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.731ns  (required time - arrival time)
  Source:                 my_state_reg/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_state_reg/MY_DIV/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.560     5.081    my_state_reg/MY_DIV/clk
    SLICE_X37Y14         FDRE                                         r  my_state_reg/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  my_state_reg/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.018    my_state_reg/MY_DIV/count_reg_n_0_[1]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.692 r  my_state_reg/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.692    my_state_reg/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  my_state_reg/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.806    my_state_reg/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.920 r  my_state_reg/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    my_state_reg/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  my_state_reg/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    my_state_reg/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.347 r  my_state_reg/MY_DIV/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.347    my_state_reg/MY_DIV/count_reg[16]_i_1_n_4
    SLICE_X37Y18         FDRE                                         r  my_state_reg/MY_DIV/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.435    14.776    my_state_reg/MY_DIV/clk
    SLICE_X37Y18         FDRE                                         r  my_state_reg/MY_DIV/count_reg[19]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X37Y18         FDRE (Setup_fdre_C_D)        0.062    15.078    my_state_reg/MY_DIV/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  7.731    

Slack (MET) :             7.790ns  (required time - arrival time)
  Source:                 my_output/my_disp/MY_sseg_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_output/my_disp/MY_sseg_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.628ns (72.124%)  route 0.629ns (27.876%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.627     5.148    my_output/my_disp/MY_sseg_DIV/clk
    SLICE_X64Y18         FDRE                                         r  my_output/my_disp/MY_sseg_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  my_output/my_disp/MY_sseg_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.629     6.295    my_output/my_disp/MY_sseg_DIV/count_reg_n_0_[1]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.952 r  my_output/my_disp/MY_sseg_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.952    my_output/my_disp/MY_sseg_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  my_output/my_disp/MY_sseg_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.069    my_output/my_disp/MY_sseg_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  my_output/my_disp/MY_sseg_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.186    my_output/my_disp/MY_sseg_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.405 r  my_output/my_disp/MY_sseg_DIV/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.405    my_output/my_disp/MY_sseg_DIV/count_reg[12]_i_1__0_n_7
    SLICE_X64Y21         FDRE                                         r  my_output/my_disp/MY_sseg_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.507    14.848    my_output/my_disp/MY_sseg_DIV/clk
    SLICE_X64Y21         FDRE                                         r  my_output/my_disp/MY_sseg_DIV/count_reg[12]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    15.196    my_output/my_disp/MY_sseg_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  7.790    

Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 my_output/my_disp/MY_sseg_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_output/my_disp/MY_sseg_DIV/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.615ns (71.963%)  route 0.629ns (28.037%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.627     5.148    my_output/my_disp/MY_sseg_DIV/clk
    SLICE_X64Y18         FDRE                                         r  my_output/my_disp/MY_sseg_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  my_output/my_disp/MY_sseg_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.629     6.295    my_output/my_disp/MY_sseg_DIV/count_reg_n_0_[1]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.952 r  my_output/my_disp/MY_sseg_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.952    my_output/my_disp/MY_sseg_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  my_output/my_disp/MY_sseg_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.069    my_output/my_disp/MY_sseg_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.392 r  my_output/my_disp/MY_sseg_DIV/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.392    my_output/my_disp/MY_sseg_DIV/count_reg[8]_i_1__0_n_6
    SLICE_X64Y20         FDRE                                         r  my_output/my_disp/MY_sseg_DIV/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    my_output/my_disp/MY_sseg_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_output/my_disp/MY_sseg_DIV/count_reg[9]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    15.197    my_output/my_disp/MY_sseg_DIV/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  7.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_state_reg/MY_DIV/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_state_reg/MY_DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.442    my_state_reg/MY_DIV/clk
    SLICE_X37Y14         FDRE                                         r  my_state_reg/MY_DIV/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  my_state_reg/MY_DIV/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.691    my_state_reg/MY_DIV/count_reg_n_0_[3]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  my_state_reg/MY_DIV/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    my_state_reg/MY_DIV/count_reg[0]_i_1_n_4
    SLICE_X37Y14         FDRE                                         r  my_state_reg/MY_DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.827     1.954    my_state_reg/MY_DIV/clk
    SLICE_X37Y14         FDRE                                         r  my_state_reg/MY_DIV/count_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    my_state_reg/MY_DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_state_reg/MY_DIV/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_state_reg/MY_DIV/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.557     1.440    my_state_reg/MY_DIV/clk
    SLICE_X37Y17         FDRE                                         r  my_state_reg/MY_DIV/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  my_state_reg/MY_DIV/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.689    my_state_reg/MY_DIV/count_reg_n_0_[15]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  my_state_reg/MY_DIV/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    my_state_reg/MY_DIV/count_reg[12]_i_1_n_4
    SLICE_X37Y17         FDRE                                         r  my_state_reg/MY_DIV/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.824     1.951    my_state_reg/MY_DIV/clk
    SLICE_X37Y17         FDRE                                         r  my_state_reg/MY_DIV/count_reg[15]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    my_state_reg/MY_DIV/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_state_reg/MY_DIV/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_state_reg/MY_DIV/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.555     1.438    my_state_reg/MY_DIV/clk
    SLICE_X37Y19         FDRE                                         r  my_state_reg/MY_DIV/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  my_state_reg/MY_DIV/count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.687    my_state_reg/MY_DIV/count_reg_n_0_[23]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.795 r  my_state_reg/MY_DIV/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.795    my_state_reg/MY_DIV/count_reg[20]_i_1_n_4
    SLICE_X37Y19         FDRE                                         r  my_state_reg/MY_DIV/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.822     1.949    my_state_reg/MY_DIV/clk
    SLICE_X37Y19         FDRE                                         r  my_state_reg/MY_DIV/count_reg[23]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    my_state_reg/MY_DIV/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_state_reg/MY_DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_state_reg/MY_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.442    my_state_reg/MY_DIV/clk
    SLICE_X37Y15         FDRE                                         r  my_state_reg/MY_DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  my_state_reg/MY_DIV/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.691    my_state_reg/MY_DIV/count_reg_n_0_[7]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  my_state_reg/MY_DIV/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    my_state_reg/MY_DIV/count_reg[4]_i_1_n_4
    SLICE_X37Y15         FDRE                                         r  my_state_reg/MY_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.953    my_state_reg/MY_DIV/clk
    SLICE_X37Y15         FDRE                                         r  my_state_reg/MY_DIV/count_reg[7]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    my_state_reg/MY_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_state_reg/MY_DIV/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_state_reg/MY_DIV/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.556     1.439    my_state_reg/MY_DIV/clk
    SLICE_X37Y18         FDRE                                         r  my_state_reg/MY_DIV/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  my_state_reg/MY_DIV/count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.688    my_state_reg/MY_DIV/count_reg_n_0_[19]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  my_state_reg/MY_DIV/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    my_state_reg/MY_DIV/count_reg[16]_i_1_n_4
    SLICE_X37Y18         FDRE                                         r  my_state_reg/MY_DIV/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.823     1.950    my_state_reg/MY_DIV/clk
    SLICE_X37Y18         FDRE                                         r  my_state_reg/MY_DIV/count_reg[19]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    my_state_reg/MY_DIV/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_state_reg/MY_DIV/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_state_reg/MY_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.558     1.441    my_state_reg/MY_DIV/clk
    SLICE_X37Y16         FDRE                                         r  my_state_reg/MY_DIV/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  my_state_reg/MY_DIV/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.690    my_state_reg/MY_DIV/count_reg_n_0_[11]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  my_state_reg/MY_DIV/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    my_state_reg/MY_DIV/count_reg[8]_i_1_n_4
    SLICE_X37Y16         FDRE                                         r  my_state_reg/MY_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.825     1.952    my_state_reg/MY_DIV/clk
    SLICE_X37Y16         FDRE                                         r  my_state_reg/MY_DIV/count_reg[11]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    my_state_reg/MY_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_output/my_disp/MY_sseg_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_output/my_disp/MY_sseg_DIV/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.471    my_output/my_disp/MY_sseg_DIV/clk
    SLICE_X64Y18         FDRE                                         r  my_output/my_disp/MY_sseg_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  my_output/my_disp/MY_sseg_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.750    my_output/my_disp/MY_sseg_DIV/count_reg_n_0_[2]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  my_output/my_disp/MY_sseg_DIV/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.860    my_output/my_disp/MY_sseg_DIV/count_reg[0]_i_1__0_n_5
    SLICE_X64Y18         FDRE                                         r  my_output/my_disp/MY_sseg_DIV/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     1.984    my_output/my_disp/MY_sseg_DIV/clk
    SLICE_X64Y18         FDRE                                         r  my_output/my_disp/MY_sseg_DIV/count_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     1.605    my_output/my_disp/MY_sseg_DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_output/my_disp/MY_sseg_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_output/my_disp/MY_sseg_DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.587     1.470    my_output/my_disp/MY_sseg_DIV/clk
    SLICE_X64Y19         FDRE                                         r  my_output/my_disp/MY_sseg_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  my_output/my_disp/MY_sseg_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.749    my_output/my_disp/MY_sseg_DIV/count_reg_n_0_[6]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  my_output/my_disp/MY_sseg_DIV/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.859    my_output/my_disp/MY_sseg_DIV/count_reg[4]_i_1__0_n_5
    SLICE_X64Y19         FDRE                                         r  my_output/my_disp/MY_sseg_DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     1.983    my_output/my_disp/MY_sseg_DIV/clk
    SLICE_X64Y19         FDRE                                         r  my_output/my_disp/MY_sseg_DIV/count_reg[6]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    my_output/my_disp/MY_sseg_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_output/my_disp/MY_sseg_DIV/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_output/my_disp/MY_sseg_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.469    my_output/my_disp/MY_sseg_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_output/my_disp/MY_sseg_DIV/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  my_output/my_disp/MY_sseg_DIV/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.748    my_output/my_disp/MY_sseg_DIV/count_reg_n_0_[10]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  my_output/my_disp/MY_sseg_DIV/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.858    my_output/my_disp/MY_sseg_DIV/count_reg[8]_i_1__0_n_5
    SLICE_X64Y20         FDRE                                         r  my_output/my_disp/MY_sseg_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.982    my_output/my_disp/MY_sseg_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_output/my_disp/MY_sseg_DIV/count_reg[10]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    my_output/my_disp/MY_sseg_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_state_reg/MY_DIV/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_state_reg/MY_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.557     1.440    my_state_reg/MY_DIV/clk
    SLICE_X37Y17         FDRE                                         r  my_state_reg/MY_DIV/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  my_state_reg/MY_DIV/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.686    my_state_reg/MY_DIV/count_reg_n_0_[12]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  my_state_reg/MY_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    my_state_reg/MY_DIV/count_reg[12]_i_1_n_7
    SLICE_X37Y17         FDRE                                         r  my_state_reg/MY_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.824     1.951    my_state_reg/MY_DIV/clk
    SLICE_X37Y17         FDRE                                         r  my_state_reg/MY_DIV/count_reg[12]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    my_state_reg/MY_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   my_output/my_disp/MY_sseg_DIV/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   my_output/my_disp/MY_sseg_DIV/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   my_output/my_disp/MY_sseg_DIV/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   my_output/my_disp/MY_sseg_DIV/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   my_output/my_disp/MY_sseg_DIV/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   my_output/my_disp/MY_sseg_DIV/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   my_output/my_disp/MY_sseg_DIV/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   my_output/my_disp/MY_sseg_DIV/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   my_output/my_disp/MY_sseg_DIV/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   my_output/my_disp/MY_sseg_DIV/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   my_output/my_disp/MY_sseg_DIV/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   my_output/my_disp/MY_sseg_DIV/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   my_output/my_disp/MY_sseg_DIV/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   my_output/my_disp/MY_sseg_DIV/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   my_output/my_disp/MY_sseg_DIV/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   my_output/my_disp/MY_sseg_DIV/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   my_output/my_disp/MY_sseg_DIV/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   my_output/my_disp/MY_sseg_DIV/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   my_output/my_disp/MY_sseg_DIV/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   my_state_reg/MY_DIV/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   my_state_reg/MY_DIV/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   my_state_reg/MY_DIV/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   my_state_reg/MY_DIV/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   my_state_reg/MY_DIV/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   my_state_reg/MY_DIV/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   my_state_reg/MY_DIV/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   my_state_reg/MY_DIV/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   my_state_reg/MY_DIV/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   my_state_reg/MY_DIV/count_reg[3]/C



