{"vcs1":{"timestamp_begin":1675698288.385589479, "rt":0.26, "ut":0.08, "st":0.09}}
{"vcselab":{"timestamp_begin":1675698288.702846361, "rt":0.25, "ut":0.15, "st":0.04}}
{"link":{"timestamp_begin":1675698288.994499704, "rt":0.20, "ut":0.08, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1675698288.173523197}
{"VCS_COMP_START_TIME": 1675698288.173523197}
{"VCS_COMP_END_TIME": 1675698289.251945793}
{"VCS_USER_OPTIONS": "-sverilog library.sv library_tests.sv"}
{"vcs1": {"peak_mem": 336092}}
{"stitch_vcselab": {"peak_mem": 222564}}
