<module name="MCU_ADC0_ECC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ADC_ECC_REV" acronym="ADC_ECC_REV" offset="0x0" width="32" description="Revision parameters">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x6" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x3" description="Major version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor version" range="" rwaccess="R"/>
  </register>
  <register id="ADC_ECC_VECTOR" acronym="ADC_ECC_VECTOR" offset="0x8" width="32" description="ECC Vector Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete" range="" rwaccess="R"/>
    <bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1h = Trigger a read on the serial VBUS" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for" range="" rwaccess="RW"/>
  </register>
  <register id="ADC_ECC_STAT" acronym="ADC_ECC_STAT" offset="0xC" width="32" description="Misc Status">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x2" description="Indicates the number of RAMS serviced by the ECC aggregator" range="" rwaccess="R"/>
  </register>
  <register id="ADC_ECC_WRAP_REV" acronym="ADC_ECC_WRAP_REV" offset="0x10" width="32" description="Revision parameters">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x6" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x1" description="Major version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor version" range="" rwaccess="R"/>
  </register>
  <register id="ADC_ECC_CTRL" acronym="ADC_ECC_CTRL" offset="0x14" width="32" description="ECC Control Register">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="ERROR_ONCE" width="1" begin="6" end="6" resetval="0x0" description="Force Error only once" range="" rwaccess="RW"/>
    <bitfield id="FORCE_N_ROW" width="1" begin="5" end="5" resetval="0x0" description="Force Error on any RAM read" range="" rwaccess="RW"/>
    <bitfield id="FORCE_DED" width="1" begin="4" end="4" resetval="0x0" description="Force Double Bit Error" range="" rwaccess="RW"/>
    <bitfield id="FORCE_SEC" width="1" begin="3" end="3" resetval="0x0" description="Force Single Bit Error" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_RMW" width="1" begin="2" end="2" resetval="0x1" description="Enable rmw" range="" rwaccess="RW"/>
    <bitfield id="ECC_CHECK" width="1" begin="1" end="1" resetval="0x1" description="Enable ECC check" range="" rwaccess="RW"/>
    <bitfield id="ECC_ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enable ECC" range="" rwaccess="RW"/>
  </register>
  <register id="ADC_ECC_ERR_CTRL1" acronym="ADC_ECC_ERR_CTRL1" offset="0x18" width="32" description="ECC Error Control1 Register">
    <bitfield id="ECC_ROW" width="32" begin="31" end="0" resetval="0x0" description="Row address where single or double-bit error needs to be applied. This is ignored if force_n_row is set" range="" rwaccess="RW"/>
  </register>
  <register id="ADC_ECC_ERR_CTRL2" acronym="ADC_ECC_ERR_CTRL2" offset="0x1C" width="32" description="ECC Error Control2 Register">
    <bitfield id="ECC_BIT2" width="16" begin="31" end="16" resetval="0x0" description="Data bit that needs to be flipped if double bit error needs to be forced" range="" rwaccess="RW"/>
    <bitfield id="ECC_BIT1" width="16" begin="15" end="0" resetval="0x0" description="Data bit that needs to be flipped when force_sec is set" range="" rwaccess="RW"/>
  </register>
  <register id="ADC_ECC_ERR_STAT1" acronym="ADC_ECC_ERR_STAT1" offset="0x20" width="32" description="ECC Error Status1 Register">
    <bitfield id="ECC_BIT1" width="16" begin="31" end="16" resetval="0x0" description="Data bit that corresponds to the single-bit error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CLR_ECC_OTHER" width="1" begin="10" end="10" resetval="0x0" description="Clear other Error Status" range="" rwaccess="RW"/>
    <bitfield id="CLR_ECC_DED" width="1" begin="9" end="9" resetval="0x0" description="Clear Double Bit Error Status" range="" rwaccess="RW"/>
    <bitfield id="CLR_ECC_SEC" width="1" begin="8" end="8" resetval="0x0" description="Clear Single Bit Error Status" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="ECC_OTHER" width="1" begin="2" end="2" resetval="0x0" description="Successive single-bit errors have occurred while a writeback is still pending, Level interrupt" range="" rwaccess="RW"/>
    <bitfield id="ECC_DED" width="1" begin="1" end="1" resetval="0x0" description="Level Double Bit Error Status" range="" rwaccess="RW"/>
    <bitfield id="ECC_SEC" width="1" begin="0" end="0" resetval="0x0" description="Level Single Bit Error Status" range="" rwaccess="RW"/>
  </register>
  <register id="ADC_ECC_ERR_STAT2" acronym="ADC_ECC_ERR_STAT2" offset="0x24" width="32" description="ECC Error Status1 Register">
    <bitfield id="ECC_ROW" width="32" begin="31" end="0" resetval="0x0" description="Row address where the single or double-bit error has occurred" range="" rwaccess="R"/>
  </register>
  <register id="ADC_ECC_SEC_EOI_REG" acronym="ADC_ECC_SEC_EOI_REG" offset="0x3C" width="32" description="Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ADC_ECC_SEC_STATUS_REG0" acronym="ADC_ECC_SEC_STATUS_REG0" offset="0x40" width="32" description="Interrupt Status Register 0">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RAM1_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for ram1_pend" range="" rwaccess="RW"/>
    <bitfield id="RAM0_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for ram0_pend" range="" rwaccess="RW"/>
  </register>
  <register id="ADC_ECC_SEC_ENABLE_SET_REG0" acronym="ADC_ECC_SEC_ENABLE_SET_REG0" offset="0x80" width="32" description="Interrupt Enable Set Register 0">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RAM1_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for ram1_pend" range="" rwaccess="RW"/>
    <bitfield id="RAM0_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for ram0_pend" range="" rwaccess="RW"/>
  </register>
  <register id="ADC_ECC_SEC_ENABLE_CLR_REG0" acronym="ADC_ECC_SEC_ENABLE_CLR_REG0" offset="0xC0" width="32" description="Interrupt Enable Clear Register 0">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RAM1_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for ram1_pend" range="" rwaccess="RW"/>
    <bitfield id="RAM0_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for ram0_pend" range="" rwaccess="RW"/>
  </register>
  <register id="ADC_ECC_DED_EOI_REG" acronym="ADC_ECC_DED_EOI_REG" offset="0x13C" width="32" description="Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ADC_ECC_DED_STATUS_REG0" acronym="ADC_ECC_DED_STATUS_REG0" offset="0x140" width="32" description="Interrupt Status Register 0">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RAM1_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for ram1_pend" range="" rwaccess="RW"/>
    <bitfield id="RAM0_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for ram0_pend" range="" rwaccess="RW"/>
  </register>
  <register id="ADC_ECC_DED_ENABLE_SET_REG0" acronym="ADC_ECC_DED_ENABLE_SET_REG0" offset="0x180" width="32" description="Interrupt Enable Set Register 0">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RAM1_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for ram1_pend" range="" rwaccess="RW"/>
    <bitfield id="RAM0_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for ram0_pend" range="" rwaccess="RW"/>
  </register>
  <register id="ADC_ECC_DED_ENABLE_CLR_REG0" acronym="ADC_ECC_DED_ENABLE_CLR_REG0" offset="0x1C0" width="32" description="Interrupt Enable Clear Register 0">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RAM1_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for ram1_pend" range="" rwaccess="RW"/>
    <bitfield id="RAM0_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for ram0_pend" range="" rwaccess="RW"/>
  </register>
</module>
