library IEEE;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use IEEE.STD_LOGIC_1164.all;
use work.cpu_typedef_package.all;

entity ins_buffer is
port (
	clk      			: in std_logic;	
	reset    			: in std_logic;
	
	bunble_in  			: std_logic_vector(BUNDLE_SIZE-1 downto 0);
	stall_in 			: in std_logic;
	
	next_pc_out			: out word_t;
	
	bundle_error		: out std_logic
		
	);
end fetch;