----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 27.04.2023 08:52:36
-- Design Name: 
-- Module Name: BlockRamDummy - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity BlockRamDummy is
    Port (
    --Port_0 : in STD_LOGIC_VECTOR (7 downto 0);
    --Port_1 : in STD_LOGIC_VECTOR (7 downto 0);
    --Port_2 : in STD_LOGIC_VECTOR (7 downto 0);
    --Port_3 : in STD_LOGIC_VECTOR (7 downto 0);
    --Port_4 : in STD_LOGIC_VECTOR (7 downto 0);
    --Port_5 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_6 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_7 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_8 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_9 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_10 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_11 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_12 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_13 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_14 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_15 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_16 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_17 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_18 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_19 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_20 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_21 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_22 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_23 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_24 : in STD_LOGIC_VECTOR (7 downto 0);
    --Port_25 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_26 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_27 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_28 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_29 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_30 : in STD_LOGIC_VECTOR (7 downto 0);
    Port_31 : in STD_LOGIC_VECTOR (7 downto 0)
    
    
    
    );
end BlockRamDummy;

architecture Behavioral of BlockRamDummy is

begin


end Behavioral;
