# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/Decode_Buffer.v" \
"../../../../project_1.srcs/sources_1/new/PC.v" \
"../../../../project_1.srcs/sources_1/new/Instruction_Memory.v" \
"../../../../project_1.srcs/sources_1/new/Valid_instruction_checker.v" \
"../../../../project_1.srcs/sources_1/new/Dispatch_Buffer.v" \
"../../../../project_1.srcs/sources_1/new/Allocate_unit.v" \
"../../../../project_1.srcs/sources_1/new/Reservation_Station.v" \
"../../../../project_1.srcs/sources_1/new/Reorder_Buffer.v" \
"../../../../project_1.srcs/sources_1/new/Register_Interdependence.v" \
"../../../../project_1.srcs/sources_1/new/Register_File.v" \
"../../../../project_1.srcs/sources_1/new/ALU1.v" \
"../../../../project_1.srcs/sources_1/new/Decoder.v" \
"../../../../project_1.srcs/sources_1/new/RegWrite_Ctrl.v" \
"../../../../project_1.srcs/sources_1/new/Control_Unit.v" \
"../../../../project_1.srcs/sources_1/new/Issue_unit.v" \
"../../../../project_1.srcs/sources_1/new/Write_back_signals.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_decode_buffer_0_0/sim/Superscalar_Processor_decode_buffer_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_PC_0_0/sim/Superscalar_Processor_PC_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Instruction_Memory_0_0/sim/Superscalar_Processor_Instruction_Memory_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Valid_instruction_ch_0_0/sim/Superscalar_Processor_Valid_instruction_ch_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_DispatchBuffer_0_0/sim/Superscalar_Processor_DispatchBuffer_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Allocate_unit_0_0/sim/Superscalar_Processor_Allocate_unit_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Reservation_Station_0_0/sim/Superscalar_Processor_Reservation_Station_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Reorder_Buffer_0_0/sim/Superscalar_Processor_Reorder_Buffer_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Register_Interdepend_0_0/sim/Superscalar_Processor_Register_Interdepend_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Register_File_0_0/sim/Superscalar_Processor_Register_File_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_ALU_0_0/sim/Superscalar_Processor_ALU_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_xlconstant_0_0/sim/Superscalar_Processor_xlconstant_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_decode_0_1/sim/Superscalar_Processor_decode_0_1.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_RegWrite_Ctrl_0_0/sim/Superscalar_Processor_RegWrite_Ctrl_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Control_Unit_0_0/sim/Superscalar_Processor_Control_Unit_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Issue_Unit_0_0/sim/Superscalar_Processor_Issue_Unit_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Write_back_signals_0_0/sim/Superscalar_Processor_Write_back_signals_0_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_ALU_1_0/sim/Superscalar_Processor_ALU_1_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_xlconstant_1_0/sim/Superscalar_Processor_xlconstant_1_0.v" \
"../../../../project_1.ip_user_files/bd/Superscalar_Processor/sim/Superscalar_Processor.v" \
"../../../../project_1.srcs/sources_1/bd/Superscalar_Processor/hdl/Superscalar_Processor_wrapper.v" \
"../../../../project_1.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
