============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:23:18 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

              Pin                         Type         Fanout Load Slew Delay Arrival   
                                         (Domain)             (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
ex_stage_i
  mult_i
    mulh_CS_reg[0]/clk                                                0    +0       0 R 
    mulh_CS_reg[0]/q             (u)  unmapped_d_flop      14 26.6    0   +94      94 R 
    ctl_145_11/in_0[0] 
      g4/in_0                                                              +0      94   
      g4/z                       (u)  unmapped_not          2  3.8    0    +8     103 F 
      g2/in_1                                                              +0     103   
      g2/z                       (u)  unmapped_nand2        3  5.7    0   +13     116 R 
      g14/in_0                                                             +0     116   
      g14/z                      (u)  unmapped_not          1  1.9    0    +7     122 F 
      g13/in_0                                                             +0     122   
      g13/z                      (u)  unmapped_nor2         8 15.2    0   +18     140 R 
    ctl_145_11/out_0[0] 
    mux_cmbsop_mulh_active_145_11/ctl[0] 
      g1/sel5                                                              +0     140   
      g1/z                       (u)  unmapped_mux6        13 24.7    0   +46     186 R 
    mux_cmbsop_mulh_active_145_11/z[7] 
    mux_124_30/ctl 
      g1/sel0                                                              +0     186   
      g1/z                       (u)  unmapped_bmux2       16 30.4    0   +35     221 R 
    mux_124_30/z[1] 
    mux_109_29/ctl 
      g15/sel0                                                             +0     221   
      g15/z                      (u)  unmapped_bmux2       22 41.8    0   +38     259 R 
    mux_109_29/z[1] 
    mul_116_49/B[1] 
      g86/in_1                                                             +0     259   
      g86/z                      (u)  unmapped_xor2        18 34.2    0   +36     294 R 
      g88/in_0                                                             +0     294   
      g88/z                      (u)  unmapped_not          1  1.9    0    +7     301 F 
      g89/in_0                                                             +0     301   
      g89/z                      (u)  unmapped_and2        17 32.3    0   +24     325 F 
      g164/in_1                                                            +0     325   
      g164/z                     (u)  unmapped_nand2        1  1.9    0   +10     335 R 
      g165/in_1                                                            +0     335   
      g165/z                     (u)  unmapped_nand2        1  1.9    0   +10     345 F 
      g166/in_0                                                            +0     345   
      g166/z                     (u)  unmapped_not          3  5.7    0   +10     355 R 
      g1294/in_0                                                           +0     355   
      g1294/z                    (u)  unmapped_xor2         1  1.9    0   +21     376 R 
      g1295/in_0                                                           +0     376   
      g1295/z                    (u)  unmapped_xor2         3  5.7    0   +24     400 R 
      g1313/in_1                                                           +0     400   
      g1313/z                    (u)  unmapped_xor2         3  5.7    0   +24     423 R 
      g1324/in_0                                                           +0     423   
      g1324/z                    (u)  unmapped_xor2         1  1.9    0   +21     444 R 
      g1325/in_0                                                           +0     444   
      g1325/z                    (u)  unmapped_xor2         3  5.7    0   +24     468 R 
      g1330/in_1                                                           +0     468   
      g1330/z                    (u)  unmapped_xor2         1  1.9    0   +21     489 R 
      g1331/in_0                                                           +0     489   
      g1331/z                    (u)  unmapped_xor2         2  3.8    0   +23     512 R 
      g1660/in_1                                                           +0     512   
      g1660/z                    (u)  unmapped_nor2         3  5.7    0   +13     524 F 
      g1719/in_1                                                           +0     524   
      g1719/z                    (u)  unmapped_nor2         2  3.8    0   +12     536 R 
      g1778/in_0                                                           +0     536   
      g1778/z                    (u)  unmapped_not          1  1.9    0    +7     543 F 
      g1779/in_1                                                           +0     543   
      g1779/z                    (u)  unmapped_nor2         1  1.9    0   +10     553 R 
      g1781/in_0                                                           +0     553   
      g1781/z                    (u)  unmapped_nor2         5  9.5    0   +15     568 F 
      g1851/in_1                                                           +0     568   
      g1851/z                    (u)  unmapped_nor2         1  1.9    0   +10     578 R 
      g1853/in_0                                                           +0     578   
      g1853/z                    (u)  unmapped_nor2         9 17.1    0   +19     597 F 
      g1888/in_1                                                           +0     597   
      g1888/z                    (u)  unmapped_nor2         1  1.9    0   +10     607 R 
      g1890/in_0                                                           +0     607   
      g1890/z                    (u)  unmapped_nor2         1  1.9    0   +10     617 F 
      g1943/in_0                                                           +0     617   
      g1943/z                    (u)  unmapped_nand2        1  1.9    0   +10     627 R 
      g2024/in_0                                                           +0     627   
      g2024/z                    (u)  unmapped_xnor2        2  3.8    0   +23     649 R 
    mul_116_49/Z[25] 
    add_117_49/B[25] 
      g57/in_1                                                             +0     649   
      g57/z                      (u)  unmapped_nor2         3  5.7    0   +13     662 F 
      g122/in_1                                                            +0     662   
      g122/z                     (u)  unmapped_nor2         1  1.9    0   +10     672 R 
      g124/in_0                                                            +0     672   
      g124/z                     (u)  unmapped_nor2         3  5.7    0   +13     685 F 
      g203/in_0                                                            +0     685   
      g203/z                     (u)  unmapped_nor2         1  1.9    0   +10     695 R 
      g205/in_0                                                            +0     695   
      g205/z                     (u)  unmapped_nor2         5  9.5    0   +15     710 F 
      g262/in_1                                                            +0     710   
      g262/z                     (u)  unmapped_nor2         1  1.9    0   +10     720 R 
      g264/in_0                                                            +0     720   
      g264/z                     (u)  unmapped_nor2         1  1.9    0   +10     730 F 
      g320/in_0                                                            +0     730   
      g320/z                     (u)  unmapped_not          1  1.9    0    +7     737 R 
      g321/in_1                                                            +0     737   
      g321/z                     (u)  unmapped_nor2         1  1.9    0   +10     747 F 
      g371/in_0                                                            +0     747   
      g371/z                     (u)  unmapped_nand2        1  1.9    0   +10     757 R 
      g460/in_0                                                            +0     757   
      g460/z                     (u)  unmapped_xnor2        2  3.8    0   +23     780 R 
    add_117_49/Z[29] 
    add_117_70/A[29] 
      g65/in_0                                                             +0     780   
      g65/z                      (u)  unmapped_nor2         3  5.7    0   +13     792 F 
      g130/in_1                                                            +0     792   
      g130/z                     (u)  unmapped_nor2         1  1.9    0   +10     802 R 
      g132/in_0                                                            +0     802   
      g132/z                     (u)  unmapped_nor2         3  5.7    0   +13     815 F 
      g213/in_0                                                            +0     815   
      g213/z                     (u)  unmapped_nor2         1  1.9    0   +10     825 R 
      g215/in_0                                                            +0     825   
      g215/z                     (u)  unmapped_nor2         1  1.9    0   +10     835 F 
      g276/in_0                                                            +0     835   
      g276/z                     (u)  unmapped_not          1  1.9    0    +7     842 R 
      g277/in_1                                                            +0     842   
      g277/z                     (u)  unmapped_nor2         1  1.9    0   +10     852 F 
      g335/in_0                                                            +0     852   
      g335/z                     (u)  unmapped_not          1  1.9    0    +7     859 R 
      g336/in_1                                                            +0     859   
      g336/z                     (u)  unmapped_nor2         1  1.9    0   +10     869 F 
      g380/in_0                                                            +0     869   
      g380/z                     (u)  unmapped_nand2        2  3.8    0   +12     880 R 
      g382/in_0                                                            +0     880   
      g382/z                     (u)  unmapped_nand2        1  1.9    0   +10     890 F 
      g383/in_1                                                            +0     890   
      g383/z                     (u)  unmapped_nand2        1  1.9    0   +10     900 R 
      g470/in_0                                                            +0     900   
      g470/z                     (u)  unmapped_xnor2        1  1.9    0   +21     921 R 
    add_117_70/Z[33] 
    mux_128_30/in_1 
      g1/data1                                                             +0     921   
      g1/z                       (u)  unmapped_bmux2        1  1.9    0   +21     942 R 
    mux_128_30/z 
    g4/in_1                                                                +0     942   
    g4/z                         (u)  unmapped_and2        31 11.4    0   +22     964 R 
    sra_120_128/A[33] 
      g207/data1                                                           +0     964   
      g207/z                     (u)  unmapped_mux2         2  3.8    0   +18     983 R 
      g241/data0                                                           +0     983   
      g241/z                     (u)  unmapped_mux2         2  3.8    0   +18    1002 R 
      g271/data1                                                           +0    1002   
      g271/z                     (u)  unmapped_mux2         2  3.8    0   +18    1020 R 
      g297/data1                                                           +0    1020   
      g297/z                     (u)  unmapped_mux2         2  3.8    0   +18    1038 R 
      g315/data1                                                           +0    1038   
      g315/z                     (u)  unmapped_mux2         3  5.7    0   +20    1058 R 
    sra_120_128/Z[4] 
    mux_result_o_316_18/in_6[4] 
      g28/data6                                                            +0    1058   
      g28/z                      (u)  unmapped_bmux8        1  1.9    0   +56    1114 R 
    mux_result_o_316_18/z[4] 
  mult_i/result_o[4] 
  mux_regfile_alu_wdata_fw_o_218_11/in_1[4] 
    g28/data1                                                              +0    1114   
    g28/z                        (u)  unmapped_bmux2        1  1.9    0   +21    1135 R 
  mux_regfile_alu_wdata_fw_o_218_11/z[4] 
  mux_regfile_alu_wdata_fw_o_220_11/in_0[4] 
    g28/data0                                                              +0    1135   
    g28/z                        (u)  unmapped_bmux2        4  7.6    0   +25    1160 R 
  mux_regfile_alu_wdata_fw_o_220_11/z[4] 
ex_stage_i/regfile_alu_wdata_fw_o[4] 
id_stage_i/regfile_alu_wdata_fw_i[4] 
  mux_operand_b_fw_id_718_11/in_1[4] 
    g28/data1                                                              +0    1160   
    g28/z                        (u)  unmapped_bmux4        8 15.2    0   +46    1206 R 
  mux_operand_b_fw_id_718_11/z[4] 
  mux_operand_b_690_11/in_7[4] 
    g28/data7                                                              +0    1206   
    g28/z                        (u)  unmapped_bmux8        6 11.4    0   +62    1269 R 
  mux_operand_b_690_11/z[4] 
  mux_operand_b_vec_703_22/in_1[12] 
    g4/data1                                                               +0    1269   
    g4/z                         (u)  unmapped_bmux2        1  1.9    0   +21    1290 R 
  mux_operand_b_vec_703_22/z[12] 
  mux_713_46/in_1[20] 
    g4/data1                                                               +0    1290   
    g4/z                         (u)  unmapped_bmux2        3  5.7    0   +24    1313 R 
  mux_713_46/z[20] 
  mult_dot_op_b_ex_o_reg[28]/d        unmapped_d_flop                      +0    1313   
  mult_dot_op_b_ex_o_reg[28]/clk      setup                           0   +41    1354 R 
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : ex_stage_i/mult_i/mulh_CS_reg[0]/clk
End-point    : id_stage_i/mult_dot_op_b_ex_o_reg[28]/d

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:23:19 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                    Type         Fanout Load Slew Delay Arrival   
                               (Domain)             (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                 launch                                        0 R 
(fp.sdc_line_33_160_1)      ext delay                          +500     500 R 
debug_req_i            (u)  in port               7 13.3    0    +0     500 R 
id_stage_i/debug_req_i 
  controller_i/debug_req_i 
    g17/in_0                                                     +0     500   
    g17/z              (u)  unmapped_not          1  1.9    0    +7     507 F 
    g18/in_1                                                     +0     507   
    g18/z              (u)  unmapped_and2         1  1.9    0   +10     517 F 
    g20/in_0                                                     +0     517   
    g20/z              (u)  unmapped_and2         1  1.9    0   +10     527 F 
    ctl_443_20/in_1 
      g1/in_1                                                    +0     527   
      g1/z             (u)  unmapped_xnor2       19 36.1    0   +36     563 F 
      g3/in_1                                                    +0     563   
      g3/z             (u)  unmapped_nor2        16 30.4    0   +24     587 R 
    ctl_443_20/out_0[0] 
    mux_pc_set_o_443_20/ctl[0] 
      g1/sel2                                                    +0     587   
      g1/z             (u)  unmapped_mux3         1  1.9    0   +21     608 R 
    mux_pc_set_o_443_20/z 
    mux_pc_set_o_385_15/in_3 
      g1/data3                                                   +0     608   
      g1/z             (u)  unmapped_mux5         1  1.9    0   +32     640 R 
    mux_pc_set_o_385_15/z 
    mux_pc_set_o_301_202/in_0 
      g1/data0                                                   +0     640   
      g1/z             (u)  unmapped_mux5         4  9.5    0   +37     678 R 
    mux_pc_set_o_301_202/z 
  controller_i/pc_set_o 
id_stage_i/pc_set_o 
if_stage_i/pc_set_i 
  mux_branch_req_287_9/ctl 
    g1/sel0                                                      +0     678   
    g1/z               (u)  unmapped_bmux2       77 17.1    0   +37     715 R 
  mux_branch_req_287_9/z 
  prefetch_32.prefetch_buffer_i/branch_i 
    g12/in_1                                                     +0     715   
    g12/z              (u)  unmapped_or2          1  1.9    0   +10     725 R 
    g13/in_0                                                     +0     725   
    g13/z              (u)  unmapped_or2          2  3.8    0   +12     736 R 
    g15/in_0                                                     +0     736   
    g15/z              (u)  unmapped_or2          1  1.9    0   +10     746 R 
    g16/in_1                                                     +0     746   
    g16/z              (u)  unmapped_and2         5  9.5    0   +15     762 R 
    mux_addr_valid_261_19/ctl 
      g1/sel0                                                    +0     762   
      g1/z             (u)  unmapped_bmux2        2  3.8    0   +23     784 R 
    mux_addr_valid_261_19/z 
    mux_instr_req_o_249_17/in_0 
      g1/data0                                                   +0     784   
      g1/z             (u)  unmapped_bmux8        2  2.7    0   +56     840 R 
    mux_instr_req_o_249_17/z 
    g119/in_3                                                    +0     840   
    g119/z             (u)  unmapped_or4          2  3.8    0   +24     864 R 
  prefetch_32.prefetch_buffer_i/busy_o 
if_stage_i/if_busy_o 
g21/in_0                                                         +0     864   
g21/z                  (u)  unmapped_or4          1  1.9    0   +22     886 R 
mux_422_61/in_0 
  g1/data0                                                       +0     886   
  g1/z                 (u)  unmapped_bmux2        1  1.9    0   +21     906 R 
mux_422_61/z 
core_busy_q_reg/d           unmapped_d_flop                      +0     906   
core_busy_q_reg/clk         setup                           0   +23     930 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                    2000 R 
------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1070ps 
Start-point  : debug_req_i
End-point    : core_busy_q_reg/d

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:23:19 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                    Type         Fanout Load Slew Delay Arrival   
                               (Domain)             (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                 launch                                        0 R 
core_busy_q_reg/clk                                         0    +0       0 R 
core_busy_q_reg/q      (u)  unmapped_d_flop       1  1.9    0   +82      82 R 
mux_418_24/in_0 
  g1/data0                                                       +0      82   
  g1/z                 (u)  unmapped_bmux2        2  2.7    0   +21     103 R 
mux_418_24/z 
core_busy_o                 interconnect                    0    +0     103 R 
                            out port                             +0     103 R 
(fp.sdc_line_36_790_1)      ext delay                          +500     603 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                    2000 R 
------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1397ps 
Start-point  : core_busy_q_reg/clk
End-point    : core_busy_o

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:23:19 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found.


============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:23:19 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                    Type        Fanout Load Slew Delay Arrival   
                               (Domain)            (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                 launch                                       0 R 
(fp.sdc_line_33_160_1)      ext delay                         +500     500 R 
debug_req_i            (u)  in port              7 13.3    0    +0     500 R 
id_stage_i/debug_req_i 
  controller_i/debug_req_i 
    g17/in_0                                                    +0     500   
    g17/z              (u)  unmapped_not         1  1.9    0    +7     507 F 
    g18/in_1                                                    +0     507   
    g18/z              (u)  unmapped_and2        1  1.9    0   +10     517 F 
    g20/in_0                                                    +0     517   
    g20/z              (u)  unmapped_and2        1  1.9    0   +10     527 F 
    ctl_443_20/in_1 
      g1/in_1                                                   +0     527   
      g1/z             (u)  unmapped_xnor2      19 36.1    0   +36     563 F 
      g3/in_1                                                   +0     563   
      g3/z             (u)  unmapped_nor2       16 30.4    0   +24     587 R 
    ctl_443_20/out_0[0] 
    mux_pc_set_o_443_20/ctl[0] 
      g1/sel2                                                   +0     587   
      g1/z             (u)  unmapped_mux3        1  1.9    0   +21     608 R 
    mux_pc_set_o_443_20/z 
    mux_pc_set_o_385_15/in_3 
      g1/data3                                                  +0     608   
      g1/z             (u)  unmapped_mux5        1  1.9    0   +32     640 R 
    mux_pc_set_o_385_15/z 
    mux_pc_set_o_301_202/in_0 
      g1/data0                                                  +0     640   
      g1/z             (u)  unmapped_mux5        4  9.5    0   +37     678 R 
    mux_pc_set_o_301_202/z 
  controller_i/pc_set_o 
id_stage_i/pc_set_o 
if_stage_i/pc_set_i 
  mux_branch_req_287_9/ctl 
    g1/sel0                                                     +0     678   
    g1/z               (u)  unmapped_bmux2      77 17.1    0   +37     715 R 
  mux_branch_req_287_9/z 
  prefetch_32.prefetch_buffer_i/branch_i 
    g12/in_1                                                    +0     715   
    g12/z              (u)  unmapped_or2         1  1.9    0   +10     725 R 
    g13/in_0                                                    +0     725   
    g13/z              (u)  unmapped_or2         2  3.8    0   +12     736 R 
    g15/in_0                                                    +0     736   
    g15/z              (u)  unmapped_or2         1  1.9    0   +10     746 R 
    g16/in_1                                                    +0     746   
    g16/z              (u)  unmapped_and2        5  9.5    0   +15     762 R 
    mux_addr_valid_261_19/ctl 
      g1/sel0                                                   +0     762   
      g1/z             (u)  unmapped_bmux2       2  3.8    0   +23     784 R 
    mux_addr_valid_261_19/z 
    mux_instr_req_o_249_17/in_0 
      g1/data0                                                  +0     784   
      g1/z             (u)  unmapped_bmux8       2  2.7    0   +56     840 R 
    mux_instr_req_o_249_17/z 
  prefetch_32.prefetch_buffer_i/instr_req_o 
if_stage_i/instr_req_o 
instr_req_o                 interconnect                   0    +0     840 R 
                            out port                            +0     840 R 
(fp.sdc_line_36_559_1)      ext delay                         +500    1340 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                   2000 R 
-----------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     660ps 
Start-point  : debug_req_i
End-point    : instr_req_o

(u) : Net has unmapped pin(s).

