
*** Running vivado
    with args -log system_axi_gpreg_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_gpreg_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_axi_gpreg_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dator2/Documents/antsdr_standalone/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/dator2/Documents/antsdr_standalone/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top system_axi_gpreg_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26066
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2529.730 ; gain = 0.000 ; free physical = 2023 ; free virtual = 9335
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpreg_0' [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ip/system_axi_gpreg_0/synth/system_axi_gpreg_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_gpreg' [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ipshared/706c/axi_gpreg.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_gpreg_io' [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ipshared/706c/axi_gpreg_io.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_gpreg_io' (1#1) [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ipshared/706c/axi_gpreg_io.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_gpreg_io__parameterized0' [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ipshared/706c/axi_gpreg_io.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_gpreg_io__parameterized0' (1#1) [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ipshared/706c/axi_gpreg_io.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_gpreg_io__parameterized1' [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ipshared/706c/axi_gpreg_io.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_gpreg_io__parameterized1' (1#1) [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ipshared/706c/axi_gpreg_io.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_gpreg_io__parameterized2' [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ipshared/706c/axi_gpreg_io.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_gpreg_io__parameterized2' (1#1) [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ipshared/706c/axi_gpreg_io.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (2#1) [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_gpreg' (3#1) [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ipshared/706c/axi_gpreg.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpreg_0' (4#1) [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ip/system_axi_gpreg_0/synth/system_axi_gpreg_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2529.730 ; gain = 0.000 ; free physical = 1948 ; free virtual = 9284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2529.730 ; gain = 0.000 ; free physical = 1996 ; free virtual = 9328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2529.730 ; gain = 0.000 ; free physical = 1996 ; free virtual = 9328
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2529.730 ; gain = 0.000 ; free physical = 2021 ; free virtual = 9353
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {name =~ *rst_async_d*_reg}'. [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc:4]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {name =~ *rst_sync_reg}'. [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc:5]
WARNING: [Vivado 12-508] No pins matched '*rst_sync_reg/PRE'. [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc:7]
WARNING: [Vivado 12-508] No pins matched '*rst_async_d1_reg/PRE'. [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc:8]
WARNING: [Vivado 12-508] No pins matched '*rst_async_d2_reg/PRE'. [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc:9]
Finished Parsing XDC File [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'inst'
Parsing XDC File [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.runs/system_axi_gpreg_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.runs/system_axi_gpreg_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ip/system_axi_gpreg_0/system_axi_gpreg_0_constr.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.gen/sources_1/bd/system/ip/system_axi_gpreg_0/system_axi_gpreg_0_constr.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.676 ; gain = 0.000 ; free physical = 2975 ; free virtual = 10300
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2593.676 ; gain = 0.000 ; free physical = 2975 ; free virtual = 10300
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 2962 ; free virtual = 10356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 2962 ; free virtual = 10356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.runs/system_axi_gpreg_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 2962 ; free virtual = 10356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 2456 ; free virtual = 9823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 18    
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 12    
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 1821 ; free virtual = 9210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 2444 ; free virtual = 9837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 2443 ; free virtual = 9841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 2417 ; free virtual = 9815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 1830 ; free virtual = 9187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 1830 ; free virtual = 9187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 1808 ; free virtual = 9166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 1807 ; free virtual = 9164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 1799 ; free virtual = 9156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 1799 ; free virtual = 9156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    32|
|3     |LUT3 |    45|
|4     |LUT4 |    13|
|5     |LUT5 |    45|
|6     |LUT6 |   162|
|7     |FDCE |   364|
|8     |FDPE |   128|
|9     |FDRE |   121|
|10    |FDSE |    24|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 1799 ; free virtual = 9156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2593.676 ; gain = 0.000 ; free physical = 1728 ; free virtual = 9086
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2593.676 ; gain = 63.945 ; free physical = 1728 ; free virtual = 9086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2593.676 ; gain = 0.000 ; free physical = 1646 ; free virtual = 9004
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.676 ; gain = 0.000 ; free physical = 1466 ; free virtual = 8811
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a376b765
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2593.676 ; gain = 69.969 ; free physical = 1535 ; free virtual = 8880
INFO: [Common 17-1381] The checkpoint '/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.runs/system_axi_gpreg_0_synth_1/system_axi_gpreg_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_gpreg_0, cache-ID = d5965ed9c8b032c5
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/dator2/Documents/antsdr_standalone/hdl/projects/antsdre200/antsdre200.runs/system_axi_gpreg_0_synth_1/system_axi_gpreg_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axi_gpreg_0_utilization_synth.rpt -pb system_axi_gpreg_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 13 14:10:26 2025...
