MyHDL Conversion to Verilog and VHDL  
Python bfm ==> Verilog bfm  

bfm_add ==> add_2  
bfm_add_2 ==> add_6  
bfm_add_3 ==> add_8  

bfm_tinyalu ==> tinyalu_2  
bfm_tinyalu_2 ==> tinyalu_6  
bfm_tinyalu_3 ==> tinyalu_8  

bfm_hash ==> hash_2  

bfm_arp ==> arp_2  

