Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Nov 29 01:17:41 2025
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx
| Design       : GPIO_demo
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.536      -43.474                    280                 4897        0.052        0.000                      0                 4897        4.500        0.000                       0                  2090  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.536      -43.474                    280                 4897        0.052        0.000                      0                 4897        4.500        0.000                       0                  2090  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          280  Failing Endpoints,  Worst Slack       -0.536ns,  Total Violation      -43.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.536ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[20]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[24][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.423ns  (logic 2.104ns (20.185%)  route 8.319ns (79.815%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 14.237 - 10.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.557     4.495    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X18Y36         FDRE                                         r  inst_LogicUnit/current_instruction_reg[20]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.518     5.013 r  inst_LogicUnit/current_instruction_reg[20]_rep__1/Q
                         net (fo=114, routed)         1.123     6.136    inst_LogicUnit/current_instruction_reg[20]_rep__1_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.260 r  inst_LogicUnit/b_add[4]_i_10/O
                         net (fo=1, routed)           0.656     6.916    inst_LogicUnit/b_add[4]_i_10_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.040 r  inst_LogicUnit/b_add[4]_i_4/O
                         net (fo=1, routed)           0.300     7.340    inst_LogicUnit/b_add[4]_i_4_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.464 r  inst_LogicUnit/b_add[4]_i_1/O
                         net (fo=108, routed)         1.568     9.032    inst_LogicUnit/b_add[4]_i_1_n_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.182 r  inst_LogicUnit/registers[16][16]_i_21/O
                         net (fo=9, routed)           0.746     9.928    inst_LogicUnit/registers[16][16]_i_21_n_0
    SLICE_X26Y53         LUT5 (Prop_lut5_I4_O)        0.361    10.289 f  inst_LogicUnit/registers[16][13]_i_24/O
                         net (fo=2, routed)           0.596    10.885    inst_LogicUnit/registers[16][13]_i_24_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.331    11.216 f  inst_LogicUnit/registers[16][11]_i_23/O
                         net (fo=2, routed)           0.907    12.123    inst_LogicUnit/registers[16][11]_i_23_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.247 f  inst_LogicUnit/registers[16][11]_i_12/O
                         net (fo=1, routed)           0.580    12.827    inst_LogicUnit/registers[16][11]_i_12_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.951 f  inst_LogicUnit/registers[16][11]_i_4/O
                         net (fo=1, routed)           0.779    13.730    inst_LogicUnit/registers[16][11]_i_4_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I3_O)        0.124    13.854 r  inst_LogicUnit/registers[16][11]_i_1/O
                         net (fo=31, routed)          1.064    14.918    inst_LogicUnit/registers[16][11]_i_1_n_0
    SLICE_X26Y42         FDRE                                         r  inst_LogicUnit/registers_reg[24][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.447    14.237    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X26Y42         FDRE                                         r  inst_LogicUnit/registers_reg[24][11]/C
                         clock pessimism              0.228    14.465    
                         clock uncertainty           -0.035    14.429    
    SLICE_X26Y42         FDRE (Setup_fdre_C_D)       -0.047    14.382    inst_LogicUnit/registers_reg[24][11]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -14.918    
  -------------------------------------------------------------------
                         slack                                 -0.536    

Slack (VIOLATED) :        -0.522ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[20]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[18][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.417ns  (logic 2.104ns (20.198%)  route 8.313ns (79.802%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 14.237 - 10.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.557     4.495    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X18Y36         FDRE                                         r  inst_LogicUnit/current_instruction_reg[20]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.518     5.013 r  inst_LogicUnit/current_instruction_reg[20]_rep__1/Q
                         net (fo=114, routed)         1.123     6.136    inst_LogicUnit/current_instruction_reg[20]_rep__1_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.260 r  inst_LogicUnit/b_add[4]_i_10/O
                         net (fo=1, routed)           0.656     6.916    inst_LogicUnit/b_add[4]_i_10_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.040 r  inst_LogicUnit/b_add[4]_i_4/O
                         net (fo=1, routed)           0.300     7.340    inst_LogicUnit/b_add[4]_i_4_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.464 r  inst_LogicUnit/b_add[4]_i_1/O
                         net (fo=108, routed)         1.568     9.032    inst_LogicUnit/b_add[4]_i_1_n_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.182 r  inst_LogicUnit/registers[16][16]_i_21/O
                         net (fo=9, routed)           0.746     9.928    inst_LogicUnit/registers[16][16]_i_21_n_0
    SLICE_X26Y53         LUT5 (Prop_lut5_I4_O)        0.361    10.289 f  inst_LogicUnit/registers[16][13]_i_24/O
                         net (fo=2, routed)           0.596    10.885    inst_LogicUnit/registers[16][13]_i_24_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.331    11.216 f  inst_LogicUnit/registers[16][11]_i_23/O
                         net (fo=2, routed)           0.907    12.123    inst_LogicUnit/registers[16][11]_i_23_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.247 f  inst_LogicUnit/registers[16][11]_i_12/O
                         net (fo=1, routed)           0.580    12.827    inst_LogicUnit/registers[16][11]_i_12_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.951 f  inst_LogicUnit/registers[16][11]_i_4/O
                         net (fo=1, routed)           0.779    13.730    inst_LogicUnit/registers[16][11]_i_4_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I3_O)        0.124    13.854 r  inst_LogicUnit/registers[16][11]_i_1/O
                         net (fo=31, routed)          1.057    14.911    inst_LogicUnit/registers[16][11]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  inst_LogicUnit/registers_reg[18][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.447    14.237    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  inst_LogicUnit/registers_reg[18][11]/C
                         clock pessimism              0.228    14.465    
                         clock uncertainty           -0.035    14.429    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)       -0.040    14.389    inst_LogicUnit/registers_reg[18][11]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                         -14.911    
  -------------------------------------------------------------------
                         slack                                 -0.522    

Slack (VIOLATED) :        -0.478ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[21]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[11][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.250ns  (logic 1.939ns (18.917%)  route 8.311ns (81.083%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.558     4.496    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  inst_LogicUnit/current_instruction_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.456     4.952 r  inst_LogicUnit/current_instruction_reg[21]_rep__1/Q
                         net (fo=84, routed)          1.418     6.370    inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.494 r  inst_LogicUnit/b_add[3]_i_12/O
                         net (fo=1, routed)           0.000     6.494    inst_LogicUnit/b_add[3]_i_12_n_0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     6.706 r  inst_LogicUnit/b_add_reg[3]_i_5/O
                         net (fo=1, routed)           0.864     7.570    inst_LogicUnit/b_add_reg[3]_i_5_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.299     7.869 r  inst_LogicUnit/b_add[3]_i_1/O
                         net (fo=110, routed)         1.630     9.498    inst_LogicUnit/b_add[3]_i_1_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I4_O)        0.124     9.622 f  inst_LogicUnit/registers[16][27]_i_22/O
                         net (fo=3, routed)           1.088    10.710    inst_LogicUnit/registers[16][27]_i_22_n_0
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.124    10.834 f  inst_LogicUnit/registers[16][25]_i_29/O
                         net (fo=2, routed)           0.823    11.657    inst_LogicUnit/registers[16][25]_i_29_n_0
    SLICE_X11Y51         LUT3 (Prop_lut3_I0_O)        0.150    11.807 f  inst_LogicUnit/registers[16][25]_i_15/O
                         net (fo=2, routed)           0.965    12.772    inst_LogicUnit/registers[16][25]_i_15_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I4_O)        0.326    13.098 f  inst_LogicUnit/registers[16][25]_i_5/O
                         net (fo=1, routed)           0.634    13.732    inst_LogicUnit/registers[16][25]_i_5_n_0
    SLICE_X21Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.856 r  inst_LogicUnit/registers[16][25]_i_1/O
                         net (fo=31, routed)          0.890    14.746    inst_LogicUnit/registers[16][25]_i_1_n_0
    SLICE_X24Y54         FDRE                                         r  inst_LogicUnit/registers_reg[11][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.433    14.222    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X24Y54         FDRE                                         r  inst_LogicUnit/registers_reg[11][25]/C
                         clock pessimism              0.148    14.370    
                         clock uncertainty           -0.035    14.335    
    SLICE_X24Y54         FDRE (Setup_fdre_C_D)       -0.067    14.268    inst_LogicUnit/registers_reg[11][25]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -14.746    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (VIOLATED) :        -0.449ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[21]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[28][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 1.835ns (17.882%)  route 8.427ns (82.118%))
  Logic Levels:           9  (LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 14.233 - 10.000 ) 
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.558     4.496    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  inst_LogicUnit/current_instruction_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.456     4.952 r  inst_LogicUnit/current_instruction_reg[21]_rep__1/Q
                         net (fo=84, routed)          1.418     6.370    inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.494 r  inst_LogicUnit/b_add[3]_i_12/O
                         net (fo=1, routed)           0.000     6.494    inst_LogicUnit/b_add[3]_i_12_n_0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     6.706 r  inst_LogicUnit/b_add_reg[3]_i_5/O
                         net (fo=1, routed)           0.864     7.570    inst_LogicUnit/b_add_reg[3]_i_5_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.299     7.869 r  inst_LogicUnit/b_add[3]_i_1/O
                         net (fo=110, routed)         1.491     9.359    inst_LogicUnit/b_add[3]_i_1_n_0
    SLICE_X28Y51         LUT4 (Prop_lut4_I2_O)        0.124     9.483 f  inst_LogicUnit/registers[16][19]_i_32/O
                         net (fo=7, routed)           0.641    10.125    inst_LogicUnit/registers[16][19]_i_32_n_0
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.249 f  inst_LogicUnit/registers[16][16]_i_20/O
                         net (fo=3, routed)           0.490    10.739    inst_LogicUnit/registers[16][16]_i_20_n_0
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.124    10.863 f  inst_LogicUnit/registers[16][19]_i_19/O
                         net (fo=2, routed)           0.820    11.683    inst_LogicUnit/registers[16][19]_i_19_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.124    11.807 f  inst_LogicUnit/registers[16][18]_i_12/O
                         net (fo=1, routed)           0.625    12.432    inst_LogicUnit/registers[16][18]_i_12_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.556 f  inst_LogicUnit/registers[16][18]_i_4/O
                         net (fo=1, routed)           1.043    13.600    inst_LogicUnit/registers[16][18]_i_4_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.724 r  inst_LogicUnit/registers[16][18]_i_1/O
                         net (fo=31, routed)          1.034    14.757    inst_LogicUnit/registers[16][18]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  inst_LogicUnit/registers_reg[28][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.443    14.233    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y48          FDRE                                         r  inst_LogicUnit/registers_reg[28][18]/C
                         clock pessimism              0.156    14.389    
                         clock uncertainty           -0.035    14.353    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)       -0.045    14.308    inst_LogicUnit/registers_reg[28][18]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                 -0.449    

Slack (VIOLATED) :        -0.441ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[21]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[31][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.239ns  (logic 1.835ns (17.921%)  route 8.404ns (82.079%))
  Logic Levels:           9  (LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 14.234 - 10.000 ) 
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.558     4.496    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  inst_LogicUnit/current_instruction_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.456     4.952 r  inst_LogicUnit/current_instruction_reg[21]_rep__1/Q
                         net (fo=84, routed)          1.418     6.370    inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.494 r  inst_LogicUnit/b_add[3]_i_12/O
                         net (fo=1, routed)           0.000     6.494    inst_LogicUnit/b_add[3]_i_12_n_0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     6.706 r  inst_LogicUnit/b_add_reg[3]_i_5/O
                         net (fo=1, routed)           0.864     7.570    inst_LogicUnit/b_add_reg[3]_i_5_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.299     7.869 r  inst_LogicUnit/b_add[3]_i_1/O
                         net (fo=110, routed)         1.491     9.359    inst_LogicUnit/b_add[3]_i_1_n_0
    SLICE_X28Y51         LUT4 (Prop_lut4_I2_O)        0.124     9.483 f  inst_LogicUnit/registers[16][19]_i_32/O
                         net (fo=7, routed)           0.641    10.125    inst_LogicUnit/registers[16][19]_i_32_n_0
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.249 f  inst_LogicUnit/registers[16][16]_i_20/O
                         net (fo=3, routed)           0.490    10.739    inst_LogicUnit/registers[16][16]_i_20_n_0
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.124    10.863 f  inst_LogicUnit/registers[16][19]_i_19/O
                         net (fo=2, routed)           0.820    11.683    inst_LogicUnit/registers[16][19]_i_19_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.124    11.807 f  inst_LogicUnit/registers[16][18]_i_12/O
                         net (fo=1, routed)           0.625    12.432    inst_LogicUnit/registers[16][18]_i_12_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.556 f  inst_LogicUnit/registers[16][18]_i_4/O
                         net (fo=1, routed)           1.043    13.600    inst_LogicUnit/registers[16][18]_i_4_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.724 r  inst_LogicUnit/registers[16][18]_i_1/O
                         net (fo=31, routed)          1.011    14.735    inst_LogicUnit/registers[16][18]_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  inst_LogicUnit/registers_reg[31][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.444    14.234    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  inst_LogicUnit/registers_reg[31][18]/C
                         clock pessimism              0.156    14.390    
                         clock uncertainty           -0.035    14.354    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)       -0.061    14.293    inst_LogicUnit/registers_reg[31][18]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -14.735    
  -------------------------------------------------------------------
                         slack                                 -0.441    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[21]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[8][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.230ns  (logic 1.835ns (17.937%)  route 8.395ns (82.063%))
  Logic Levels:           9  (LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 14.233 - 10.000 ) 
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.558     4.496    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  inst_LogicUnit/current_instruction_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.456     4.952 r  inst_LogicUnit/current_instruction_reg[21]_rep__1/Q
                         net (fo=84, routed)          1.418     6.370    inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.494 r  inst_LogicUnit/b_add[3]_i_12/O
                         net (fo=1, routed)           0.000     6.494    inst_LogicUnit/b_add[3]_i_12_n_0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     6.706 r  inst_LogicUnit/b_add_reg[3]_i_5/O
                         net (fo=1, routed)           0.864     7.570    inst_LogicUnit/b_add_reg[3]_i_5_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.299     7.869 r  inst_LogicUnit/b_add[3]_i_1/O
                         net (fo=110, routed)         1.491     9.359    inst_LogicUnit/b_add[3]_i_1_n_0
    SLICE_X28Y51         LUT4 (Prop_lut4_I2_O)        0.124     9.483 f  inst_LogicUnit/registers[16][19]_i_32/O
                         net (fo=7, routed)           0.641    10.125    inst_LogicUnit/registers[16][19]_i_32_n_0
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.249 f  inst_LogicUnit/registers[16][16]_i_20/O
                         net (fo=3, routed)           0.490    10.739    inst_LogicUnit/registers[16][16]_i_20_n_0
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.124    10.863 f  inst_LogicUnit/registers[16][19]_i_19/O
                         net (fo=2, routed)           0.820    11.683    inst_LogicUnit/registers[16][19]_i_19_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.124    11.807 f  inst_LogicUnit/registers[16][18]_i_12/O
                         net (fo=1, routed)           0.625    12.432    inst_LogicUnit/registers[16][18]_i_12_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.556 f  inst_LogicUnit/registers[16][18]_i_4/O
                         net (fo=1, routed)           1.043    13.600    inst_LogicUnit/registers[16][18]_i_4_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.724 r  inst_LogicUnit/registers[16][18]_i_1/O
                         net (fo=31, routed)          1.002    14.726    inst_LogicUnit/registers[16][18]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  inst_LogicUnit/registers_reg[8][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.443    14.233    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X9Y47          FDRE                                         r  inst_LogicUnit/registers_reg[8][18]/C
                         clock pessimism              0.156    14.389    
                         clock uncertainty           -0.035    14.353    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)       -0.067    14.286    inst_LogicUnit/registers_reg[8][18]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                         -14.726    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.427ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[20]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[23][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 2.104ns (20.472%)  route 8.174ns (79.528%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 14.234 - 10.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.557     4.495    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X18Y36         FDRE                                         r  inst_LogicUnit/current_instruction_reg[20]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.518     5.013 r  inst_LogicUnit/current_instruction_reg[20]_rep__1/Q
                         net (fo=114, routed)         1.123     6.136    inst_LogicUnit/current_instruction_reg[20]_rep__1_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.260 r  inst_LogicUnit/b_add[4]_i_10/O
                         net (fo=1, routed)           0.656     6.916    inst_LogicUnit/b_add[4]_i_10_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.040 r  inst_LogicUnit/b_add[4]_i_4/O
                         net (fo=1, routed)           0.300     7.340    inst_LogicUnit/b_add[4]_i_4_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.464 r  inst_LogicUnit/b_add[4]_i_1/O
                         net (fo=108, routed)         1.568     9.032    inst_LogicUnit/b_add[4]_i_1_n_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.182 r  inst_LogicUnit/registers[16][16]_i_21/O
                         net (fo=9, routed)           0.746     9.928    inst_LogicUnit/registers[16][16]_i_21_n_0
    SLICE_X26Y53         LUT5 (Prop_lut5_I4_O)        0.361    10.289 f  inst_LogicUnit/registers[16][13]_i_24/O
                         net (fo=2, routed)           0.596    10.885    inst_LogicUnit/registers[16][13]_i_24_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.331    11.216 f  inst_LogicUnit/registers[16][11]_i_23/O
                         net (fo=2, routed)           0.907    12.123    inst_LogicUnit/registers[16][11]_i_23_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.247 f  inst_LogicUnit/registers[16][11]_i_12/O
                         net (fo=1, routed)           0.580    12.827    inst_LogicUnit/registers[16][11]_i_12_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.951 f  inst_LogicUnit/registers[16][11]_i_4/O
                         net (fo=1, routed)           0.779    13.730    inst_LogicUnit/registers[16][11]_i_4_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I3_O)        0.124    13.854 r  inst_LogicUnit/registers[16][11]_i_1/O
                         net (fo=31, routed)          0.918    14.772    inst_LogicUnit/registers[16][11]_i_1_n_0
    SLICE_X24Y38         FDRE                                         r  inst_LogicUnit/registers_reg[23][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.444    14.234    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X24Y38         FDRE                                         r  inst_LogicUnit/registers_reg[23][11]/C
                         clock pessimism              0.228    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X24Y38         FDRE (Setup_fdre_C_D)       -0.081    14.345    inst_LogicUnit/registers_reg[23][11]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -14.772    
  -------------------------------------------------------------------
                         slack                                 -0.427    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[21]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[15][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.242ns  (logic 1.835ns (17.917%)  route 8.407ns (82.083%))
  Logic Levels:           9  (LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 14.234 - 10.000 ) 
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.558     4.496    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  inst_LogicUnit/current_instruction_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.456     4.952 r  inst_LogicUnit/current_instruction_reg[21]_rep__1/Q
                         net (fo=84, routed)          1.418     6.370    inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.494 r  inst_LogicUnit/b_add[3]_i_12/O
                         net (fo=1, routed)           0.000     6.494    inst_LogicUnit/b_add[3]_i_12_n_0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     6.706 r  inst_LogicUnit/b_add_reg[3]_i_5/O
                         net (fo=1, routed)           0.864     7.570    inst_LogicUnit/b_add_reg[3]_i_5_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.299     7.869 r  inst_LogicUnit/b_add[3]_i_1/O
                         net (fo=110, routed)         1.491     9.359    inst_LogicUnit/b_add[3]_i_1_n_0
    SLICE_X28Y51         LUT4 (Prop_lut4_I2_O)        0.124     9.483 f  inst_LogicUnit/registers[16][19]_i_32/O
                         net (fo=7, routed)           0.641    10.125    inst_LogicUnit/registers[16][19]_i_32_n_0
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.249 f  inst_LogicUnit/registers[16][16]_i_20/O
                         net (fo=3, routed)           0.490    10.739    inst_LogicUnit/registers[16][16]_i_20_n_0
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.124    10.863 f  inst_LogicUnit/registers[16][19]_i_19/O
                         net (fo=2, routed)           0.820    11.683    inst_LogicUnit/registers[16][19]_i_19_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.124    11.807 f  inst_LogicUnit/registers[16][18]_i_12/O
                         net (fo=1, routed)           0.625    12.432    inst_LogicUnit/registers[16][18]_i_12_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.556 f  inst_LogicUnit/registers[16][18]_i_4/O
                         net (fo=1, routed)           1.043    13.600    inst_LogicUnit/registers[16][18]_i_4_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.724 r  inst_LogicUnit/registers[16][18]_i_1/O
                         net (fo=31, routed)          1.014    14.737    inst_LogicUnit/registers[16][18]_i_1_n_0
    SLICE_X10Y49         FDRE                                         r  inst_LogicUnit/registers_reg[15][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.444    14.234    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  inst_LogicUnit/registers_reg[15][18]/C
                         clock pessimism              0.156    14.390    
                         clock uncertainty           -0.035    14.354    
    SLICE_X10Y49         FDRE (Setup_fdre_C_D)       -0.028    14.326    inst_LogicUnit/registers_reg[15][18]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -14.737    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[20]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[26][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.301ns  (logic 2.104ns (20.424%)  route 8.197ns (79.576%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 14.238 - 10.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.557     4.495    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X18Y36         FDRE                                         r  inst_LogicUnit/current_instruction_reg[20]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.518     5.013 r  inst_LogicUnit/current_instruction_reg[20]_rep__1/Q
                         net (fo=114, routed)         1.123     6.136    inst_LogicUnit/current_instruction_reg[20]_rep__1_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.260 r  inst_LogicUnit/b_add[4]_i_10/O
                         net (fo=1, routed)           0.656     6.916    inst_LogicUnit/b_add[4]_i_10_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.040 r  inst_LogicUnit/b_add[4]_i_4/O
                         net (fo=1, routed)           0.300     7.340    inst_LogicUnit/b_add[4]_i_4_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.464 r  inst_LogicUnit/b_add[4]_i_1/O
                         net (fo=108, routed)         1.568     9.032    inst_LogicUnit/b_add[4]_i_1_n_0
    SLICE_X27Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.182 r  inst_LogicUnit/registers[16][16]_i_21/O
                         net (fo=9, routed)           0.746     9.928    inst_LogicUnit/registers[16][16]_i_21_n_0
    SLICE_X26Y53         LUT5 (Prop_lut5_I4_O)        0.361    10.289 f  inst_LogicUnit/registers[16][13]_i_24/O
                         net (fo=2, routed)           0.596    10.885    inst_LogicUnit/registers[16][13]_i_24_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.331    11.216 f  inst_LogicUnit/registers[16][11]_i_23/O
                         net (fo=2, routed)           0.907    12.123    inst_LogicUnit/registers[16][11]_i_23_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.247 f  inst_LogicUnit/registers[16][11]_i_12/O
                         net (fo=1, routed)           0.580    12.827    inst_LogicUnit/registers[16][11]_i_12_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.951 f  inst_LogicUnit/registers[16][11]_i_4/O
                         net (fo=1, routed)           0.779    13.730    inst_LogicUnit/registers[16][11]_i_4_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I3_O)        0.124    13.854 r  inst_LogicUnit/registers[16][11]_i_1/O
                         net (fo=31, routed)          0.942    14.796    inst_LogicUnit/registers[16][11]_i_1_n_0
    SLICE_X28Y43         FDRE                                         r  inst_LogicUnit/registers_reg[26][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.448    14.238    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  inst_LogicUnit/registers_reg[26][11]/C
                         clock pessimism              0.228    14.466    
                         clock uncertainty           -0.035    14.430    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)       -0.045    14.385    inst_LogicUnit/registers_reg[26][11]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[21]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[26][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.254ns  (logic 1.835ns (17.896%)  route 8.419ns (82.104%))
  Logic Levels:           9  (LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 14.301 - 10.000 ) 
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.558     4.496    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  inst_LogicUnit/current_instruction_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.456     4.952 r  inst_LogicUnit/current_instruction_reg[21]_rep__1/Q
                         net (fo=84, routed)          1.418     6.370    inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.494 r  inst_LogicUnit/b_add[3]_i_12/O
                         net (fo=1, routed)           0.000     6.494    inst_LogicUnit/b_add[3]_i_12_n_0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     6.706 r  inst_LogicUnit/b_add_reg[3]_i_5/O
                         net (fo=1, routed)           0.864     7.570    inst_LogicUnit/b_add_reg[3]_i_5_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.299     7.869 r  inst_LogicUnit/b_add[3]_i_1/O
                         net (fo=110, routed)         1.491     9.359    inst_LogicUnit/b_add[3]_i_1_n_0
    SLICE_X28Y51         LUT4 (Prop_lut4_I2_O)        0.124     9.483 f  inst_LogicUnit/registers[16][19]_i_32/O
                         net (fo=7, routed)           0.641    10.125    inst_LogicUnit/registers[16][19]_i_32_n_0
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.249 f  inst_LogicUnit/registers[16][16]_i_20/O
                         net (fo=3, routed)           0.490    10.739    inst_LogicUnit/registers[16][16]_i_20_n_0
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.124    10.863 f  inst_LogicUnit/registers[16][19]_i_19/O
                         net (fo=2, routed)           0.820    11.683    inst_LogicUnit/registers[16][19]_i_19_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.124    11.807 f  inst_LogicUnit/registers[16][18]_i_12/O
                         net (fo=1, routed)           0.625    12.432    inst_LogicUnit/registers[16][18]_i_12_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.556 f  inst_LogicUnit/registers[16][18]_i_4/O
                         net (fo=1, routed)           1.043    13.600    inst_LogicUnit/registers[16][18]_i_4_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.724 r  inst_LogicUnit/registers[16][18]_i_1/O
                         net (fo=31, routed)          1.026    14.749    inst_LogicUnit/registers[16][18]_i_1_n_0
    SLICE_X7Y48          FDRE                                         r  inst_LogicUnit/registers_reg[26][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.511    14.301    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  inst_LogicUnit/registers_reg[26][18]/C
                         clock pessimism              0.156    14.457    
                         clock uncertainty           -0.035    14.421    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)       -0.081    14.340    inst_LogicUnit/registers_reg[26][18]
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                         -14.749    
  -------------------------------------------------------------------
                         slack                                 -0.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.622%)  route 0.266ns (65.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.563     1.563    CLK_IBUF_BUFG
    SLICE_X24Y7          FDRE                                         r  progRam_Data_In_Bytes_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141     1.704 r  progRam_Data_In_Bytes_reg[3][4]/Q
                         net (fo=2, routed)           0.266     1.971    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.876     1.963    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.340     1.623    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.919    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.838%)  route 0.229ns (64.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.557     1.557    CLK_IBUF_BUFG
    SLICE_X25Y18         FDRE                                         r  progRam_Data_In_Bytes_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.128     1.685 r  progRam_Data_In_Bytes_reg[1][6]/Q
                         net (fo=2, routed)           0.229     1.914    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.861     1.948    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.340     1.608    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.851    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.808%)  route 0.282ns (63.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.562     1.562    CLK_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  progRam_Data_In_Bytes_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  progRam_Data_In_Bytes_reg[4][6]/Q
                         net (fo=2, routed)           0.282     2.008    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.874     1.961    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.641    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.937    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.849%)  route 0.316ns (69.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.561     1.561    CLK_IBUF_BUFG
    SLICE_X25Y12         FDRE                                         r  progRam_Data_In_Bytes_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  progRam_Data_In_Bytes_reg[2][4]/Q
                         net (fo=2, routed)           0.316     2.018    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.872     1.959    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.639    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.935    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.448%)  route 0.322ns (69.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.561     1.561    CLK_IBUF_BUFG
    SLICE_X24Y12         FDRE                                         r  progRam_Data_In_Bytes_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  progRam_Data_In_Bytes_reg[2][2]/Q
                         net (fo=2, routed)           0.322     2.024    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.872     1.959    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.639    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.935    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.395%)  route 0.323ns (69.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.561     1.561    CLK_IBUF_BUFG
    SLICE_X25Y12         FDRE                                         r  progRam_Data_In_Bytes_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  progRam_Data_In_Bytes_reg[2][6]/Q
                         net (fo=2, routed)           0.323     2.025    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.872     1.959    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.320     1.639    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.935    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 inst_LogicUnit/dm_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.141ns (24.045%)  route 0.445ns (75.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.563     1.563    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  inst_LogicUnit/dm_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  inst_LogicUnit/dm_addr_reg[8]/Q
                         net (fo=18, routed)          0.445     2.150    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.872     1.959    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.086     1.873    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.056    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 uart_fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.716%)  route 0.166ns (50.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.553     1.553    CLK_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  uart_fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  uart_fifo_din_reg[6]/Q
                         net (fo=1, routed)           0.166     1.883    <hidden>
    RAMB18_X2Y10         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.862     1.949    <hidden>
    RAMB18_X2Y10         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.320     1.629    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.784    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 uart_fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.716%)  route 0.166ns (50.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.553     1.553    CLK_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  uart_fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  uart_fifo_din_reg[7]/Q
                         net (fo=1, routed)           0.166     1.883    <hidden>
    RAMB18_X2Y10         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.862     1.949    <hidden>
    RAMB18_X2Y10         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.320     1.629    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.784    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uart_fifo_din_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.724%)  route 0.189ns (57.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.553     1.553    CLK_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  uart_fifo_din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  uart_fifo_din_reg[0]/Q
                         net (fo=1, routed)           0.189     1.883    <hidden>
    RAMB18_X2Y10         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.862     1.949    <hidden>
    RAMB18_X2Y10         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.320     1.629    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155     1.784    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10  <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y23  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y23  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y23  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y23  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Uart_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.655ns  (logic 4.068ns (53.139%)  route 3.587ns (46.861%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.546     4.484    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X24Y24         FDRE                                         r  Inst_UART_TX_CTRL/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.456     4.940 r  Inst_UART_TX_CTRL/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.446     5.386    Inst_UART_TX_CTRL/o_TX_Serial
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.510 r  Inst_UART_TX_CTRL/o_Uart_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.141     8.651    o_Uart_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    12.139 r  o_Uart_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    12.139    o_Uart_TXD
    R12                                                               r  o_Uart_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 4.040ns (64.090%)  route 2.264ns (35.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.631     4.569    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.087 r  LED_reg[0]/Q
                         net (fo=1, routed)           2.264     7.350    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.522    10.873 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.873    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.298ns  (logic 4.036ns (64.073%)  route 2.263ns (35.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.631     4.569    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.087 r  LED_reg[3]/Q
                         net (fo=1, routed)           2.263     7.349    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518    10.867 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.867    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.174ns  (logic 4.038ns (65.405%)  route 2.136ns (34.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.631     4.569    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.087 r  LED_reg[2]/Q
                         net (fo=1, routed)           2.136     7.223    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.520    10.743 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.743    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.150ns  (logic 4.038ns (65.653%)  route 2.112ns (34.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.631     4.569    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.087 r  LED_reg[1]/Q
                         net (fo=1, routed)           2.112     7.199    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.520    10.718 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.718    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.844ns  (logic 3.965ns (67.853%)  route 1.879ns (32.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.616     4.553    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.009 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           1.879     6.888    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.509    10.397 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.397    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 3.959ns (67.947%)  route 1.868ns (32.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.609     4.546    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.002 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           1.868     6.870    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.503    10.373 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.373    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.985ns (68.668%)  route 1.818ns (31.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.609     4.546    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.002 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           1.818     6.820    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.529    10.349 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    10.349    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.713ns  (logic 3.989ns (69.818%)  route 1.724ns (30.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.609     4.546    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.002 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           1.724     6.727    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         3.533    10.259 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.259    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.670ns  (logic 3.960ns (69.840%)  route 1.710ns (30.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.609     4.546    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.002 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           1.710     6.712    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.504    10.216 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.216    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.367ns (80.706%)  route 0.327ns (19.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           0.327     2.051    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.226     3.277 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.277    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.346ns (79.266%)  route 0.352ns (20.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           0.352     2.077    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.205     3.282 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.282    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.375ns (79.460%)  route 0.355ns (20.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           0.355     2.080    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         1.234     3.314 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.314    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.371ns (78.284%)  route 0.380ns (21.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           0.380     2.105    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.230     3.334 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.334    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.345ns (76.223%)  route 0.420ns (23.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.583     1.583    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           0.420     2.144    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.348 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.348    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.351ns (76.046%)  route 0.426ns (23.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.587     1.587    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.728 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           0.426     2.154    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.210     3.364 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.364    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.385ns (72.954%)  route 0.513ns (27.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.592     1.592    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.756 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.513     2.270    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.221     3.490 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.490    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.385ns (71.839%)  route 0.543ns (28.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.592     1.592    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.756 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.543     2.299    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.221     3.521 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.521    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.383ns (70.887%)  route 0.568ns (29.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.592     1.592    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.756 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.568     2.324    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     3.543 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.543    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.387ns (69.954%)  route 0.596ns (30.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.592     1.592    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.756 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.596     2.352    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.223     3.576 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.576    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.581ns (28.663%)  route 3.936ns (71.337%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.744     4.201    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.325 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          1.192     5.517    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.431     4.221    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][13]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.581ns (28.663%)  route 3.936ns (71.337%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.744     4.201    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.325 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          1.192     5.517    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.431     4.221    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][14]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.581ns (28.663%)  route 3.936ns (71.337%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.744     4.201    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.325 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          1.192     5.517    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.431     4.221    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][15]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.581ns (29.400%)  route 3.797ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.744     4.201    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.325 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          1.054     5.379    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.431     4.221    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.581ns (29.400%)  route 3.797ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.744     4.201    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.325 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          1.054     5.379    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.431     4.221    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.581ns (29.400%)  route 3.797ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.744     4.201    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.325 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          1.054     5.379    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.431     4.221    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][12]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.581ns (29.400%)  route 3.797ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.744     4.201    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.325 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          1.054     5.379    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.431     4.221    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][9]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.334ns  (logic 1.709ns (32.037%)  route 3.625ns (67.963%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.565     4.026    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X16Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.150 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.325     4.475    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.599 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.735     5.334    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X18Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.436     4.226    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X18Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.334ns  (logic 1.709ns (32.037%)  route 3.625ns (67.963%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.565     4.026    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X16Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.150 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.325     4.475    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.599 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.735     5.334    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X18Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.436     4.226    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X18Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.334ns  (logic 1.709ns (32.037%)  route 3.625ns (67.963%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.565     4.026    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X16Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.150 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.325     4.475    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.599 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.735     5.334    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X18Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        1.436     4.226    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X18Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.274ns (21.049%)  route 1.027ns (78.951%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.027     1.256    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X17Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.301 r  Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.301    Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1_n_0
    SLICE_X17Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.825     1.912    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.265ns (19.553%)  route 1.090ns (80.447%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.953     1.173    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.218 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.137     1.355    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.849     1.936    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.265ns (19.553%)  route 1.090ns (80.447%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.953     1.173    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.218 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.137     1.355    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.849     1.936    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][6]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.265ns (19.553%)  route 1.090ns (80.447%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.953     1.173    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.218 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.137     1.355    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.849     1.936    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.265ns (19.553%)  route 1.090ns (80.447%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.953     1.173    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.218 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.137     1.355    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.849     1.936    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][8]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.274ns (20.195%)  route 1.083ns (79.805%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.083     1.311    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X17Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.356 r  Inst_UART_RX_CTRL/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.356    Inst_UART_RX_CTRL/r_SM_Main[0]_i_1_n_0
    SLICE_X17Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.824     1.911    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.274ns (19.937%)  route 1.100ns (80.063%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.100     1.329    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X17Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.374 r  Inst_UART_RX_CTRL/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.374    Inst_UART_RX_CTRL/r_RX_Byte[3]_i_1_n_0
    SLICE_X17Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.825     1.912    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[3]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.274ns (19.792%)  route 1.110ns (80.208%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.110     1.339    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X16Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.384 r  Inst_UART_RX_CTRL/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.384    Inst_UART_RX_CTRL/r_RX_Byte[0]_i_1_n_0
    SLICE_X16Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.825     1.912    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X16Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.273ns (19.624%)  route 1.119ns (80.376%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.991     1.219    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.264 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          0.128     1.393    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X10Y27         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.819     1.906    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.273ns (19.624%)  route 1.119ns (80.376%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.991     1.219    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.264 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          0.128     1.393    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X10Y27         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2089, routed)        0.819     1.906    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/C





