/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 296 320)
	(text "ID_STAGE" (rect 5 0 54 12)(font "Arial" ))
	(text "inst" (rect 8 288 20 300)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk_50" (rect 0 0 25 12)(font "Arial" ))
		(text "clk_50" (rect 21 27 46 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 43 31 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "rst" (rect 0 0 10 12)(font "Arial" ))
		(text "rst" (rect 21 59 31 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "IF_ID_PC[31..0]" (rect 0 0 66 12)(font "Arial" ))
		(text "IF_ID_PC[31..0]" (rect 21 75 87 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "IF_ID_Inst[31..0]" (rect 0 0 67 12)(font "Arial" ))
		(text "IF_ID_Inst[31..0]" (rect 21 91 88 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "HD_HoldControl" (rect 0 0 66 12)(font "Arial" ))
		(text "HD_HoldControl" (rect 21 107 87 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "RegWrite" (rect 0 0 40 12)(font "Arial" ))
		(text "RegWrite" (rect 21 123 61 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 0 144)
		(input)
		(text "WriteReg[4..0]" (rect 0 0 61 12)(font "Arial" ))
		(text "WriteReg[4..0]" (rect 21 139 82 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "WriteData[31..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "WriteData[31..0]" (rect 21 155 85 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 280 32)
		(output)
		(text "r1[4..0]" (rect 0 0 28 12)(font "Arial" ))
		(text "r1[4..0]" (rect 231 27 259 39)(font "Arial" ))
		(line (pt 280 32)(pt 264 32)(line_width 3))
	)
	(port
		(pt 280 48)
		(output)
		(text "r2[4..0]" (rect 0 0 29 12)(font "Arial" ))
		(text "r2[4..0]" (rect 230 43 259 55)(font "Arial" ))
		(line (pt 280 48)(pt 264 48)(line_width 3))
	)
	(port
		(pt 280 64)
		(output)
		(text "ID_EX_MemToReg" (rect 0 0 83 12)(font "Arial" ))
		(text "ID_EX_MemToReg" (rect 176 59 259 71)(font "Arial" ))
		(line (pt 280 64)(pt 264 64)(line_width 1))
	)
	(port
		(pt 280 80)
		(output)
		(text "ID_EX_RegWrite" (rect 0 0 74 12)(font "Arial" ))
		(text "ID_EX_RegWrite" (rect 185 75 259 87)(font "Arial" ))
		(line (pt 280 80)(pt 264 80)(line_width 1))
	)
	(port
		(pt 280 96)
		(output)
		(text "ID_EX_MemRead" (rect 0 0 77 12)(font "Arial" ))
		(text "ID_EX_MemRead" (rect 182 91 259 103)(font "Arial" ))
		(line (pt 280 96)(pt 264 96)(line_width 1))
	)
	(port
		(pt 280 112)
		(output)
		(text "ID_EX_MemWrite" (rect 0 0 77 12)(font "Arial" ))
		(text "ID_EX_MemWrite" (rect 182 107 259 119)(font "Arial" ))
		(line (pt 280 112)(pt 264 112)(line_width 1))
	)
	(port
		(pt 280 128)
		(output)
		(text "ID_EX_Branch" (rect 0 0 62 12)(font "Arial" ))
		(text "ID_EX_Branch" (rect 197 123 259 135)(font "Arial" ))
		(line (pt 280 128)(pt 264 128)(line_width 1))
	)
	(port
		(pt 280 144)
		(output)
		(text "ID_EX_ALUSrc" (rect 0 0 69 12)(font "Arial" ))
		(text "ID_EX_ALUSrc" (rect 190 139 259 151)(font "Arial" ))
		(line (pt 280 144)(pt 264 144)(line_width 1))
	)
	(port
		(pt 280 160)
		(output)
		(text "ID_EX_ALUOp[5..0]" (rect 0 0 87 12)(font "Arial" ))
		(text "ID_EX_ALUOp[5..0]" (rect 172 155 259 167)(font "Arial" ))
		(line (pt 280 160)(pt 264 160)(line_width 3))
	)
	(port
		(pt 280 176)
		(output)
		(text "ID_EX_BranchTarget[31..0]" (rect 0 0 112 12)(font "Arial" ))
		(text "ID_EX_BranchTarget[31..0]" (rect 147 171 259 183)(font "Arial" ))
		(line (pt 280 176)(pt 264 176)(line_width 3))
	)
	(port
		(pt 280 192)
		(output)
		(text "ID_EX_ReadData1[31..0]" (rect 0 0 102 12)(font "Arial" ))
		(text "ID_EX_ReadData1[31..0]" (rect 157 187 259 199)(font "Arial" ))
		(line (pt 280 192)(pt 264 192)(line_width 3))
	)
	(port
		(pt 280 208)
		(output)
		(text "ID_EX_ReadData2[31..0]" (rect 0 0 103 12)(font "Arial" ))
		(text "ID_EX_ReadData2[31..0]" (rect 156 203 259 215)(font "Arial" ))
		(line (pt 280 208)(pt 264 208)(line_width 3))
	)
	(port
		(pt 280 224)
		(output)
		(text "ID_EX_SignExtImm[31..0]" (rect 0 0 107 12)(font "Arial" ))
		(text "ID_EX_SignExtImm[31..0]" (rect 152 219 259 231)(font "Arial" ))
		(line (pt 280 224)(pt 264 224)(line_width 3))
	)
	(port
		(pt 280 240)
		(output)
		(text "ID_EX_WriteReg[4..0]" (rect 0 0 95 12)(font "Arial" ))
		(text "ID_EX_WriteReg[4..0]" (rect 164 235 259 247)(font "Arial" ))
		(line (pt 280 240)(pt 264 240)(line_width 3))
	)
	(port
		(pt 280 256)
		(output)
		(text "ID_EX_Rs[4..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "ID_EX_Rs[4..0]" (rect 191 251 259 263)(font "Arial" ))
		(line (pt 280 256)(pt 264 256)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 264 288)(line_width 1))
	)
)
