<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: SIInstrInfo.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d9/dc7/SIInstrInfo_8h_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">SIInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d9/dc7/SIInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIInstrInfo.h - SI Instruction Info Interface -----------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief Interface definition for SIInstrInfo.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef SIINSTRINFO_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SIINSTRINFO_H</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d8/d6e/AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d9/d8e/SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a> {</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="../../dc/d50/classllvm_1_1SIInstrInfo.html">   24</a></span>&#160;<span class="keyword">class </span><a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> : <span class="keyword">public</span> <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html">AMDGPUInstrInfo</a> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">   26</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa7766f6f2baa6e8bca9db6803fc4e700">buildExtractSubReg</a>(<a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;                              <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                              <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SuperReg,</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;                              <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC,</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;                              <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                              <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aea72bc23e2dfd809470b5183a6ad36b8">buildExtractSubRegOrImm</a>(<a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;                                         <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                                         <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SuperReg,</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC,</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                                         <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ac91634c3defde698fd74f26e283bcc13">split64BitImm</a>(<a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Worklist,</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                         <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                         <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                         <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                         <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a41daafc89aaf8b6c57dd3fef5da58613">splitScalar64BitUnaryOp</a>(<a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Worklist,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                               <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst, <span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae18e45c57234a04b0a8d485c69eb063e">splitScalar64BitBinaryOp</a>(<a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Worklist,</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst, <span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aeccff7c8f1e3f42929b71bfd5776b7f9">splitScalar64BitBCNT</a>(<a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Worklist,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                            <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3e5dcc527eea318fb7defde6c9d617f6">addDescImplicitUseDef</a>(<span class="keyword">const</span> <a class="code" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a432cc4c133f32490873be6b349e16996">SIInstrInfo</a>(<span class="keyword">const</span> <a class="code" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a270f7d05d669d34db96029db722d7fba">   61</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="../../db/d1a/structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a270f7d05d669d34db96029db722d7fba">getRegisterInfo</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">RI</a>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  }</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a485723b6d29c01aae976003e3984e76a">copyPhysReg</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                   <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>,</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                   <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a7b6070369edfdee8b81c7074fdcc4fa4">storeRegToStackSlot</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                           <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                           <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                           <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                           <span class="keyword">const</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa2d3bbfad18744358184892cfe824bba">loadRegFromStackSlot</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                            <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                            <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                            <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                            <span class="keyword">const</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af354581d2042e6cea5967a35d60aa3c3">expandPostRAPseudo</a>(<a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5688899bb1f9258d2db67789b16af659">commuteOpcode</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ab01b473ec8daee29c89f51c4a6101ddd">commuteInstruction</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                   <span class="keywordtype">bool</span> NewMI=<span class="keyword">false</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3f86c528e38f54be05aafa6a67b7df1f">isTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                   <a class="code" href="../../d4/d31/classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ac913966953b9babaac3b59f0b1fbf434">buildMovInstr</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                              <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                              <span class="keywordtype">unsigned</span> DstReg, <span class="keywordtype">unsigned</span> SrcReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a7605835007cfee788e281d8eef49cc68">isMov</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a338d933d6716455ed9b99f544690d30d">isSafeToMoveRegClassDefs</a>(<span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#abbe12c0d15cff48c1865dfa8b1b561d1">isDS</a>(uint16_t Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5db7456450ec4eed8bdc27da5e011aa5">isMIMG</a>(uint16_t Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a80262bdbfe4009f1bba367e053721daa">isSMRD</a>(uint16_t Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a58af63308c1e1b1ee4394c859089c094">isVOP1</a>(uint16_t Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae34f68aab9ec9e67b9d7cb611a0b39e0">isVOP2</a>(uint16_t Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af40b6ac84bacfee1f9931e209430204b">isVOP3</a>(uint16_t Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3cc088d5e3a4b6d296b2ef36a9d95d06">isVOPC</a>(uint16_t Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">isInlineConstant</a>(<span class="keyword">const</span> <a class="code" href="../../de/d3b/classllvm_1_1APInt.html">APInt</a> &amp;Imm) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">isInlineConstant</a>(<span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">isLiteralConstant</a>(<span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a6ac08c887175fb87df138bbe5ac96f86">isImmOperandLegal</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                         <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// \brief Return true if this 64-bit VALU instruction has a 32-bit encoding.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  /// This function will return false if you pass it a 32-bit instruction.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a168ffc5ce02a58aeeb1b09789a18b2cc">hasVALU32BitEncoding</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a33688f3bece93e537b79954a6551bb85">verifyInstruction</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                         <a class="code" href="../../d2/d5b/classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ab72ed628900277d4eae139a4161d70f7">isSALUInstr</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">getVALUOp</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#adc08b763d5745201b28d7262ceb5d3c1">isSALUOpSupportedOnVALU</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">  /// \brief Return the correct register class for \p OpNo.  For target-specific</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  /// instructions, this will return the register class that has been defined</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">  /// in tablegen.  For generic instructions, like REG_SEQUENCE it will return</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">  /// the register class of its machine operand.</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">  /// to infer the correct register class base on the other operands.</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">getOpRegClass</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                           <span class="keywordtype">unsigned</span> OpNo) <span class="keyword">const</span>;\</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// \returns true if it is legal for the operand at index \p OpNo</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">  /// to read a VGPR.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a718bf1c6b53c22f17db3c2cb3abd0c3d">canReadVGPR</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> OpNo) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  /// \brief Legalize the \p OpIndex operand of this instruction by inserting</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  /// a MOV.  For example:</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// ADD_I32_e32 VGPR0, 15</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  /// to</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">  /// MOV VGPR1, 15</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">  /// ADD_I32_e32 VGPR0, VGPR1</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">  /// If the operand being legalized is a register, then a COPY will be used</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">  /// instead of MOV.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">legalizeOpWithMove</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> OpIdx) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  /// \brief Legalize all operands in this instruction.  This function may</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// create new instruction and insert them before \p MI.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">legalizeOperands</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a9cb8cba1f05674da7766886ed1dd96f9">moveSMRDToVALU</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">  /// \brief Replace this instruction&#39;s opcode with the equivalent VALU</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  /// opcode.  This function will also move the users of \p MI to the</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">  /// VALU if necessary.</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a259d7fe8dc4a8d1892c9be17114323d5">moveToVALU</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aab9bc717f33e1362e97b993051fd0907">calculateIndirectAddress</a>(<span class="keywordtype">unsigned</span> RegIndex,</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                    <span class="keywordtype">unsigned</span> Channel) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a2772e27dd437f135cce33dc2c0a91cd1">getIndirectAddrRegClass</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ab786c7b20166a90cd02ae21c67ee12a3">buildIndirectWrite</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                         <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                         <span class="keywordtype">unsigned</span> ValueReg,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                         <span class="keywordtype">unsigned</span> Address,</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                         <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a68b49268c3f44eda7547623c4bffd34a">buildIndirectRead</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                        <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                        <span class="keywordtype">unsigned</span> ValueReg,</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                        <span class="keywordtype">unsigned</span> Address,</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                        <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5ccfdb916891b5fce915dff1696d45b9">reserveIndirectRegisters</a>(<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                <span class="keyword">const</span> <a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a4309c326e6f682370ddacac61d9eb65a">LoadM0</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MoveRel, <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;              <span class="keywordtype">unsigned</span> SavReg, <span class="keywordtype">unsigned</span> IndexReg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af13c9b5f58c45331e0763fec117e089f">insertNOPs</a>(<a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">int</span> Count) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">  /// \brief Returns the operand named \p Op.  If \p MI does not have an</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">  /// operand named \c Op, this function returns nullptr.</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3daee387dddc0fc3a5eacedda3b9d0b8">getNamedOperand</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>&amp; <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                        <span class="keywordtype">unsigned</span> OperandName) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;};</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="keyword">namespace </span>AMDGPU {</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a174a22e4761efae879317ddbdaa599b8">getVOPe64</a>(uint16_t Opcode);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#aa6f9a7dd7b67941d8bd2b60c6e8ff5d7">getVOPe32</a>(uint16_t Opcode);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a6e12da455f5ce0c4a83b4267f82ae366">getCommuteRev</a>(uint16_t Opcode);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a02284451a0c9745add36a0016d9e52e4">getCommuteOrig</a>(uint16_t Opcode);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a5ee0cd7b8d0114774c3fdb7e0aba85f0">getMCOpcode</a>(uint16_t Opcode, <span class="keywordtype">unsigned</span> Gen);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">  196</a></span>&#160;  <span class="keyword">const</span> uint64_t <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">RSRC_DATA_FORMAT</a> = 0xf00000000000LL;</div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">  197</a></span>&#160;  <span class="keyword">const</span> uint64_t <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">RSRC_TID_ENABLE</a> = 1LL &lt;&lt; 55;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;} <span class="comment">// End namespace AMDGPU</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;} <span class="comment">// End namespace llvm</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keyword">namespace </span>SIInstrFlags {</div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="../../df/d10/namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">  204</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="../../df/d10/namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">Flags</a> {</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="comment">// First 4 bits are the instruction encoding</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="../../df/d10/namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a8f93c8eea72256aa958f98153c3357bc">  206</a></span>&#160;    <a class="code" href="../../df/d10/namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a8f93c8eea72256aa958f98153c3357bc">VM_CNT</a> = 1 &lt;&lt; 0,</div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="../../df/d10/namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a35bedd9cf2e24c4ce1540474663f32f3">  207</a></span>&#160;    <a class="code" href="../../df/d10/namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a35bedd9cf2e24c4ce1540474663f32f3">EXP_CNT</a> = 1 &lt;&lt; 1,</div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="../../df/d10/namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a29e2398e9297cb8e3a5e4e99214a345e">  208</a></span>&#160;    <a class="code" href="../../df/d10/namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a29e2398e9297cb8e3a5e4e99214a345e">LGKM_CNT</a> = 1 &lt;&lt; 2</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  };</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;}</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#endif //SIINSTRINFO_H</span></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54"><div class="ttname"><a href="../../df/d10/namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">SIInstrFlags::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00204">SIInstrInfo.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a55d9a298eefc229476399189a99a6199"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a55d9a298eefc229476399189a99a6199">llvm::SIInstrInfo::RI</a></div><div class="ttdeci">const SIRegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00026">SIInstrInfo.h:26</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="../../d9/d8e/SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a485723b6d29c01aae976003e3984e76a"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a485723b6d29c01aae976003e3984e76a">llvm::SIInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00036">SIInstrInfo.cpp:36</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab786c7b20166a90cd02ae21c67ee12a3"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ab786c7b20166a90cd02ae21c67ee12a3">llvm::SIInstrInfo::buildIndirectWrite</a></div><div class="ttdeci">MachineInstrBuilder buildIndirectWrite(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01583">SIInstrInfo.cpp:1583</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a174a22e4761efae879317ddbdaa599b8"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a174a22e4761efae879317ddbdaa599b8">llvm::AMDGPU::getVOPe64</a></div><div class="ttdeci">int getVOPe64(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a270f7d05d669d34db96029db722d7fba"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a270f7d05d669d34db96029db722d7fba">llvm::SIInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo &amp; getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00061">SIInstrInfo.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aa7766f6f2baa6e8bca9db6803fc4e700"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa7766f6f2baa6e8bca9db6803fc4e700">llvm::SIInstrInfo::buildExtractSubReg</a></div><div class="ttdeci">unsigned buildExtractSubReg(MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, MachineOperand &amp;SuperReg, const TargetRegisterClass *SuperRC, unsigned SubIdx, const TargetRegisterClass *SubRC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00821">SIInstrInfo.cpp:821</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54a29e2398e9297cb8e3a5e4e99214a345e"><div class="ttname"><a href="../../df/d10/namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a29e2398e9297cb8e3a5e4e99214a345e">SIInstrFlags::LGKM_CNT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00208">SIInstrInfo.h:208</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_abbe12c0d15cff48c1865dfa8b1b561d1"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#abbe12c0d15cff48c1865dfa8b1b561d1">llvm::SIInstrInfo::isDS</a></div><div class="ttdeci">bool isDS(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00474">SIInstrInfo.cpp:474</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a259d7fe8dc4a8d1892c9be17114323d5"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a259d7fe8dc4a8d1892c9be17114323d5">llvm::SIInstrInfo::moveToVALU</a></div><div class="ttdeci">void moveToVALU(MachineInstr &amp;MI) const </div><div class="ttdoc">Replace this instruction&#39;s opcode with the equivalent VALU opcode. This function will also move the u...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01216">SIInstrInfo.cpp:1216</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab01b473ec8daee29c89f51c4a6101ddd"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ab01b473ec8daee29c89f51c4a6101ddd">llvm::SIInstrInfo::commuteInstruction</a></div><div class="ttdeci">MachineInstr * commuteInstruction(MachineInstr *MI, bool NewMI=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00388">SIInstrInfo.cpp:388</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5e0d86f7f0d629a21e602979c971d30d"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">llvm::SIInstrInfo::isLiteralConstant</a></div><div class="ttdeci">bool isLiteralConstant(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00543">SIInstrInfo.cpp:543</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54a35bedd9cf2e24c4ce1540474663f32f3"><div class="ttname"><a href="../../df/d10/namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a35bedd9cf2e24c4ce1540474663f32f3">SIInstrFlags::EXP_CNT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00207">SIInstrInfo.h:207</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a33688f3bece93e537b79954a6551bb85"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a33688f3bece93e537b79954a6551bb85">llvm::SIInstrInfo::verifyInstruction</a></div><div class="ttdeci">bool verifyInstruction(const MachineInstr *MI, StringRef &amp;ErrInfo) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00583">SIInstrInfo.cpp:583</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ae18e45c57234a04b0a8d485c69eb063e"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae18e45c57234a04b0a8d485c69eb063e">llvm::SIInstrInfo::splitScalar64BitBinaryOp</a></div><div class="ttdeci">void splitScalar64BitBinaryOp(SmallVectorImpl&lt; MachineInstr * &gt; &amp;Worklist, MachineInstr *Inst, unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01461">SIInstrInfo.cpp:1461</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="../../da/d30/classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dcb/APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac91634c3defde698fd74f26e283bcc13"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ac91634c3defde698fd74f26e283bcc13">llvm::SIInstrInfo::split64BitImm</a></div><div class="ttdeci">unsigned split64BitImm(SmallVectorImpl&lt; MachineInstr * &gt; &amp;Worklist, MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC, const MachineOperand &amp;Op) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00869">SIInstrInfo.cpp:869</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a02284451a0c9745add36a0016d9e52e4"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a02284451a0c9745add36a0016d9e52e4">llvm::AMDGPU::getCommuteOrig</a></div><div class="ttdeci">int getCommuteOrig(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a338d933d6716455ed9b99f544690d30d"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a338d933d6716455ed9b99f544690d30d">llvm::SIInstrInfo::isSafeToMoveRegClassDefs</a></div><div class="ttdeci">bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00450">SIInstrInfo.cpp:450</a></div></div>
<div class="ttc" id="classllvm_1_1AliasAnalysis_html"><div class="ttname"><a href="../../d4/d31/classllvm_1_1AliasAnalysis.html">llvm::AliasAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d70/AliasAnalysis_8h_source.html#l00056">AliasAnalysis.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aab9bc717f33e1362e97b993051fd0907"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aab9bc717f33e1362e97b993051fd0907">llvm::SIInstrInfo::calculateIndirectAddress</a></div><div class="ttdeci">unsigned calculateIndirectAddress(unsigned RegIndex, unsigned Channel) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01399">SIInstrInfo.cpp:1399</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dca/GlobalMerge_8cpp_source.html#l00146">GlobalMerge.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5db7456450ec4eed8bdc27da5e011aa5"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5db7456450ec4eed8bdc27da5e011aa5">llvm::SIInstrInfo::isMIMG</a></div><div class="ttdeci">int isMIMG(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00478">SIInstrInfo.cpp:478</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a718bf1c6b53c22f17db3c2cb3abd0c3d"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a718bf1c6b53c22f17db3c2cb3abd0c3d">llvm::SIInstrInfo::canReadVGPR</a></div><div class="ttdeci">bool canReadVGPR(const MachineInstr &amp;MI, unsigned OpNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00789">SIInstrInfo.cpp:789</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6ac08c887175fb87df138bbe5ac96f86"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a6ac08c887175fb87df138bbe5ac96f86">llvm::SIInstrInfo::isImmOperandLegal</a></div><div class="ttdeci">bool isImmOperandLegal(const MachineInstr *MI, unsigned OpNo, const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00564">SIInstrInfo.cpp:564</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a432cc4c133f32490873be6b349e16996"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a432cc4c133f32490873be6b349e16996">llvm::SIInstrInfo::SIInstrInfo</a></div><div class="ttdeci">SIInstrInfo(const AMDGPUSubtarget &amp;st)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00027">SIInstrInfo.cpp:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a062b134de5c9143eab05c83faab131e9"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">llvm::AMDGPU::RSRC_DATA_FORMAT</a></div><div class="ttdeci">const uint64_t RSRC_DATA_FORMAT</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00196">SIInstrInfo.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a5ee0cd7b8d0114774c3fdb7e0aba85f0"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a5ee0cd7b8d0114774c3fdb7e0aba85f0">llvm::AMDGPU::getMCOpcode</a></div><div class="ttdeci">int getMCOpcode(uint16_t Opcode, unsigned Gen)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00342">AMDGPUInstrInfo.cpp:342</a></div></div>
<div class="ttc" id="IndVarSimplify2_8cpp_html_ac4f815981d19a995ed4c02690e805630"><div class="ttname"><a href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a></div><div class="ttdeci">Induction Variable as in old llvm</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/IndVarSimplify2_8cpp_source.html#l00157">IndVarSimplify2.cpp:157</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aa2d3bbfad18744358184892cfe824bba"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa2d3bbfad18744358184892cfe824bba">llvm::SIInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00239">SIInstrInfo.cpp:239</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a41daafc89aaf8b6c57dd3fef5da58613"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a41daafc89aaf8b6c57dd3fef5da58613">llvm::SIInstrInfo::splitScalar64BitUnaryOp</a></div><div class="ttdeci">void splitScalar64BitUnaryOp(SmallVectorImpl&lt; MachineInstr * &gt; &amp;Worklist, MachineInstr *Inst, unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01409">SIInstrInfo.cpp:1409</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a7605835007cfee788e281d8eef49cc68"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a7605835007cfee788e281d8eef49cc68">llvm::SIInstrInfo::isMov</a></div><div class="ttdeci">bool isMov(unsigned Opcode) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00438">SIInstrInfo.cpp:438</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab72ed628900277d4eae139a4161d70f7"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ab72ed628900277d4eae139a4161d70f7">llvm::SIInstrInfo::isSALUInstr</a></div><div class="ttdeci">bool isSALUInstr(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00502">SIInstrInfo.cpp:502</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a3e5dcc527eea318fb7defde6c9d617f6"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3e5dcc527eea318fb7defde6c9d617f6">llvm::SIInstrInfo::addDescImplicitUseDef</a></div><div class="ttdeci">void addDescImplicitUseDef(const MCInstrDesc &amp;Desc, MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01565">SIInstrInfo.cpp:1565</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aea72bc23e2dfd809470b5183a6ad36b8"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aea72bc23e2dfd809470b5183a6ad36b8">llvm::SIInstrInfo::buildExtractSubRegOrImm</a></div><div class="ttdeci">MachineOperand buildExtractSubRegOrImm(MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, MachineOperand &amp;SuperReg, const TargetRegisterClass *SuperRC, unsigned SubIdx, const TargetRegisterClass *SubRC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00847">SIInstrInfo.cpp:847</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="../../db/d1a/structllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d8e/SIRegisterInfo_8h_source.html#l00023">SIRegisterInfo.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00024">SIInstrInfo.h:24</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aa6f9a7dd7b67941d8bd2b60c6e8ff5d7"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#aa6f9a7dd7b67941d8bd2b60c6e8ff5d7">llvm::AMDGPU::getVOPe32</a></div><div class="ttdeci">int getVOPe32(uint16_t Opcode)</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a823f64d5695b8da6f9b418bd4dc55176"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">llvm::AMDGPU::RSRC_TID_ENABLE</a></div><div class="ttdeci">const uint64_t RSRC_TID_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00197">SIInstrInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a59bfa5fcbc64c63e3ce966e23b2e263a"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const APInt &amp;Imm) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00506">SIInstrInfo.cpp:506</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aa21d1855687750f06e5e5bdff5d67247"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">llvm::SIInstrInfo::legalizeOpWithMove</a></div><div class="ttdeci">void legalizeOpWithMove(MachineInstr *MI, unsigned OpIdx) const </div><div class="ttdoc">Legalize the OpIndex operand of this instruction by inserting a MOV. For example: ADD_I32_e32 VGPR0...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00801">SIInstrInfo.cpp:801</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a168ffc5ce02a58aeeb1b09789a18b2cc"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a168ffc5ce02a58aeeb1b09789a18b2cc">llvm::SIInstrInfo::hasVALU32BitEncoding</a></div><div class="ttdeci">bool hasVALU32BitEncoding(unsigned Opcode) const </div><div class="ttdoc">Return true if this 64-bit VALU instruction has a 32-bit encoding. This function will return false if...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00579">SIInstrInfo.cpp:579</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a2772e27dd437f135cce33dc2c0a91cd1"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a2772e27dd437f135cce33dc2c0a91cd1">llvm::SIInstrInfo::getIndirectAddrRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getIndirectAddrRegClass() const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01405">SIInstrInfo.cpp:1405</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aeccff7c8f1e3f42929b71bfd5776b7f9"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#aeccff7c8f1e3f42929b71bfd5776b7f9">llvm::SIInstrInfo::splitScalar64BitBCNT</a></div><div class="ttdeci">void splitScalar64BitBCNT(SmallVectorImpl&lt; MachineInstr * &gt; &amp;Worklist, MachineInstr *Inst) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01525">SIInstrInfo.cpp:1525</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="../../de/d3b/classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dcb/APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a7b6070369edfdee8b81c7074fdcc4fa4"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a7b6070369edfdee8b81c7074fdcc4fa4">llvm::SIInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00185">SIInstrInfo.cpp:185</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a58af63308c1e1b1ee4394c859089c094"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a58af63308c1e1b1ee4394c859089c094">llvm::SIInstrInfo::isVOP1</a></div><div class="ttdeci">bool isVOP1(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00486">SIInstrInfo.cpp:486</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af40b6ac84bacfee1f9931e209430204b"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af40b6ac84bacfee1f9931e209430204b">llvm::SIInstrInfo::isVOP3</a></div><div class="ttdeci">bool isVOP3(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00494">SIInstrInfo.cpp:494</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5ccfdb916891b5fce915dff1696d45b9"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5ccfdb916891b5fce915dff1696d45b9">llvm::SIInstrInfo::reserveIndirectRegisters</a></div><div class="ttdeci">void reserveIndirectRegisters(BitVector &amp;Reserved, const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01619">SIInstrInfo.cpp:1619</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00041">AMDGPUInstrInfo.h:41</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html"><div class="ttname"><a href="../../d8/d6e/AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a9cb8cba1f05674da7766886ed1dd96f9"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a9cb8cba1f05674da7766886ed1dd96f9">llvm::SIInstrInfo::moveSMRDToVALU</a></div><div class="ttdeci">void moveSMRDToVALU(MachineInstr *MI, MachineRegisterInfo &amp;MRI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01150">SIInstrInfo.cpp:1150</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5688899bb1f9258d2db67789b16af659"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5688899bb1f9258d2db67789b16af659">llvm::SIInstrInfo::commuteOpcode</a></div><div class="ttdeci">unsigned commuteOpcode(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00171">SIInstrInfo.cpp:171</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a3cc088d5e3a4b6d296b2ef36a9d95d06"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3cc088d5e3a4b6d296b2ef36a9d95d06">llvm::SIInstrInfo::isVOPC</a></div><div class="ttdeci">bool isVOPC(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00498">SIInstrInfo.cpp:498</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af354581d2042e6cea5967a35d60aa3c3"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af354581d2042e6cea5967a35d60aa3c3">llvm::SIInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">virtual bool expandPostRAPseudo(MachineBasicBlock::iterator MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00310">SIInstrInfo.cpp:310</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/dde/AMDGPUSubtarget_8h_source.html#l00030">AMDGPUSubtarget.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5794295c069a603481612709cd0ca2f6"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">llvm::SIInstrInfo::legalizeOperands</a></div><div class="ttdeci">void legalizeOperands(MachineInstr *MI) const </div><div class="ttdoc">Legalize all operands in this instruction. This function may create new instruction and insert them b...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00899">SIInstrInfo.cpp:899</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a6e12da455f5ce0c4a83b4267f82ae366"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a6e12da455f5ce0c4a83b4267f82ae366">llvm::AMDGPU::getCommuteRev</a></div><div class="ttdeci">int getCommuteRev(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a4309c326e6f682370ddacac61d9eb65a"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a4309c326e6f682370ddacac61d9eb65a">llvm::SIInstrInfo::LoadM0</a></div><div class="ttdeci">void LoadM0(MachineInstr *MoveRel, MachineBasicBlock::iterator I, unsigned SavReg, unsigned IndexReg) const </div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54a8f93c8eea72256aa958f98153c3357bc"><div class="ttname"><a href="../../df/d10/namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a8f93c8eea72256aa958f98153c3357bc">SIInstrFlags::VM_CNT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc7/SIInstrInfo_8h_source.html#l00206">SIInstrInfo.h:206</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af6e3a10ca630025140331583f44397a2"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">llvm::SIInstrInfo::getVALUOp</a></div><div class="ttdeci">static unsigned getVALUOp(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00721">SIInstrInfo.cpp:721</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_adc08b763d5745201b28d7262ceb5d3c1"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#adc08b763d5745201b28d7262ceb5d3c1">llvm::SIInstrInfo::isSALUOpSupportedOnVALU</a></div><div class="ttdeci">bool isSALUOpSupportedOnVALU(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00773">SIInstrInfo.cpp:773</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a68b49268c3f44eda7547623c4bffd34a"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a68b49268c3f44eda7547623c4bffd34a">llvm::SIInstrInfo::buildIndirectRead</a></div><div class="ttdeci">MachineInstrBuilder buildIndirectRead(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01601">SIInstrInfo.cpp:1601</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a3f86c528e38f54be05aafa6a67b7df1f"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3f86c528e38f54be05aafa6a67b7df1f">llvm::SIInstrInfo::isTriviallyReMaterializable</a></div><div class="ttdeci">bool isTriviallyReMaterializable(const MachineInstr *MI, AliasAnalysis *AA=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00455">SIInstrInfo.cpp:455</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6808004fdc3693e924e77120164223ff"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">llvm::SIInstrInfo::getOpRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getOpRegClass(const MachineInstr &amp;MI, unsigned OpNo) const </div><div class="ttdoc">Return the correct register class for OpNo. For target-specific instructions, this will return the re...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00777">SIInstrInfo.cpp:777</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="../../d2/d5b/classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/dd0/StringRef_8h_source.html#l00040">StringRef.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac913966953b9babaac3b59f0b1fbf434"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ac913966953b9babaac3b59f0b1fbf434">llvm::SIInstrInfo::buildMovInstr</a></div><div class="ttdeci">MachineInstr * buildMovInstr(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00430">SIInstrInfo.cpp:430</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a80262bdbfe4009f1bba367e053721daa"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a80262bdbfe4009f1bba367e053721daa">llvm::SIInstrInfo::isSMRD</a></div><div class="ttdeci">int isSMRD(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00482">SIInstrInfo.cpp:482</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af13c9b5f58c45331e0763fec117e089f"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#af13c9b5f58c45331e0763fec117e089f">llvm::SIInstrInfo::insertNOPs</a></div><div class="ttdeci">void insertNOPs(MachineBasicBlock::iterator MI, int Count) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00296">SIInstrInfo.cpp:296</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ae34f68aab9ec9e67b9d7cb611a0b39e0"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#ae34f68aab9ec9e67b9d7cb611a0b39e0">llvm::SIInstrInfo::isVOP2</a></div><div class="ttdeci">bool isVOP2(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l00490">SIInstrInfo.cpp:490</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a3daee387dddc0fc3a5eacedda3b9d0b8"><div class="ttname"><a href="../../dc/d50/classllvm_1_1SIInstrInfo.html#a3daee387dddc0fc3a5eacedda3b9d0b8">llvm::SIInstrInfo::getNamedOperand</a></div><div class="ttdeci">const MachineOperand * getNamedOperand(const MachineInstr &amp;MI, unsigned OperandName) const </div><div class="ttdoc">Returns the operand named Op. If MI does not have an operand named Op, this function returns nullptr...</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d4c/SIInstrInfo_8cpp_source.html#l01647">SIInstrInfo.cpp:1647</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_ba4b566d55a812089e9c749a99726952.html">Target</a></li><li class="navelem"><a class="el" href="../../dir_c4118bfd7377a5967e68e9b55fbc447f.html">R600</a></li><li class="navelem"><a class="el" href="../../d9/dc7/SIInstrInfo_8h.html">SIInstrInfo.h</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:39:59 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
