library ieee;
use ieee.std_logic_1164.all; 	-- std_logic
use ieee.numeric_std.all;		-- unsigned

entity cnt is
	port(
		clk	:	in		std_logic;
		rst_n	:	in		std_logic;
		Q		:	out	std_logic_vector(2 downto 0)
	);
end entity;

architecture main of cnt is
begin

		process(clk, rst_n) is
			variable i	:	unsigned(2 downto 0)	:= "000";
		begin
			if rst_n = '0' then 
				i := "000";
			elsif rising_edge(clk) then
				i := i + 1;
			end if;
			Q <= std_logic_vector(i);
		end process;
		
end architecture;