============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     akita
   Run Date =   Tue Mar 24 09:43:51 2020

   Run on =     LAPTOP-E0CJ65QR
============================================================
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file al_ip/vram.v
HDL-1007 : analyze verilog file mandel.v
HDL-5007 WARNING: redeclaration of ansi port 'clk' is not allowed in mandel.v(55)
HDL-5007 WARNING: redeclaration of ansi port 'rst' is not allowed in mandel.v(56)
HDL-5007 WARNING: redeclaration of ansi port 'fIterating' is not allowed in mandel.v(58)
HDL-5007 WARNING: redeclaration of ansi port 'fResult' is not allowed in mandel.v(59)
HDL-5007 WARNING: redeclaration of ansi port 'px' is not allowed in mandel.v(63)
HDL-1007 : analyze verilog file al_ip/vram.v
HDL-1007 : analyze verilog file mandel.v
HDL-5007 WARNING: redeclaration of ansi port 'clk' is not allowed in mandel.v(55)
HDL-5007 WARNING: redeclaration of ansi port 'rst' is not allowed in mandel.v(56)
HDL-5007 WARNING: redeclaration of ansi port 'fIterating' is not allowed in mandel.v(58)
HDL-5007 WARNING: redeclaration of ansi port 'fResult' is not allowed in mandel.v(59)
HDL-5007 WARNING: redeclaration of ansi port 'px' is not allowed in mandel.v(63)
RUN-1002 : start command "elaborate -top main"
HDL-1007 : elaborate module main in mandel.v(43)
HDL-1007 : elaborate module mult in mandel.v(163)
HDL-1007 : elaborate module add in mandel.v(157)
HDL-1200 : Current top model is main
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "main"
SYN-1012 : SanityCheck: Model "add"
SYN-1012 : SanityCheck: Model "mult"
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model main
SYN-1011 : Flatten model add
SYN-1011 : Flatten model mult
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1211/257 useful/useless nets, 1036/84 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 140 onehot mux instances.
SYN-1020 : Optimized 216 distributor mux.
SYN-1016 : Merged 411 instances.
SYN-1015 : Optimize round 1, 1140 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 729/350 useful/useless nets, 554/273 useful/useless insts
SYN-1019 : Optimized 67 mux instances.
SYN-1015 : Optimize round 2, 405 better
SYN-1014 : Optimize round 3
SYN-1032 : 698/15 useful/useless nets, 523/18 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 33 better
SYN-1014 : Optimize round 4
SYN-1032 : 698/0 useful/useless nets, 523/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file MandelbrotTang_rtl.area"
RUN-1001 : standard
***Report Model: main***

IO Statistics
#IO                    22
  #input                2
  #output              20
  #inout                0

Gate Statistics
#Basic gates          306
  #and                 11
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                113
  #bufif1               0
  #MX21                 2
  #FADD                 0
  #DFF                179
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              16
#MACRO_MULT             1
#MACRO_MUX            185

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |main   |127    |179    |30     |
+-----------------------------------------+

RUN-1002 : start command "export_db MandelbrotTang_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea MandelbrotTang_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 22 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 720/0 useful/useless nets, 546/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 787/0 useful/useless nets, 613/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2501 : Optimize round 1, 74 better
SYN-2501 : Optimize round 2
SYN-1032 : 778/0 useful/useless nets, 604/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 1379/12 useful/useless nets, 1205/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 289 (3.45), #lev = 3 (1.34)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 788 instances into 403 LUTs, name keeping = 66%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "main" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 980/0 useful/useless nets, 806/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 179 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 401 LUT to BLE ...
SYN-4008 : Packed 401 LUT and 106 SEQ to BLE.
SYN-4003 : Packing 65 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (65 nodes)...
SYN-4004 : #1: Packed 65 SEQ (65 nodes)...
SYN-4005 : Packed 65 SEQ with LUT/SLICE
SYN-4006 : 232 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "main" (AL_USER_NORMAL) with 401/505 primitive instances ...
RUN-1002 : start command "report_area -file MandelbrotTang_gate.area"
RUN-1001 : standard
***Report Model: main***

IO Statistics
#IO                    22
  #input                2
  #output              20
  #inout                0

Utilization Statistics
#lut                  557   out of  19600    2.84%
#reg                  179   out of  19600    0.91%
#le                   557
  #lut only           378   out of    557   67.86%
  #reg only             0   out of    557    0.00%
  #lut&reg            179   out of    557   32.14%
#dsp                    1   out of     29    3.45%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   22   out of    188   11.70%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |main   |557   |557   |179   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model main
RUN-1002 : start command "export_db MandelbrotTang_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 305 instances
RUN-1001 : 139 mslices, 140 lslices, 22 pads, 0 brams, 1 dsps
RUN-1001 : There are total 744 nets
RUN-1001 : 508 nets have 2 pins
RUN-1001 : 206 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 303 instances, 279 slices, 13 macros(78 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model main.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2600, tnet num: 742, tinst num: 303, tnode num: 3124, tedge num: 5087.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 742 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 284 clock pins, and constraint 524 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.127033s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (110.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 223371
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(28): len = 190394, overlap = 2.25
PHY-3002 : Step(29): len = 152472, overlap = 2.25
PHY-3002 : Step(30): len = 145273, overlap = 2.25
PHY-3002 : Step(31): len = 138361, overlap = 2.25
PHY-3002 : Step(32): len = 125894, overlap = 2.25
PHY-3002 : Step(33): len = 110663, overlap = 0
PHY-3002 : Step(34): len = 106443, overlap = 0
PHY-3002 : Step(35): len = 104212, overlap = 2.25
PHY-3002 : Step(36): len = 101253, overlap = 0
PHY-3002 : Step(37): len = 98982.2, overlap = 2.25
PHY-3002 : Step(38): len = 96556.4, overlap = 0
PHY-3002 : Step(39): len = 94178.4, overlap = 2.25
PHY-3002 : Step(40): len = 91600.2, overlap = 0
PHY-3002 : Step(41): len = 89555.1, overlap = 2.25
PHY-3002 : Step(42): len = 87071.8, overlap = 0
PHY-3002 : Step(43): len = 84627.6, overlap = 2.25
PHY-3002 : Step(44): len = 82490.2, overlap = 0
PHY-3002 : Step(45): len = 80148.5, overlap = 2.25
PHY-3002 : Step(46): len = 77588.2, overlap = 0
PHY-3002 : Step(47): len = 75551.4, overlap = 2.25
PHY-3002 : Step(48): len = 73483.9, overlap = 0
PHY-3002 : Step(49): len = 71045.9, overlap = 2.25
PHY-3002 : Step(50): len = 69122.5, overlap = 0
PHY-3002 : Step(51): len = 67112.8, overlap = 2.25
PHY-3002 : Step(52): len = 65056.3, overlap = 0
PHY-3002 : Step(53): len = 62753.8, overlap = 2.25
PHY-3002 : Step(54): len = 60581, overlap = 0
PHY-3002 : Step(55): len = 58969.7, overlap = 0
PHY-3002 : Step(56): len = 56996.5, overlap = 0
PHY-3002 : Step(57): len = 54324, overlap = 2.25
PHY-3002 : Step(58): len = 52445.6, overlap = 0
PHY-3002 : Step(59): len = 51305.4, overlap = 0
PHY-3002 : Step(60): len = 48511.3, overlap = 0
PHY-3002 : Step(61): len = 43967.7, overlap = 3.25
PHY-3002 : Step(62): len = 42536.7, overlap = 1
PHY-3002 : Step(63): len = 41673.8, overlap = 1.5
PHY-3002 : Step(64): len = 27765.6, overlap = 10
PHY-3002 : Step(65): len = 26212.8, overlap = 11.25
PHY-3002 : Step(66): len = 25220.4, overlap = 11.75
PHY-3002 : Step(67): len = 23357.6, overlap = 13.5
PHY-3002 : Step(68): len = 22148.8, overlap = 13.5
PHY-3002 : Step(69): len = 21403.9, overlap = 14.75
PHY-3002 : Step(70): len = 21170, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.281287
PHY-3002 : Step(71): len = 21270.3, overlap = 15
PHY-3002 : Step(72): len = 20789.4, overlap = 14.75
PHY-3002 : Step(73): len = 20753.8, overlap = 14.75
PHY-3002 : Step(74): len = 20753.8, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008832s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.54524e-06
PHY-3002 : Step(75): len = 21951.7, overlap = 24
PHY-3002 : Step(76): len = 21239.1, overlap = 25.5
PHY-3002 : Step(77): len = 20203.9, overlap = 25
PHY-3002 : Step(78): len = 19365.1, overlap = 24.25
PHY-3002 : Step(79): len = 18661.2, overlap = 26
PHY-3002 : Step(80): len = 18172, overlap = 26.75
PHY-3002 : Step(81): len = 17736.1, overlap = 26.25
PHY-3002 : Step(82): len = 17244, overlap = 24.5
PHY-3002 : Step(83): len = 16507.4, overlap = 25.75
PHY-3002 : Step(84): len = 15767, overlap = 26
PHY-3002 : Step(85): len = 15244.9, overlap = 24.75
PHY-3002 : Step(86): len = 14818.9, overlap = 25
PHY-3002 : Step(87): len = 14650.3, overlap = 25.25
PHY-3002 : Step(88): len = 14414.1, overlap = 24.5
PHY-3002 : Step(89): len = 14305.4, overlap = 23.75
PHY-3002 : Step(90): len = 14174.1, overlap = 23.75
PHY-3002 : Step(91): len = 13960.9, overlap = 24.25
PHY-3002 : Step(92): len = 13912.8, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90905e-05
PHY-3002 : Step(93): len = 13835.2, overlap = 24
PHY-3002 : Step(94): len = 13905.5, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.8181e-05
PHY-3002 : Step(95): len = 14282.4, overlap = 23.75
PHY-3002 : Step(96): len = 14864.6, overlap = 23.5
PHY-3002 : Step(97): len = 15287.3, overlap = 22.25
PHY-3002 : Step(98): len = 15447.6, overlap = 21.75
PHY-3002 : Step(99): len = 15642.2, overlap = 20.75
PHY-3002 : Step(100): len = 15735.3, overlap = 20.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.58998e-05
PHY-3002 : Step(101): len = 15728, overlap = 35
PHY-3002 : Step(102): len = 15789.4, overlap = 34.75
PHY-3002 : Step(103): len = 15612.9, overlap = 34.75
PHY-3002 : Step(104): len = 15669.4, overlap = 34.75
PHY-3002 : Step(105): len = 15756.4, overlap = 34.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.17997e-05
PHY-3002 : Step(106): len = 16218.7, overlap = 34.5
PHY-3002 : Step(107): len = 16959.2, overlap = 33.75
PHY-3002 : Step(108): len = 17835.6, overlap = 30
PHY-3002 : Step(109): len = 18962.2, overlap = 25
PHY-3002 : Step(110): len = 19991.6, overlap = 21.75
PHY-3002 : Step(111): len = 20601, overlap = 18.5
PHY-3002 : Step(112): len = 20624.7, overlap = 17
PHY-3002 : Step(113): len = 20469.9, overlap = 15.5
PHY-3002 : Step(114): len = 20311.7, overlap = 15.5
PHY-3002 : Step(115): len = 20081.8, overlap = 14.25
PHY-3002 : Step(116): len = 19961.4, overlap = 14.25
PHY-3002 : Step(117): len = 19743.7, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.35994e-05
PHY-3002 : Step(118): len = 20336.6, overlap = 14
PHY-3002 : Step(119): len = 20584.4, overlap = 14.25
PHY-3002 : Step(120): len = 20816.7, overlap = 12
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000127199
PHY-3002 : Step(121): len = 21549.1, overlap = 9.75
PHY-3002 : Step(122): len = 22108, overlap = 7.5
PHY-3002 : Step(123): len = 22282, overlap = 7
PHY-3002 : Step(124): len = 22272.6, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056798s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (192.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000407927
PHY-3002 : Step(125): len = 24357.5, overlap = 3.25
PHY-3002 : Step(126): len = 23535.4, overlap = 5
PHY-3002 : Step(127): len = 22879.8, overlap = 8.25
PHY-3002 : Step(128): len = 22769.8, overlap = 9.25
PHY-3002 : Step(129): len = 22742.5, overlap = 9
PHY-3002 : Step(130): len = 22671.4, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000815853
PHY-3002 : Step(131): len = 22868.5, overlap = 9.5
PHY-3002 : Step(132): len = 22943.3, overlap = 9.25
PHY-3002 : Step(133): len = 22943.3, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00163171
PHY-3002 : Step(134): len = 23063.5, overlap = 9.5
PHY-3002 : Step(135): len = 23126.7, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018680s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.6%)

PHY-3001 : Legalized: Len = 24699.8, Over = 0
PHY-3001 : Final: Len = 24699.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 40736, over cnt = 12(0%), over = 14, worst = 2
PHY-1002 : len = 40856, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 40912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040304s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.3%)

RUN-1003 : finish command "place" in  3.381044s wall, 4.734375s user + 1.390625s system = 6.125000s CPU (181.2%)

RUN-1004 : used memory is 164 MB, reserved memory is 174 MB, peak memory is 530 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 249 to 166
PHY-1001 : Pin misalignment score is improved from 166 to 162
PHY-1001 : Pin misalignment score is improved from 162 to 162
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 305 instances
RUN-1001 : 139 mslices, 140 lslices, 22 pads, 0 brams, 1 dsps
RUN-1001 : There are total 744 nets
RUN-1001 : 508 nets have 2 pins
RUN-1001 : 206 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 40736, over cnt = 12(0%), over = 14, worst = 2
PHY-1002 : len = 40856, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 40912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039448s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (158.4%)

PHY-1001 : End global routing;  0.212847s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (132.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.011877s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (131.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 71360, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 1.252971s wall, 1.593750s user + 0.093750s system = 1.687500s CPU (134.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 71368, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.014382s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 71384, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 71384
PHY-1001 : End DR Iter 2; 0.015052s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (311.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.740853s wall, 10.812500s user + 0.390625s system = 11.203125s CPU (104.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  11.236858s wall, 11.343750s user + 0.453125s system = 11.796875s CPU (105.0%)

RUN-1004 : used memory is 268 MB, reserved memory is 280 MB, peak memory is 544 MB
RUN-1002 : start command "report_area -io_info -file MandelbrotTang_phy.area"
RUN-1001 : standard
***Report Model: main***

IO Statistics
#IO                    22
  #input                2
  #output              20
  #inout                0

Utilization Statistics
#lut                  557   out of  19600    2.84%
#reg                  179   out of  19600    0.91%
#le                   557
  #lut only           378   out of    557   67.86%
  #reg only             0   out of    557    0.00%
  #lut&reg            179   out of    557   32.14%
#dsp                    1   out of     29    3.45%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db MandelbrotTang_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit MandelbrotTang.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 305
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 744, pip num: 5769
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 572 valid insts, and 18145 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file MandelbrotTang.bit.
RUN-1003 : finish command "bitgen -bit MandelbrotTang.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.209018s wall, 8.015625s user + 0.093750s system = 8.109375s CPU (252.7%)

RUN-1004 : used memory is 271 MB, reserved memory is 274 MB, peak memory is 544 MB
HDL-1007 : analyze verilog file al_ip/vram.v
HDL-1007 : analyze verilog file mandel.v
HDL-5007 WARNING: redeclaration of ansi port 'clk' is not allowed in mandel.v(55)
HDL-5007 WARNING: redeclaration of ansi port 'rst' is not allowed in mandel.v(56)
HDL-5007 WARNING: redeclaration of ansi port 'fIterating' is not allowed in mandel.v(58)
HDL-5007 WARNING: redeclaration of ansi port 'fResult' is not allowed in mandel.v(59)
HDL-5007 WARNING: redeclaration of ansi port 'px' is not allowed in mandel.v(63)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/pll2.v
HDL-1007 : analyze verilog file al_ip/pll1.v
HDL-1007 : analyze verilog file al_ip/pll.v
GUI-6001 WARNING: File C:/Users/akita/Documents/GitHub/MandelbrotTang/al_ip/pll1.v does not exist!
GUI-6001 WARNING: File C:/Users/akita/Documents/GitHub/MandelbrotTang/al_ip/pll2.v does not exist!
HDL-1007 : analyze verilog file video.v
HDL-1007 : analyze verilog file video.v
HDL-1007 : analyze verilog file mandel.v
HDL-5007 WARNING: redeclaration of ansi port 'rst' is not allowed in mandel.v(56)
HDL-5007 WARNING: redeclaration of ansi port 'fIterating' is not allowed in mandel.v(58)
HDL-5007 WARNING: redeclaration of ansi port 'fResult' is not allowed in mandel.v(59)
HDL-5007 WARNING: redeclaration of ansi port 'px' is not allowed in mandel.v(63)
HDL-8007 ERROR: 'clk' is not declared in mandel.v(73)
HDL-8007 ERROR: ignore module module due to previous errors in mandel.v(154)
HDL-8007 ERROR: ignore module module due to previous errors in mandel.v(160)
HDL-8007 ERROR: ignore module module due to previous errors in mandel.v(176)
HDL-1007 : Verilog file 'mandel.v' ignored due to errors
HDL-1007 : analyze verilog file mandel.v
HDL-5007 WARNING: redeclaration of ansi port 'rst' is not allowed in mandel.v(56)
HDL-5007 WARNING: redeclaration of ansi port 'fIterating' is not allowed in mandel.v(58)
HDL-5007 WARNING: redeclaration of ansi port 'fResult' is not allowed in mandel.v(59)
HDL-5007 WARNING: redeclaration of ansi port 'px' is not allowed in mandel.v(63)
HDL-1007 : analyze verilog file al_ip/vram.v
HDL-1007 : analyze verilog file mandel.v
HDL-5007 WARNING: redeclaration of ansi port 'rst' is not allowed in mandel.v(56)
HDL-5007 WARNING: redeclaration of ansi port 'fIterating' is not allowed in mandel.v(58)
HDL-5007 WARNING: redeclaration of ansi port 'fResult' is not allowed in mandel.v(59)
HDL-5007 WARNING: redeclaration of ansi port 'px' is not allowed in mandel.v(63)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file video.v
RUN-1002 : start command "elaborate -top main"
HDL-1007 : elaborate module main in mandel.v(43)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",FBCLK_DIV=43,CLKC0_DIV=41,CLKC0_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=40,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module mult in mandel.v(163)
HDL-1007 : elaborate module add in mandel.v(157)
HDL-1200 : Current top model is main
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "main"
SYN-1012 : SanityCheck: Model "add"
SYN-1012 : SanityCheck: Model "mult"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model main
SYN-1011 : Flatten model add
SYN-1011 : Flatten model mult
SYN-1011 : Flatten model pll
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1211/259 useful/useless nets, 1037/84 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 140 onehot mux instances.
SYN-1020 : Optimized 217 distributor mux.
SYN-1016 : Merged 411 instances.
SYN-1015 : Optimize round 1, 1143 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 729/350 useful/useless nets, 555/273 useful/useless insts
SYN-1019 : Optimized 67 mux instances.
SYN-1015 : Optimize round 2, 405 better
SYN-1014 : Optimize round 3
SYN-1032 : 698/15 useful/useless nets, 524/18 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 33 better
SYN-1014 : Optimize round 4
SYN-1032 : 698/0 useful/useless nets, 524/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file MandelbrotTang_rtl.area"
RUN-1001 : standard
***Report Model: main***

IO Statistics
#IO                    22
  #input                2
  #output              20
  #inout                0

Gate Statistics
#Basic gates          306
  #and                 11
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                113
  #bufif1               0
  #MX21                 2
  #FADD                 0
  #DFF                179
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              16
#MACRO_MULT             1
#MACRO_MUX            185

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |main   |127    |179    |30     |
+-----------------------------------------+

RUN-1002 : start command "export_db MandelbrotTang_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea MandelbrotTang_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 22 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 720/0 useful/useless nets, 547/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 787/0 useful/useless nets, 614/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2501 : Optimize round 1, 74 better
SYN-2501 : Optimize round 2
SYN-1032 : 778/0 useful/useless nets, 605/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 1379/12 useful/useless nets, 1206/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 289 (3.45), #lev = 3 (1.34)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 788 instances into 403 LUTs, name keeping = 66%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "main" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 980/0 useful/useless nets, 807/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 179 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 401 LUT to BLE ...
SYN-4008 : Packed 401 LUT and 106 SEQ to BLE.
SYN-4003 : Packing 65 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (65 nodes)...
SYN-4004 : #1: Packed 65 SEQ (65 nodes)...
SYN-4005 : Packed 65 SEQ with LUT/SLICE
SYN-4006 : 232 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "main" (AL_USER_NORMAL) with 401/506 primitive instances ...
RUN-1002 : start command "report_area -file MandelbrotTang_gate.area"
RUN-1001 : standard
***Report Model: main***

IO Statistics
#IO                    22
  #input                2
  #output              20
  #inout                0

Utilization Statistics
#lut                  557   out of  19600    2.84%
#reg                  179   out of  19600    0.91%
#le                   557
  #lut only           378   out of    557   67.86%
  #reg only             0   out of    557    0.00%
  #lut&reg            179   out of    557   32.14%
#dsp                    1   out of     29    3.45%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   22   out of    188   11.70%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |main   |557   |557   |179   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model main
RUN-1002 : start command "export_db MandelbrotTang_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4019 : Net clk24M_pad is refclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net clk24M_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 306 instances
RUN-1001 : 139 mslices, 140 lslices, 22 pads, 0 brams, 1 dsps
RUN-1001 : There are total 744 nets
RUN-1001 : 508 nets have 2 pins
RUN-1001 : 206 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 304 instances, 279 slices, 13 macros(78 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model main.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 2602, tnet num: 742, tinst num: 304, tnode num: 3126, tedge num: 5089.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 742 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 284 clock pins, and constraint 524 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.116309s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (120.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 227689
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.982918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(136): len = 196921, overlap = 2.25
PHY-3002 : Step(137): len = 160700, overlap = 2.25
PHY-3002 : Step(138): len = 152592, overlap = 2.25
PHY-3002 : Step(139): len = 143538, overlap = 2.25
PHY-3002 : Step(140): len = 137304, overlap = 2.25
PHY-3002 : Step(141): len = 132405, overlap = 2.25
PHY-3002 : Step(142): len = 127220, overlap = 2.25
PHY-3002 : Step(143): len = 123586, overlap = 0
PHY-3002 : Step(144): len = 119948, overlap = 2.25
PHY-3002 : Step(145): len = 116626, overlap = 0
PHY-3002 : Step(146): len = 113541, overlap = 2.25
PHY-3002 : Step(147): len = 110131, overlap = 0
PHY-3002 : Step(148): len = 107403, overlap = 2.25
PHY-3002 : Step(149): len = 104035, overlap = 0
PHY-3002 : Step(150): len = 101334, overlap = 2.25
PHY-3002 : Step(151): len = 98497.1, overlap = 0
PHY-3002 : Step(152): len = 95370.7, overlap = 2.25
PHY-3002 : Step(153): len = 92578.9, overlap = 0
PHY-3002 : Step(154): len = 90544, overlap = 2.25
PHY-3002 : Step(155): len = 87285.3, overlap = 0
PHY-3002 : Step(156): len = 83957.2, overlap = 2.25
PHY-3002 : Step(157): len = 81813.1, overlap = 0
PHY-3002 : Step(158): len = 79778.2, overlap = 2.25
PHY-3002 : Step(159): len = 76882, overlap = 0
PHY-3002 : Step(160): len = 74012.8, overlap = 2.25
PHY-3002 : Step(161): len = 72155.9, overlap = 0
PHY-3002 : Step(162): len = 70358.1, overlap = 2.25
PHY-3002 : Step(163): len = 66469.3, overlap = 0
PHY-3002 : Step(164): len = 64195, overlap = 2.25
PHY-3002 : Step(165): len = 63016.7, overlap = 0
PHY-3002 : Step(166): len = 59962.2, overlap = 2.25
PHY-3002 : Step(167): len = 55788.7, overlap = 0
PHY-3002 : Step(168): len = 54521.3, overlap = 0
PHY-3002 : Step(169): len = 52930.4, overlap = 0.25
PHY-3002 : Step(170): len = 37104.2, overlap = 6
PHY-3002 : Step(171): len = 34716, overlap = 3.75
PHY-3002 : Step(172): len = 33396.1, overlap = 6.25
PHY-3002 : Step(173): len = 28251.8, overlap = 6.5
PHY-3002 : Step(174): len = 26915.4, overlap = 5
PHY-3002 : Step(175): len = 25602.4, overlap = 6.25
PHY-3002 : Step(176): len = 25192.7, overlap = 6.25
PHY-3002 : Step(177): len = 23797.4, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00417427
PHY-3002 : Step(178): len = 23358.4, overlap = 6.75
PHY-3002 : Step(179): len = 23193.4, overlap = 7
PHY-3002 : Step(180): len = 23078.7, overlap = 7.75
PHY-3002 : Step(181): len = 22631.3, overlap = 7.75
PHY-3002 : Step(182): len = 22106.2, overlap = 8
PHY-3002 : Step(183): len = 21624.4, overlap = 8.25
PHY-3002 : Step(184): len = 20862.2, overlap = 10.25
PHY-3002 : Step(185): len = 20280.8, overlap = 10.25
PHY-3002 : Step(186): len = 20150.3, overlap = 10.25
PHY-3002 : Step(187): len = 19988.1, overlap = 10.5
PHY-3002 : Step(188): len = 19774.5, overlap = 11
PHY-3002 : Step(189): len = 19230, overlap = 11
PHY-3002 : Step(190): len = 19042.1, overlap = 11
PHY-3002 : Step(191): len = 18947, overlap = 11
PHY-3002 : Step(192): len = 18511.7, overlap = 11
PHY-3002 : Step(193): len = 18373.7, overlap = 11.25
PHY-3002 : Step(194): len = 18305.6, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008177s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (191.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.06806e-05
PHY-3002 : Step(195): len = 20548, overlap = 22.75
PHY-3002 : Step(196): len = 20263.3, overlap = 22.75
PHY-3002 : Step(197): len = 20261.7, overlap = 23
PHY-3002 : Step(198): len = 19741.4, overlap = 23.75
PHY-3002 : Step(199): len = 19170.1, overlap = 24.25
PHY-3002 : Step(200): len = 18740.5, overlap = 26.5
PHY-3002 : Step(201): len = 18483.9, overlap = 23.25
PHY-3002 : Step(202): len = 18072.4, overlap = 23.5
PHY-3002 : Step(203): len = 17710.7, overlap = 23
PHY-3002 : Step(204): len = 17353, overlap = 23
PHY-3002 : Step(205): len = 16539.7, overlap = 25.5
PHY-3002 : Step(206): len = 16041.5, overlap = 25
PHY-3002 : Step(207): len = 15664.9, overlap = 24.25
PHY-3002 : Step(208): len = 15376.3, overlap = 25
PHY-3002 : Step(209): len = 15072.5, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.13612e-05
PHY-3002 : Step(210): len = 14985.9, overlap = 24.25
PHY-3002 : Step(211): len = 15022.6, overlap = 24
PHY-3002 : Step(212): len = 15108.5, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.27224e-05
PHY-3002 : Step(213): len = 15793, overlap = 21
PHY-3002 : Step(214): len = 16460.1, overlap = 20.25
PHY-3002 : Step(215): len = 16822.6, overlap = 20
PHY-3002 : Step(216): len = 16740.3, overlap = 19.5
PHY-3002 : Step(217): len = 16646.9, overlap = 19.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.75873e-05
PHY-3002 : Step(218): len = 16613.9, overlap = 34.25
PHY-3002 : Step(219): len = 16724.4, overlap = 32.75
PHY-3002 : Step(220): len = 16593.6, overlap = 32.5
PHY-3002 : Step(221): len = 16625.4, overlap = 32.5
PHY-3002 : Step(222): len = 16707.9, overlap = 32.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.51747e-05
PHY-3002 : Step(223): len = 17361.3, overlap = 30
PHY-3002 : Step(224): len = 18165.2, overlap = 26.5
PHY-3002 : Step(225): len = 19869.6, overlap = 19.25
PHY-3002 : Step(226): len = 20095.3, overlap = 16
PHY-3002 : Step(227): len = 20355.3, overlap = 14
PHY-3002 : Step(228): len = 20430.8, overlap = 14
PHY-3002 : Step(229): len = 20511.2, overlap = 13.5
PHY-3002 : Step(230): len = 20428.5, overlap = 14.25
PHY-3002 : Step(231): len = 20361.1, overlap = 14
PHY-3002 : Step(232): len = 20146.4, overlap = 15
PHY-3002 : Step(233): len = 19951.8, overlap = 15
PHY-3002 : Step(234): len = 19764.7, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.03494e-05
PHY-3002 : Step(235): len = 20481.7, overlap = 11.75
PHY-3002 : Step(236): len = 20826.4, overlap = 9.75
PHY-3002 : Step(237): len = 20884.4, overlap = 9.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000140699
PHY-3002 : Step(238): len = 21637.2, overlap = 8.25
PHY-3002 : Step(239): len = 22024.5, overlap = 7.25
PHY-3002 : Step(240): len = 22117.4, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.067401s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (185.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.982918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00048475
PHY-3002 : Step(241): len = 24471.9, overlap = 3.25
PHY-3002 : Step(242): len = 23884.8, overlap = 4.25
PHY-3002 : Step(243): len = 23216.6, overlap = 6.5
PHY-3002 : Step(244): len = 22976.8, overlap = 7.25
PHY-3002 : Step(245): len = 22867.3, overlap = 7.25
PHY-3002 : Step(246): len = 22820.2, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000969499
PHY-3002 : Step(247): len = 22992.5, overlap = 6.5
PHY-3002 : Step(248): len = 23040.5, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.001939
PHY-3002 : Step(249): len = 23133.7, overlap = 6.75
PHY-3002 : Step(250): len = 23197.7, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017441s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.6%)

PHY-3001 : Legalized: Len = 24744.8, Over = 0
PHY-3001 : Final: Len = 24744.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 42776, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 42936, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 42968, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 42968, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 42976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051816s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.5%)

RUN-1003 : finish command "place" in  3.499107s wall, 4.859375s user + 1.734375s system = 6.593750s CPU (188.4%)

RUN-1004 : used memory is 306 MB, reserved memory is 307 MB, peak memory is 544 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 266 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 176
PHY-1001 : Pin misalignment score is improved from 176 to 175
PHY-1001 : Pin misalignment score is improved from 175 to 175
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 306 instances
RUN-1001 : 139 mslices, 140 lslices, 22 pads, 0 brams, 1 dsps
RUN-1001 : There are total 744 nets
RUN-1001 : 508 nets have 2 pins
RUN-1001 : 206 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 42776, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 42936, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 42968, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 42968, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 42976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052137s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (149.8%)

PHY-1001 : End global routing;  0.179996s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (112.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk24M_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.011704s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000122s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 73384, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 1.225142s wall, 1.390625s user + 0.109375s system = 1.500000s CPU (122.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 73240, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.016391s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 73240, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 73240
PHY-1001 : End DR Iter 2; 0.015415s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk24M_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.723778s wall, 3.687500s user + 0.343750s system = 4.031250s CPU (108.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.234308s wall, 4.203125s user + 0.375000s system = 4.578125s CPU (108.1%)

RUN-1004 : used memory is 306 MB, reserved memory is 303 MB, peak memory is 589 MB
RUN-1002 : start command "report_area -io_info -file MandelbrotTang_phy.area"
RUN-1001 : standard
***Report Model: main***

IO Statistics
#IO                    22
  #input                2
  #output              20
  #inout                0

Utilization Statistics
#lut                  557   out of  19600    2.84%
#reg                  179   out of  19600    0.91%
#le                   557
  #lut only           378   out of    557   67.86%
  #reg only             0   out of    557    0.00%
  #lut&reg            179   out of    557   32.14%
#dsp                    1   out of     29    3.45%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db MandelbrotTang_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit MandelbrotTang.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 306
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 744, pip num: 5802
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 622 valid insts, and 18223 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file MandelbrotTang.bit.
RUN-1003 : finish command "bitgen -bit MandelbrotTang.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.537690s wall, 8.859375s user + 0.109375s system = 8.968750s CPU (253.5%)

RUN-1004 : used memory is 326 MB, reserved memory is 327 MB, peak memory is 589 MB
HDL-1007 : analyze verilog file al_ip/vram.v
HDL-1007 : analyze verilog file mandel.v
HDL-8007 ERROR: syntax error near ';' in mandel.v(48)
HDL-1007 : Verilog file 'mandel.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file video.v
HDL-1007 : analyze verilog file al_ip/vram.v
HDL-1007 : analyze verilog file mandel.v
HDL-8007 ERROR: syntax error near ';' in mandel.v(47)
HDL-1007 : Verilog file 'mandel.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file video.v
HDL-1007 : analyze verilog file al_ip/vram.v
HDL-1007 : analyze verilog file mandel.v
HDL-5007 WARNING: redeclaration of ansi port 'rst' is not allowed in mandel.v(56)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file video.v
HDL-1007 : analyze verilog file al_ip/vram.v
HDL-1007 : analyze verilog file mandel.v
HDL-5007 WARNING: redeclaration of ansi port 'rst' is not allowed in mandel.v(56)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file video.v
RUN-1002 : start command "elaborate -top main"
HDL-5007 WARNING: port 'we' remains unconnected for this instance in mandel.v(100)
HDL-1007 : elaborate module main in mandel.v(43)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",FBCLK_DIV=43,CLKC0_DIV=41,CLKC0_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=40,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(986)
HDL-1007 : elaborate module video in video.v(45)
HDL-1007 : elaborate module vram in al_ip/vram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=3,DATA_WIDTH_B=3,ADDR_WIDTH_A=17,ADDR_WIDTH_B=17,DATA_DEPTH_A=131072,DATA_DEPTH_B=131072,MODE="PDPW") in C:/Anlogic/TD4.6.3/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 2 differs from formal bit length 3 for port 'dia' in video.v(94)
HDL-5007 WARNING: actual bit length 2 differs from formal bit length 3 for port 'dob' in video.v(95)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'wx' in mandel.v(100)
HDL-1007 : elaborate module mult in mandel.v(193)
HDL-1007 : elaborate module add in mandel.v(187)
HDL-5007 WARNING: net 'wx' does not have a driver in mandel.v(100)
HDL-5007 WARNING: input port 'we' remains unconnected for this instance in mandel.v(94)
HDL-1200 : Current top model is main
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "main"
SYN-1012 : SanityCheck: Model "add"
SYN-1012 : SanityCheck: Model "mult"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "video"
SYN-1012 : SanityCheck: Model "vram"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "main" / inst "video" in mandel.v(94) / pin "we"
SYN-5013 WARNING: Undriven net: model "main" / net "wd" in mandel.v(100)
SYN-5014 WARNING: the net's pin: pin "wd[0]" in mandel.v(94)
SYN-5013 WARNING: Undriven net: model "main" / net "wx" in mandel.v(100)
SYN-5014 WARNING: the net's pin: pin "wx[0]" in mandel.v(94)
SYN-5013 WARNING: Undriven net: model "main" / net "wy" in mandel.v(100)
SYN-5014 WARNING: the net's pin: pin "wy[0]" in mandel.v(94)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 42 instances.
SYN-1011 : Flatten model main
SYN-1011 : Flatten model add
SYN-1011 : Flatten model mult
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model video
SYN-1011 : Flatten model vram
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 6 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3578/1377 useful/useless nets, 2764/1045 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 523 distributor mux.
SYN-1016 : Merged 1563 instances.
SYN-1015 : Optimize round 1, 5156 better
SYN-1014 : Optimize round 2
SYN-1032 : 1951/1631 useful/useless nets, 1137/523 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 523 better
SYN-1014 : Optimize round 3
SYN-1032 : 1951/0 useful/useless nets, 1137/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.312036s wall, 4.250000s user + 0.078125s system = 4.328125s CPU (100.4%)

RUN-1004 : used memory is 337 MB, reserved memory is 341 MB, peak memory is 589 MB
RUN-1002 : start command "report_area -file MandelbrotTang_rtl.area"
RUN-1001 : standard
***Report Model: main***

IO Statistics
#IO                    28
  #input                2
  #output              26
  #inout                0

Gate Statistics
#Basic gates          830
  #and                  4
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               0
  #MX21                 5
  #FADD                 0
  #DFF                817
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               6
#MACRO_MUX            295

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |main   |13     |817    |9      |
+-----------------------------------------+

RUN-1002 : start command "export_db MandelbrotTang_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea MandelbrotTang_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 28 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "video/vram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2114/85 useful/useless nets, 1302/65 useful/useless insts
SYN-1016 : Merged 108 instances.
SYN-2571 : Optimize after map_dsp, round 1, 237 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 2006/0 useful/useless nets, 1194/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4453/0 useful/useless nets, 3641/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     video/hcount_pipe_b2
SYN-1016 : Merged 1598 instances.
SYN-2501 : Optimize round 1, 4047 better
SYN-2501 : Optimize round 2
SYN-1032 : 2854/0 useful/useless nets, 2042/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-1032 : 3685/2 useful/useless nets, 2873/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 599 (3.91), #lev = 6 (5.92)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.14 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1199 instances into 594 LUTs, name keeping = 50%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "main" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3072/0 useful/useless nets, 2260/4 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 3072/0 useful/useless nets, 2260/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 817 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 289 adder to BLE ...
SYN-4008 : Packed 289 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 592 LUT to BLE ...
SYN-4008 : Packed 592 LUT and 293 SEQ to BLE.
SYN-4003 : Packing 524 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (524 nodes)...
SYN-4004 : #1: Packed 137 SEQ (945 nodes)...
SYN-4005 : Packed 137 SEQ with LUT/SLICE
SYN-4006 : 166 single LUT's are left
SYN-4006 : 387 single SEQ's are left
SYN-4011 : Packing model "main" (AL_USER_NORMAL) with 979/1293 primitive instances ...
RUN-1002 : start command "report_area -file MandelbrotTang_gate.area"
RUN-1001 : standard
***Report Model: main***

IO Statistics
#IO                    28
  #input                2
  #output              26
  #inout                0

Utilization Statistics
#lut                 1148   out of  19600    5.86%
#reg                  817   out of  19600    4.17%
#le                  1535
  #lut only           718   out of   1535   46.78%
  #reg only           387   out of   1535   25.21%
  #lut&reg            430   out of   1535   28.01%
#dsp                    0   out of     29    0.00%
#bram                   4   out of     64    6.25%
  #bram9k               4
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   28   out of    188   14.89%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |main   |1535  |1148  |817   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea MandelbrotTang_gate.area" in  6.501726s wall, 6.500000s user + 0.078125s system = 6.578125s CPU (101.2%)

RUN-1004 : used memory is 375 MB, reserved memory is 378 MB, peak memory is 589 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model main
RUN-1002 : start command "export_db MandelbrotTang_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db MandelbrotTang_gate.db" in  1.241660s wall, 1.171875s user + 0.062500s system = 1.234375s CPU (99.4%)

RUN-1004 : used memory is 376 MB, reserved memory is 379 MB, peak memory is 589 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4027 : Net vclk is clkc0 of pll pll/pll_inst.
SYN-4019 : Net clk24M_pad is refclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net clk24M_pad as clock net
SYN-4025 : Tag rtl::Net vclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 805 instances
RUN-1001 : 384 mslices, 385 lslices, 28 pads, 4 brams, 0 dsps
RUN-1001 : There are total 2242 nets
RUN-1001 : 1391 nets have 2 pins
RUN-1001 : 826 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 803 instances, 769 slices, 4 macros(278 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model main.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 7164, tnet num: 2240, tinst num: 803, tnode num: 9137, tedge num: 12944.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 970 clock pins, and constraint 1973 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.755231s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (101.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.03907e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.952918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(251): len = 699374, overlap = 6.75
PHY-3002 : Step(252): len = 531574, overlap = 9
PHY-3002 : Step(253): len = 456297, overlap = 4.5
PHY-3002 : Step(254): len = 415139, overlap = 4.5
PHY-3002 : Step(255): len = 384497, overlap = 5
PHY-3002 : Step(256): len = 356335, overlap = 10.5
PHY-3002 : Step(257): len = 333563, overlap = 7.25
PHY-3002 : Step(258): len = 312826, overlap = 11.25
PHY-3002 : Step(259): len = 292760, overlap = 9
PHY-3002 : Step(260): len = 275381, overlap = 10.25
PHY-3002 : Step(261): len = 260695, overlap = 10.25
PHY-3002 : Step(262): len = 245997, overlap = 8.25
PHY-3002 : Step(263): len = 233867, overlap = 8.5
PHY-3002 : Step(264): len = 221287, overlap = 8
PHY-3002 : Step(265): len = 211063, overlap = 8
PHY-3002 : Step(266): len = 200533, overlap = 7.75
PHY-3002 : Step(267): len = 191326, overlap = 7.75
PHY-3002 : Step(268): len = 182269, overlap = 7.25
PHY-3002 : Step(269): len = 174153, overlap = 7.25
PHY-3002 : Step(270): len = 165508, overlap = 7
PHY-3002 : Step(271): len = 158707, overlap = 7.25
PHY-3002 : Step(272): len = 151875, overlap = 6.75
PHY-3002 : Step(273): len = 145446, overlap = 6
PHY-3002 : Step(274): len = 137674, overlap = 6
PHY-3002 : Step(275): len = 130198, overlap = 5.25
PHY-3002 : Step(276): len = 122844, overlap = 5
PHY-3002 : Step(277): len = 116792, overlap = 4.75
PHY-3002 : Step(278): len = 110823, overlap = 4.5
PHY-3002 : Step(279): len = 103784, overlap = 4.5
PHY-3002 : Step(280): len = 94538.4, overlap = 4.5
PHY-3002 : Step(281): len = 85311.7, overlap = 4.5
PHY-3002 : Step(282): len = 80492, overlap = 4.5
PHY-3002 : Step(283): len = 73716.4, overlap = 4.5
PHY-3002 : Step(284): len = 61945.7, overlap = 4.5
PHY-3002 : Step(285): len = 59183.8, overlap = 4.5
PHY-3002 : Step(286): len = 55398.3, overlap = 4.5
PHY-3002 : Step(287): len = 46422, overlap = 4.5
PHY-3002 : Step(288): len = 44612.3, overlap = 6.75
PHY-3002 : Step(289): len = 41577, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000534132
PHY-3002 : Step(290): len = 41509.1, overlap = 6.75
PHY-3002 : Step(291): len = 41360.2, overlap = 6.75
PHY-3002 : Step(292): len = 41248.2, overlap = 4.5
PHY-3002 : Step(293): len = 41008, overlap = 6.75
PHY-3002 : Step(294): len = 40855, overlap = 6.75
PHY-3002 : Step(295): len = 40754.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00106826
PHY-3002 : Step(296): len = 40699.3, overlap = 6.75
PHY-3002 : Step(297): len = 40709.2, overlap = 4.5
PHY-3002 : Step(298): len = 40892.2, overlap = 4.5
PHY-3002 : Step(299): len = 40737.9, overlap = 2.25
PHY-3002 : Step(300): len = 40555.6, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008758s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0018907
PHY-3002 : Step(301): len = 40234.4, overlap = 2.25
PHY-3002 : Step(302): len = 40176.9, overlap = 2.5
PHY-3002 : Step(303): len = 40167.3, overlap = 2
PHY-3002 : Step(304): len = 40739.9, overlap = 2.75
PHY-3002 : Step(305): len = 42561.5, overlap = 3
PHY-3002 : Step(306): len = 44005.7, overlap = 1.5
PHY-3002 : Step(307): len = 43913.6, overlap = 0.75
PHY-3002 : Step(308): len = 42308.1, overlap = 1.25
PHY-3002 : Step(309): len = 40010.5, overlap = 1.5
PHY-3002 : Step(310): len = 37475.4, overlap = 0.75
PHY-3002 : Step(311): len = 36124.7, overlap = 1.25
PHY-3002 : Step(312): len = 35310.3, overlap = 1.75
PHY-3002 : Step(313): len = 34825.1, overlap = 2
PHY-3002 : Step(314): len = 34323.1, overlap = 1.5
PHY-3002 : Step(315): len = 34209.3, overlap = 1.5
PHY-3002 : Step(316): len = 34117.8, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0037814
PHY-3002 : Step(317): len = 33282.6, overlap = 1.75
PHY-3002 : Step(318): len = 33199, overlap = 1.75
PHY-3002 : Step(319): len = 33700.8, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00756281
PHY-3002 : Step(320): len = 33502.1, overlap = 1.75
PHY-3002 : Step(321): len = 33508, overlap = 1.75
PHY-3002 : Step(322): len = 33316, overlap = 2
PHY-3002 : Step(323): len = 33432.5, overlap = 1.75
PHY-3002 : Step(324): len = 33570.8, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000125234
PHY-3002 : Step(325): len = 33243.2, overlap = 37.5
PHY-3002 : Step(326): len = 34173.9, overlap = 35
PHY-3002 : Step(327): len = 35403, overlap = 31.25
PHY-3002 : Step(328): len = 34428.8, overlap = 33.5
PHY-3002 : Step(329): len = 34281.1, overlap = 34
PHY-3002 : Step(330): len = 34325.6, overlap = 32.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000250468
PHY-3002 : Step(331): len = 34391.7, overlap = 29.75
PHY-3002 : Step(332): len = 34834.3, overlap = 28.75
PHY-3002 : Step(333): len = 35563.6, overlap = 26.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000500935
PHY-3002 : Step(334): len = 35818.5, overlap = 25
PHY-3002 : Step(335): len = 36767.6, overlap = 22.75
PHY-3002 : Step(336): len = 38156.4, overlap = 19.25
PHY-3002 : Step(337): len = 38050.8, overlap = 16
PHY-3002 : Step(338): len = 38141.9, overlap = 13.5
PHY-3002 : Step(339): len = 37905.9, overlap = 13
PHY-3002 : Step(340): len = 37748.1, overlap = 11.5
PHY-3002 : Step(341): len = 37930, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.273486s wall, 0.343750s user + 0.218750s system = 0.562500s CPU (205.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.952918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(342): len = 91585, overlap = 3
PHY-3002 : Step(343): len = 81884, overlap = 12
PHY-3002 : Step(344): len = 74138.8, overlap = 15.25
PHY-3002 : Step(345): len = 65275.9, overlap = 15
PHY-3002 : Step(346): len = 56144, overlap = 16
PHY-3002 : Step(347): len = 49298.3, overlap = 23.75
PHY-3002 : Step(348): len = 41712.6, overlap = 27.25
PHY-3002 : Step(349): len = 37214.5, overlap = 24.5
PHY-3002 : Step(350): len = 34594.9, overlap = 24
PHY-3002 : Step(351): len = 33917.1, overlap = 25
PHY-3002 : Step(352): len = 33315.9, overlap = 25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000191777
PHY-3002 : Step(353): len = 33060.6, overlap = 25.25
PHY-3002 : Step(354): len = 33060.1, overlap = 25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000383553
PHY-3002 : Step(355): len = 33008.6, overlap = 24.75
PHY-3002 : Step(356): len = 33232.3, overlap = 24.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033956s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.0%)

PHY-3001 : Legalized: Len = 49045, Over = 0
PHY-3001 : Final: Len = 49045, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 131864, over cnt = 88(0%), over = 112, worst = 2
PHY-1002 : len = 133128, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 133440, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 133528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.070823s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (132.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 28 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 769 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 854 instances, 820 slices, 4 macros(278 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model main.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 7539, tnet num: 2291, tinst num: 854, tnode num: 9581, tedge num: 13499.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1016 clock pins, and constraint 2042 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.857960s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 60581.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.949796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(357): len = 59851.2, overlap = 0
PHY-3002 : Step(358): len = 59851.2, overlap = 0
PHY-3002 : Step(359): len = 57569.9, overlap = 0
PHY-3002 : Step(360): len = 57569.9, overlap = 0
PHY-3002 : Step(361): len = 56539.3, overlap = 0
PHY-3002 : Step(362): len = 56539.3, overlap = 0
PHY-3002 : Step(363): len = 56210, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006785s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.949796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(364): len = 56149.7, overlap = 1
PHY-3002 : Step(365): len = 56149.7, overlap = 1
PHY-3002 : Step(366): len = 55986.2, overlap = 1
PHY-3002 : Step(367): len = 55986.2, overlap = 1
PHY-3002 : Step(368): len = 55984.8, overlap = 1
PHY-3002 : Step(369): len = 55984.8, overlap = 1
PHY-3002 : Step(370): len = 55942.9, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.949796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000103032
PHY-3002 : Step(371): len = 55993.1, overlap = 5
PHY-3002 : Step(372): len = 55993.1, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000206064
PHY-3002 : Step(373): len = 55945.3, overlap = 4
PHY-3002 : Step(374): len = 55945.3, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000412127
PHY-3002 : Step(375): len = 55934.7, overlap = 4
PHY-3002 : Step(376): len = 55934.7, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052191s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (239.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.949796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(377): len = 56200.4, overlap = 1
PHY-3002 : Step(378): len = 56200.4, overlap = 1
PHY-3002 : Step(379): len = 56041.6, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014852s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.2%)

PHY-3001 : Legalized: Len = 56361.2, Over = 0
PHY-3001 : Final: Len = 56361.2, Over = 0
RUN-1003 : finish command "place -eco" in  1.905591s wall, 2.109375s user + 0.453125s system = 2.562500s CPU (134.5%)

RUN-1004 : used memory is 419 MB, reserved memory is 424 MB, peak memory is 589 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  8.629258s wall, 13.296875s user + 2.406250s system = 15.703125s CPU (182.0%)

RUN-1004 : used memory is 419 MB, reserved memory is 424 MB, peak memory is 589 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 755 to 650
PHY-1001 : Pin misalignment score is improved from 650 to 646
PHY-1001 : Pin misalignment score is improved from 646 to 646
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 856 instances
RUN-1001 : 412 mslices, 408 lslices, 28 pads, 4 brams, 0 dsps
RUN-1001 : There are total 2293 nets
RUN-1001 : 1382 nets have 2 pins
RUN-1001 : 820 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 131728, over cnt = 98(0%), over = 124, worst = 2
PHY-1002 : len = 133080, over cnt = 32(0%), over = 35, worst = 2
PHY-1002 : len = 133424, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 133520, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 133560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.076703s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (101.9%)

PHY-1001 : End global routing;  0.265216s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (111.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk24M_pad will be routed on clock mesh
PHY-1001 : net vclk will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.047962s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 250424, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End Routed; 2.063055s wall, 2.562500s user + 0.062500s system = 2.625000s CPU (127.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 250512, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.032105s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (146.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 250496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 250496
PHY-1001 : End DR Iter 2; 0.030896s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk24M_pad will be routed on clock mesh
PHY-1001 : net vclk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.218432s wall, 5.515625s user + 0.250000s system = 5.765625s CPU (110.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.389171s wall, 6.765625s user + 0.250000s system = 7.015625s CPU (109.8%)

RUN-1004 : used memory is 434 MB, reserved memory is 440 MB, peak memory is 696 MB
RUN-1002 : start command "report_area -io_info -file MandelbrotTang_phy.area"
RUN-1001 : standard
***Report Model: main***

IO Statistics
#IO                    28
  #input                2
  #output              26
  #inout                0

Utilization Statistics
#lut                 1250   out of  19600    6.38%
#reg                  817   out of  19600    4.17%
#le                  1637
  #lut only           820   out of   1637   50.09%
  #reg only           387   out of   1637   23.64%
  #lut&reg            430   out of   1637   26.27%
#dsp                    0   out of     29    0.00%
#bram                   4   out of     64    6.25%
  #bram9k               4
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   21   out of    188   11.17%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db MandelbrotTang_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db MandelbrotTang_pr.db" in  1.259219s wall, 1.203125s user + 0.078125s system = 1.281250s CPU (101.7%)

RUN-1004 : used memory is 434 MB, reserved memory is 440 MB, peak memory is 696 MB
RUN-1002 : start command "bitgen -bit MandelbrotTang.bit -version 0X00 -g ucode:00000000100001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 856
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 2293, pip num: 16868
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1738 valid insts, and 46836 bits set as '1'.
BIT-1004 : PLL setting string = 0100
BIT-1004 : Generate bits file MandelbrotTang.bit.
RUN-1003 : finish command "bitgen -bit MandelbrotTang.bit -version 0X00 -g ucode:00000000100001000000000000000000" in  6.851038s wall, 23.406250s user + 0.250000s system = 23.656250s CPU (345.3%)

RUN-1004 : used memory is 442 MB, reserved memory is 445 MB, peak memory is 696 MB
HDL-1007 : analyze verilog file al_ip/vram.v
HDL-1007 : analyze verilog file mandel.v
HDL-5007 WARNING: redeclaration of ansi port 'rst' is not allowed in mandel.v(56)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file video.v
HDL-1007 : analyze verilog file mandel.v
HDL-8007 ERROR: syntax error near ')' in mandel.v(47)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in mandel.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in mandel.v(187)
HDL-8007 ERROR: ignore module module due to previous errors in mandel.v(193)
HDL-8007 ERROR: ignore module module due to previous errors in mandel.v(209)
HDL-1007 : Verilog file 'mandel.v' ignored due to errors
HDL-1007 : analyze verilog file mandel.v
HDL-1007 : analyze verilog file mandel.v
