/** ==================================================================
 *  @file   dispc_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   DISPC
 *
 *  @Filename:    dispc_cred.h
 *
 *  @Description: The document defines the Display Controller IP registers.  
 *                The generic parameters at generation time are: 
 *                - GFX pipeline present 
 *                - VID1 pipeline present 
 *                - VID2 pipeline present 
 *                - VID3 pipeline present 
 *                - primary LCD output present 
 *                - Secondary LCD output present 
 *                - TV output present 
 *                - Write back pipeline present 
 *                - VID1 scaling unit present 
 *                - VID2 scaling unit present 
 *                - VID3 scaling unit present 
 *                - Write back scaling unit present 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __DISPC_CRED_H
#define __DISPC_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance DSS_SS_FROM_L4_PER__DISPC of component DISPC mapped in MONICA at address 0x48041000
     * Instance DSS_SS_FROM_L3__DISPC of component DISPC mapped in MONICA at address 0x58001000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component DISPC
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_BA
 *
 * @BRIEF        The register configures the base address of the graphics 
 *               buffer displayed in the graphics window (0 & 1 :for 
 *               ping-pong mechanism with external trigger, based on the 
 *               field polarity, 0 only used when graphics pipeline on the 
 *               LCD output and 0 & 1 when on the TV output).  
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_BA                                0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_BA__ELSIZE
 *
 * @BRIEF        DISPC_GFX_BA register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_BA__ELSIZE                        0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_BA__NELEMS
 *
 * @BRIEF        DISPC_GFX_BA register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_BA__NELEMS                        2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_BA
 *
 * @BRIEF        The register configures the base address of the video buffer 
 *               for the video window #1  (DISPC_VID1_BA__0 & 
 *               DISPC_VID1_BA__1 for ping-pong mechanism with external 
 *               trigger, based on the field polarity otherwise only 
 *               DISPC_VID1_BA__0 is used).  
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_BA                               0xBCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_BA__ELSIZE
 *
 * @BRIEF        DISPC_VID1_BA register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_BA__ELSIZE                       0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_BA__NELEMS
 *
 * @BRIEF        DISPC_VID1_BA register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_BA__NELEMS                       2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ACCU
 *
 * @BRIEF        The register configures the resize accumulator init values 
 *               for horizontal and vertical up/down-sampling of the video 
 *               window #1 (DISPC_VID1_ACCU__0 & DISPC_VID1_ACCU__1 for 
 *               ping-pong mechanism with external trigger, based on the 
 *               field polarity) 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ACCU                             0xE8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ACCU__ELSIZE
 *
 * @BRIEF        DISPC_VID1_ACCU register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ACCU__ELSIZE                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ACCU__NELEMS
 *
 * @BRIEF        DISPC_VID1_ACCU register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ACCU__NELEMS                     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_BA
 *
 * @BRIEF        The register configures the base address of the video buffer 
 *               for the video window #2  (DISPC_VID2_BA__0 & 
 *               DISPC_VID2_BA__1 for ping-pong mechanism with external 
 *               trigger, based on the field polarity otherwise only 
 *               DISPC_VID2_BA__0 is used)). 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_BA                               0x14Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_BA__ELSIZE
 *
 * @BRIEF        DISPC_VID2_BA register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_BA__ELSIZE                       0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_BA__NELEMS
 *
 * @BRIEF        DISPC_VID2_BA register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_BA__NELEMS                       2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ACCU
 *
 * @BRIEF        The register configures the resize accumulator init values 
 *               for horizontal and vertical up/down-sampling of the video 
 *               window #2 (DISPC_VID2_ACCU__0 & DISPC_VID2_ACCU__1 for 
 *               ping-pong mechanism with external trigger, based on the 
 *               field polarity). 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ACCU                             0x178ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ACCU__ELSIZE
 *
 * @BRIEF        DISPC_VID2_ACCU register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ACCU__ELSIZE                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ACCU__NELEMS
 *
 * @BRIEF        DISPC_VID2_ACCU register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ACCU__NELEMS                     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ACCU
 *
 * @BRIEF        The register configures the resize accumulator init values 
 *               for horizontal and vertical up/down-sampling of the video 
 *               window #3 (DISPC_VID3_ACCU__0 & DISPC_VID3_ACCU__1 for 
 *               ping-pong mechanism with external trigger, based on the 
 *               field polarity). 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ACCU                             0x300ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ACCU__ELSIZE
 *
 * @BRIEF        DISPC_VID3_ACCU register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ACCU__ELSIZE                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ACCU__NELEMS
 *
 * @BRIEF        DISPC_VID3_ACCU register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ACCU__NELEMS                     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_BA
 *
 * @BRIEF        The register configures the base address of the video buffer 
 *               for the video window #3  (DISPC_VID3_BA__0 & 
 *               DISPC_VID3_BA__1 for ping-pong mechanism with external 
 *               trigger, based on the field polarity otherwise only 
 *               DISPC_VID3_BA__0 is used)). 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_BA                               0x308ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_BA__ELSIZE
 *
 * @BRIEF        DISPC_VID3_BA register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_BA__ELSIZE                       0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_BA__NELEMS
 *
 * @BRIEF        DISPC_VID3_BA register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_BA__NELEMS                       2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ACCU
 *
 * @BRIEF        The register configures the resize accumulator init values 
 *               for horizontal and vertical up/down-sampling of the write 
 *               back pipeline (DISPC_WB_ACCU__0 & DISPC_WB_ACCU__1 for 
 *               ping-pong mechanism with external trigger, based on the 
 *               field polarity). 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ACCU                               0x500ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ACCU__ELSIZE
 *
 * @BRIEF        DISPC_WB_ACCU register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ACCU__ELSIZE                       0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ACCU__NELEMS
 *
 * @BRIEF        DISPC_WB_ACCU register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ACCU__NELEMS                       2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_BA
 *
 * @BRIEF        The register configures the base address of the WB buffer  
 *               (DISPC_WB_BA__0 & DISPC_WB_BA__1 for ping-pong mechanism 
 *               with external trigger, based on the field polarity otherwise 
 *               only DISPC_WB_BA__0 is used). 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_BA                                 0x508ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_BA__ELSIZE
 *
 * @BRIEF        DISPC_WB_BA register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_BA__ELSIZE                         0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_BA__NELEMS
 *
 * @BRIEF        DISPC_WB_BA register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_BA__NELEMS                         2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_BA_UV
 *
 * @BRIEF        The register configures the base address of the UV buffer 
 *               for the video window #1. (DISPC_VID1_BA_UV__0 & 
 *               DISPC_VID1_BA_UV__1 for ping-pong mechanism with external 
 *               trigger, based on the field polarity otherwise only 
 *               DISPC_VID1_BA_UV__0 is used)). 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_BA_UV                            0x600ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_BA_UV__ELSIZE
 *
 * @BRIEF        DISPC_VID1_BA_UV register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_BA_UV__ELSIZE                    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_BA_UV__NELEMS
 *
 * @BRIEF        DISPC_VID1_BA_UV register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_BA_UV__NELEMS                    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_BA_UV
 *
 * @BRIEF        The register configures the base address of the UV buffer 
 *               for the video window #2. (DISPC_VID2_BA_UV__0 & 
 *               DISPC_VID2_BA_UV__1 for ping-pong mechanism with external 
 *               trigger, based on the field polarity otherwise only 
 *               DISPC_VID2_BA_UV__0 is used)). 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_BA_UV                            0x608ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_BA_UV__ELSIZE
 *
 * @BRIEF        DISPC_VID2_BA_UV register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_BA_UV__ELSIZE                    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_BA_UV__NELEMS
 *
 * @BRIEF        DISPC_VID2_BA_UV register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_BA_UV__NELEMS                    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_BA_UV
 *
 * @BRIEF        The register configures the base address of the UV buffer 
 *               for the video window #3. (DISPC_VID3_BA_UV__0 & 
 *               DISPC_VID3_BA_UV__1 for ping-pong mechanism with external 
 *               trigger, based on the field polarity otherwise only 
 *               DISPC_VID3_BA_UV__0 is used)). 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_BA_UV                            0x610ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_BA_UV__ELSIZE
 *
 * @BRIEF        DISPC_VID3_BA_UV register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_BA_UV__ELSIZE                    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_BA_UV__NELEMS
 *
 * @BRIEF        DISPC_VID3_BA_UV register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_BA_UV__NELEMS                    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_BA_UV
 *
 * @BRIEF        The register configures the base address of the UV buffer 
 *               for the write-back pipeline. (DISPC_WB_BA_UV__0 & 
 *               DISPC_WB_BA_UV__1 for ping-pong mechanism with external 
 *               trigger, based on the field polarity otherwise only 
 *               DISPC_WB_BA_UV__0 is used)). 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_BA_UV                              0x618ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_BA_UV__ELSIZE
 *
 * @BRIEF        DISPC_WB_BA_UV register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_BA_UV__ELSIZE                      0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_BA_UV__NELEMS
 *
 * @BRIEF        DISPC_WB_BA_UV register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_BA_UV__NELEMS                      2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ACCU2
 *
 * @BRIEF        The register configures the resize accumulator init values 
 *               for horizontal and vertical up/down-sampling of the video 
 *               window #1 (DISPC_VID1_ACCU2__0 & DISPC_VID1_ACCU2__1 for 
 *               ping-pong mechanism with external trigger, based on the 
 *               field polarity) 
 *               It is used for Cb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ACCU2                            0x640ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ACCU2__ELSIZE
 *
 * @BRIEF        DISPC_VID1_ACCU2 register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ACCU2__ELSIZE                    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ACCU2__NELEMS
 *
 * @BRIEF        DISPC_VID1_ACCU2 register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ACCU2__NELEMS                    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ACCU2
 *
 * @BRIEF        The register configures the resize accumulator init values 
 *               for horizontal and vertical up/down-sampling of the video 
 *               window #2 (DISPC_VID2_ACCU2__0 & DISPC_VID2_ACCU2__1 for 
 *               ping-pong mechanism with external trigger, based on the 
 *               field polarity). 
 *               It is used for Cb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ACCU2                            0x6ACul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ACCU2__ELSIZE
 *
 * @BRIEF        DISPC_VID2_ACCU2 register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ACCU2__ELSIZE                    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ACCU2__NELEMS
 *
 * @BRIEF        DISPC_VID2_ACCU2 register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ACCU2__NELEMS                    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ACCU2
 *
 * @BRIEF        The register configures the resize accumulator init values 
 *               for horizontal and vertical up/down-sampling of the video 
 *               window #3 (DISPC_VID3_ACCU2__0 & DISPC_VID3_ACCU2__1 for 
 *               ping-pong mechanism with external trigger, based on the 
 *               field polarity). 
 *               It is used for Cb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ACCU2                            0x728ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ACCU2__ELSIZE
 *
 * @BRIEF        DISPC_VID3_ACCU2 register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ACCU2__ELSIZE                    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ACCU2__NELEMS
 *
 * @BRIEF        DISPC_VID3_ACCU2 register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ACCU2__NELEMS                    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ACCU2
 *
 * @BRIEF        The register configures the resize accumulator init values 
 *               for horizontal and vertical up/down-sampling of the write 
 *               back pipeline (DISPC_WB_ACCU2__0 & DISPC_WB_ACCU2__1 for 
 *               ping-pong mechanism with external trigger, based on the 
 *               field polarity). 
 *               It is used for Cb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ACCU2                              0x794ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ACCU2__ELSIZE
 *
 * @BRIEF        DISPC_WB_ACCU2 register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ACCU2__ELSIZE                      0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ACCU2__NELEMS
 *
 * @BRIEF        DISPC_WB_ACCU2 register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ACCU2__NELEMS                      2

    /* 
     *  List of bundle arrays for component DISPC
     *
     */
                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_REGSET_0_7              0xF0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_VID1_FIR_COEF_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_REGSET_0_7__ELSIZE      0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_VID1_FIR_COEF_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_REGSET_0_7__NELEMS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_REGSET_0_7              0x180ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_VID2_FIR_COEF_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_REGSET_0_7__ELSIZE      0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_VID2_FIR_COEF_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_REGSET_0_7__NELEMS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_V_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_V_REGSET_0_7            0x1E0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_V_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_VID1_FIR_COEF_V_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_V_REGSET_0_7__ELSIZE    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_V_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_VID1_FIR_COEF_V_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_V_REGSET_0_7__NELEMS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_V_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_V_REGSET_0_7            0x200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_V_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_VID2_FIR_COEF_V_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_V_REGSET_0_7__ELSIZE    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_V_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_VID2_FIR_COEF_V_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_V_REGSET_0_7__NELEMS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_REGSET_0_7              0x310ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_VID3_FIR_COEF_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_REGSET_0_7__ELSIZE      0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_VID3_FIR_COEF_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_REGSET_0_7__NELEMS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_V_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_V_REGSET_0_7            0x350ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_V_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_VID3_FIR_COEF_V_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_V_REGSET_0_7__ELSIZE    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_V_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_VID3_FIR_COEF_V_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_V_REGSET_0_7__NELEMS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_REGSET_0_7                0x510ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_WB_FIR_COEF_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_REGSET_0_7__ELSIZE        0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_WB_FIR_COEF_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_REGSET_0_7__NELEMS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_V_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_V_REGSET_0_7              0x550ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_V_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_WB_FIR_COEF_V_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_V_REGSET_0_7__ELSIZE      0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_V_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_WB_FIR_COEF_V_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_V_REGSET_0_7__NELEMS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF2_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF2_REGSET_0_7               0x7A0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF2_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_WB_FIR_COEF2_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF2_REGSET_0_7__ELSIZE       0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF2_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_WB_FIR_COEF2_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF2_REGSET_0_7__NELEMS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_V2_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_V2_REGSET_0_7             0x7E0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_V2_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_WB_FIR_COEF_V2_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_V2_REGSET_0_7__ELSIZE     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_V2_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_WB_FIR_COEF_V2_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_V2_REGSET_0_7__NELEMS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_V2_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_V2_REGSET_0_7           0x770ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_V2_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_VID3_FIR_COEF_V2_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_V2_REGSET_0_7__ELSIZE   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_V2_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_VID3_FIR_COEF_V2_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_V2_REGSET_0_7__NELEMS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF2_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF2_REGSET_0_7             0x730ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF2_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_VID3_FIR_COEF2_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF2_REGSET_0_7__ELSIZE     0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF2_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_VID3_FIR_COEF2_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF2_REGSET_0_7__NELEMS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_V2_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_V2_REGSET_0_7           0x6F4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_V2_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_VID2_FIR_COEF_V2_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_V2_REGSET_0_7__ELSIZE   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_V2_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_VID2_FIR_COEF_V2_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_V2_REGSET_0_7__NELEMS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF2_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF2_REGSET_0_7             0x6B4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF2_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_VID2_FIR_COEF2_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF2_REGSET_0_7__ELSIZE     0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF2_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_VID2_FIR_COEF2_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF2_REGSET_0_7__NELEMS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_V2_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_V2_REGSET_0_7           0x688ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_V2_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_VID1_FIR_COEF_V2_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_V2_REGSET_0_7__ELSIZE   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_V2_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_VID1_FIR_COEF_V2_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_V2_REGSET_0_7__NELEMS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF2_REGSET_0_7
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF2_REGSET_0_7             0x648ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF2_REGSET_0_7__ELSIZE
 *
 * @BRIEF        DISPC_VID1_FIR_COEF2_REGSET_0_7 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF2_REGSET_0_7__ELSIZE     0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF2_REGSET_0_7__NELEMS
 *
 * @BRIEF        DISPC_VID1_FIR_COEF2_REGSET_0_7 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF2_REGSET_0_7__NELEMS     8

    /* 
     *  List of bundles for component DISPC
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_H__OFFSET
 *
 * @BRIEF        Register DISPC_VID1_FIR_COEF_H offset in bundle DISPC_VID1_FIR_COEF_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_H__OFFSET               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_HV__OFFSET
 *
 * @BRIEF        Register DISPC_VID1_FIR_COEF_HV offset in bundle DISPC_VID1_FIR_COEF_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_HV__OFFSET              0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_H__OFFSET
 *
 * @BRIEF        Register DISPC_VID2_FIR_COEF_H offset in bundle DISPC_VID2_FIR_COEF_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_H__OFFSET               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_HV__OFFSET
 *
 * @BRIEF        Register DISPC_VID2_FIR_COEF_HV offset in bundle DISPC_VID2_FIR_COEF_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_HV__OFFSET              0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_V__OFFSET
 *
 * @BRIEF        Register DISPC_VID1_FIR_COEF_V offset in bundle DISPC_VID1_FIR_COEF_V_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_V__OFFSET               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_V__OFFSET
 *
 * @BRIEF        Register DISPC_VID2_FIR_COEF_V offset in bundle DISPC_VID2_FIR_COEF_V_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_V__OFFSET               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_H__OFFSET
 *
 * @BRIEF        Register DISPC_VID3_FIR_COEF_H offset in bundle DISPC_VID3_FIR_COEF_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_H__OFFSET               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_HV__OFFSET
 *
 * @BRIEF        Register DISPC_VID3_FIR_COEF_HV offset in bundle DISPC_VID3_FIR_COEF_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_HV__OFFSET              0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_V__OFFSET
 *
 * @BRIEF        Register DISPC_VID3_FIR_COEF_V offset in bundle DISPC_VID3_FIR_COEF_V_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_V__OFFSET               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_H__OFFSET
 *
 * @BRIEF        Register DISPC_WB_FIR_COEF_H offset in bundle DISPC_WB_FIR_COEF_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_H__OFFSET                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_HV__OFFSET
 *
 * @BRIEF        Register DISPC_WB_FIR_COEF_HV offset in bundle DISPC_WB_FIR_COEF_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_HV__OFFSET                0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_V__OFFSET
 *
 * @BRIEF        Register DISPC_WB_FIR_COEF_V offset in bundle DISPC_WB_FIR_COEF_V_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_V__OFFSET                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_H2__OFFSET
 *
 * @BRIEF        Register DISPC_WB_FIR_COEF_H2 offset in bundle DISPC_WB_FIR_COEF2_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_H2__OFFSET                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_HV2__OFFSET
 *
 * @BRIEF        Register DISPC_WB_FIR_COEF_HV2 offset in bundle DISPC_WB_FIR_COEF2_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_HV2__OFFSET               0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_V2__OFFSET
 *
 * @BRIEF        Register DISPC_WB_FIR_COEF_V2 offset in bundle DISPC_WB_FIR_COEF_V2_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_V2__OFFSET                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_V2__OFFSET
 *
 * @BRIEF        Register DISPC_VID3_FIR_COEF_V2 offset in bundle DISPC_VID3_FIR_COEF_V2_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_V2__OFFSET              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_H2__OFFSET
 *
 * @BRIEF        Register DISPC_VID3_FIR_COEF_H2 offset in bundle DISPC_VID3_FIR_COEF2_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_H2__OFFSET              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_HV2__OFFSET
 *
 * @BRIEF        Register DISPC_VID3_FIR_COEF_HV2 offset in bundle DISPC_VID3_FIR_COEF2_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_HV2__OFFSET             0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_V2__OFFSET
 *
 * @BRIEF        Register DISPC_VID2_FIR_COEF_V2 offset in bundle DISPC_VID2_FIR_COEF_V2_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_V2__OFFSET              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_H2__OFFSET
 *
 * @BRIEF        Register DISPC_VID2_FIR_COEF_H2 offset in bundle DISPC_VID2_FIR_COEF2_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_H2__OFFSET              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_HV2__OFFSET
 *
 * @BRIEF        Register DISPC_VID2_FIR_COEF_HV2 offset in bundle DISPC_VID2_FIR_COEF2_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_HV2__OFFSET             0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_V2__OFFSET
 *
 * @BRIEF        Register DISPC_VID1_FIR_COEF_V2 offset in bundle DISPC_VID1_FIR_COEF_V2_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_V2__OFFSET              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_H2__OFFSET
 *
 * @BRIEF        Register DISPC_VID1_FIR_COEF_H2 offset in bundle DISPC_VID1_FIR_COEF2_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_H2__OFFSET              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_HV2__OFFSET
 *
 * @BRIEF        Register DISPC_VID1_FIR_COEF_HV2 offset in bundle DISPC_VID1_FIR_COEF2_REGSET_0_7 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_HV2__OFFSET             0x4ul

    /* 
     * List of registers for component DISPC
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_REVISION
 *
 * @BRIEF        This register contains the IP revision code  
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_REVISION                              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG
 *
 * @BRIEF        This register allows to control various parameters of the 
 *               OCP interface.  
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG                             0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSSTATUS
 *
 * @BRIEF        This register provides status information about the module, 
 *               excluding the interrupt status information.  
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSSTATUS                             0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS
 *
 * @BRIEF        This register regroups all the status of the module internal 
 *               events that generate an interrupt. Write 1 to a given bit 
 *               resets this bit  
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS                             0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE
 *
 * @BRIEF        This register allows to mask/unmask the module internal 
 *               sources of interrupt, on an event-by-event basis  
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE                             0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1
 *
 * @BRIEF        The control register configures the Display Controller 
 *               module for the primary LCD and TV outputs. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1                              0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1
 *
 * @BRIEF        The control register configures the Display Controller 
 *               module for the primary LCD output and TV output.            
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or EVSYNC or when DISPC_CONTROL2.GOWB is set to 1 by SW and 
 *               current WB frame is finished (no more data in the write-back 
 *               pipeline). The synchronization event is defined based on the 
 *               output using the pipeline: primary LCD, secondary LCD, TV 
 *               output or write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1                               0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CAPABLE
 *
 * @BRIEF        Deprecated register. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CAPABLE                               0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DEFAULT_COLOR0
 *
 * @BRIEF        The control register allows to configure the default solid 
 *               background color for the primary LCD. 
 *               Shadow register, updated on VFP start period of the primary 
 *               LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DEFAULT_COLOR0                        0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DEFAULT_COLOR1
 *
 * @BRIEF        The control register allows to configure the default solid 
 *               background color for the TV output. 
 *               Shadow register, updated on EVSYNC 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DEFAULT_COLOR1                        0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TRANS_COLOR0
 *
 * @BRIEF        The register sets the transparency color value for the 
 *               video/graphics overlays for the pirmary LCD output. 
 *               Shadow register, updated on VFP start period of the primary 
 *               LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TRANS_COLOR0                          0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TRANS_COLOR1
 *
 * @BRIEF        The register sets the transparency color value for the 
 *               video/graphics overlays for the TV output. 
 *               Shadow register, updated on EVSYNC 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TRANS_COLOR1                          0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_LINE_STATUS
 *
 * @BRIEF        The control register indicates the current primary LCD panel 
 *               display line number. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_LINE_STATUS                           0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_LINE_NUMBER
 *
 * @BRIEF        The control register indicates the primary LCD panel display 
 *               line number for the interrupt and the DMA request. 
 *               Shadow register, updated on VFP start period of primary LCD. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_LINE_NUMBER                           0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_H1
 *
 * @BRIEF        The register configures the timing logic for the HSYNC 
 *               signal. It is used for the primary LCD output. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_H1                             0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_V1
 *
 * @BRIEF        The register configures the timing logic for the VSYNC 
 *               signal.  It is used for the primary LCD output.              
 *                                        
 *               Shadow register, updated on VFP start period of primary LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_V1                             0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1
 *
 * @BRIEF        The register configures the signal configuration.  It is 
 *               used for the primary LCD output.                             
 *                                                     
 *               Shadow register, updated on VFP start period of primary LCD. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1                             0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DIVISOR1
 *
 * @BRIEF        The register configures the divisors.  It is used for the 
 *               primary LCD output 
 *               Shadow register, updated on VFP start period of primary LCD. 
 *               This register corresponds to OMAP3430 DISPC_DIVISOR 
 *               (renamed) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DIVISOR1                              0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_ALPHA
 *
 * @BRIEF        The register defines the global alpha value for the graphics 
 *               and three video pipelines. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory  for each bit-field depending on 
 *               the association of the each pipeline with the primary LCD, 
 *               secondary LCD or TV output. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_ALPHA                          0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_TV
 *
 * @BRIEF        The register configures the size of the TV output field 
 *               (interlace), frame (progressive) (horizontal and vertical). 
 *               Shadow register, updated on EVSYNC. 
 *               A delta value is used to indicate if the odd field has same 
 *               vertical size as the even field or +/- one line. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_TV                               0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_LCD1
 *
 * @BRIEF        The register configures the panel size (horizontal and 
 *               vertical).                                                   
 *                      
 *               Shadow register, updated on VFP start period of primary LCD. 
 *               A delta value is used to indicate if the odd field has same 
 *               vertical size as the even field or +/- one line. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_LCD1                             0x7Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_POSITION
 *
 * @BRIEF        The register configures the position of the graphics window. 
 *                                   
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_POSITION                          0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_SIZE
 *
 * @BRIEF        The register configures the size of the graphics window.     
 *                                           
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_SIZE                              0x8Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES
 *
 * @BRIEF        The register configures the graphics attributes. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory  
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES                        0xA0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_BUF_THRESHOLD
 *
 * @BRIEF        The register configures the graphics buffer. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_BUF_THRESHOLD                     0xA4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_BUF_SIZE_STATUS
 *
 * @BRIEF        The register defines the Graphics buffer size 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_BUF_SIZE_STATUS                   0xA8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ROW_INC
 *
 * @BRIEF        The register configures the number of bytes to increment at 
 *               the end of the row.              
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ROW_INC                           0xACul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_PIXEL_INC
 *
 * @BRIEF        The register configures the number of bytes to increment 
 *               between two pixels.  
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_PIXEL_INC                         0xB0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_TABLE_BA
 *
 * @BRIEF        The register configures the base address of the palette 
 *               buffer or the gamma table buffer.  
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_TABLE_BA                          0xB8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_POSITION
 *
 * @BRIEF        The register configures the position of the video window #1. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_POSITION                         0xC4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_SIZE
 *
 * @BRIEF        The register configures the size of the video window #1. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_SIZE                             0xC8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES
 *
 * @BRIEF        The register configures the attributes of the video window 
 *               #1. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES                       0xCCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_BUF_THRESHOLD
 *
 * @BRIEF        The register configures the video buffer associated with the 
 *               video pipeline #1. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_BUF_THRESHOLD                    0xD0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_BUF_SIZE_STATUS
 *
 * @BRIEF        The register defines the Video buffer size for the video 
 *               pipeline #1. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_BUF_SIZE_STATUS                  0xD4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ROW_INC
 *
 * @BRIEF        The register configures the number of bytes to increment at 
 *               the end of the row for the buffer associated with the video 
 *               window #1. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ROW_INC                          0xD8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_PIXEL_INC
 *
 * @BRIEF        The register configures the number of bytes to increment 
 *               between two pixels for the buffer associated with the video 
 *               window #2. The register is used only when the TILER is not 
 *               present in the system in order to perform low performance 
 *               rotation. When the TILER IP is present it is highly 
 *               recommanded to use it for performing the rotation. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_PIXEL_INC                        0xDCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR
 *
 * @BRIEF        The register configures the resize factors for horizontal 
 *               and vertical up/down-sampling of the video window #1. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR                              0xE0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_PICTURE_SIZE
 *
 * @BRIEF        The register configures the size of the video picture 
 *               associated with the video layer #1 before up/down-scaling. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_PICTURE_SIZE                     0xE4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_H
 *
 * @BRIEF        The bank of registers configure the up/down-scaling 
 *               coefficients for the horizontal resize of the video picture 
 *               associated with the video window #1 for the phases from 0 to 
 *               7. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_H                       0xF0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_HV
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical and horizontal resize of the 
 *               video picture associated with the video window #1 for the 
 *               phases from 0 to 7. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_HV                      0xF4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_CONV_COEF0
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the video pipeline #1. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_CONV_COEF0                       0x130ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_CONV_COEF1
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the video pipeline #1. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_CONV_COEF1                       0x134ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_CONV_COEF2
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the video pipeline #1. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_CONV_COEF2                       0x138ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_CONV_COEF3
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the video pipeline #1. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_CONV_COEF3                       0x13Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_CONV_COEF4
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the video pipeline #1. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_CONV_COEF4                       0x140ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_POSITION
 *
 * @BRIEF        The register configures the position of the video window #2. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_POSITION                         0x154ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_SIZE
 *
 * @BRIEF        The register configures the size of the video window #2. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_SIZE                             0x158ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES
 *
 * @BRIEF        The register configures the attributes of the video window 
 *               #2.  
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES                       0x15Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_BUF_THRESHOLD
 *
 * @BRIEF        The register configures the DMA buffer associated with the 
 *               video pipeline #2. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_BUF_THRESHOLD                    0x160ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_BUF_SIZE_STATUS
 *
 * @BRIEF        The register defines the DMA buffer size for the video 
 *               pipeline #2. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_BUF_SIZE_STATUS                  0x164ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ROW_INC
 *
 * @BRIEF        The register configures the number of bytes to increment at 
 *               the end of the row for the buffer associated with the video 
 *               window #2. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ROW_INC                          0x168ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_PIXEL_INC
 *
 * @BRIEF        The register configures the number of bytes to increment 
 *               between two pixels for the buffer associated with the video 
 *               window #2. The register is used only when the TILER is not 
 *               present in the system in order to perform low performance 
 *               rotation. When the TILER IP is present it is highly 
 *               recommanded to use it for performing the rotation. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_PIXEL_INC                        0x16Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR
 *
 * @BRIEF        The register configures the resize factors for horizontal 
 *               and vertical up/down-sampling of the video window #2. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR                              0x170ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_PICTURE_SIZE
 *
 * @BRIEF        The register configures the size of the video picture 
 *               associated with the video layer #2 before up/down-scaling. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_PICTURE_SIZE                     0x174ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_H
 *
 * @BRIEF        The bank of registers configure the up/down-scaling 
 *               coefficients for the horizontal resize of the video picture 
 *               associated with the video window #2 for the phases from 0 to 
 *               7. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_H                       0x180ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_HV
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical and horizontal resize of the 
 *               video picture associated with the video window #2 for the 
 *               phases from 0 to 7. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_HV                      0x184ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_CONV_COEF0
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the video pipeline #2.  
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_CONV_COEF0                       0x1C0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_CONV_COEF1
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the video pipeline #2. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_CONV_COEF1                       0x1C4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_CONV_COEF2
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the video pipeline #2.  
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_CONV_COEF2                       0x1C8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_CONV_COEF3
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the video pipeline #2.   
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_CONV_COEF3                       0x1CCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_CONV_COEF4
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the video pipeline #2.   
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_CONV_COEF4                       0x1D0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA1_CYCLE1
 *
 * @BRIEF        The control register configures the output data format for 
 *               1st cycle. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA1_CYCLE1                          0x1D4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA1_CYCLE2
 *
 * @BRIEF        The control register configures the output data format for 
 *               2nd cycle. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA1_CYCLE2                          0x1D8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA1_CYCLE3
 *
 * @BRIEF        The control register configures the output data format for 
 *               3rd cycle. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA1_CYCLE3                          0x1DCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_V
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical  resize of the video picture 
 *               associated with the video window #1 for the phases from 0 to 
 *               7. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_V                       0x1E0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_V
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical  resize of the video picture 
 *               associated with the video window #2 for the phases from 0 to 
 *               7. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_V                       0x200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR1_COEF_R
 *
 * @BRIEF        The register configures the color phase rotation matrix 
 *               coefficients for the Red component. It is used for the 
 *               primary LCD output. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR1_COEF_R                           0x220ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR1_COEF_G
 *
 * @BRIEF        The register configures the color phase rotation matrix 
 *               coefficients for the Green component. It is used for the 
 *               primary LCD output. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR1_COEF_G                           0x224ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR1_COEF_B
 *
 * @BRIEF        The register configures the color phase rotation matrix 
 *               coefficients for the Blue component. It is used for the 
 *               primary LCD output. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR1_COEF_B                           0x228ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_PRELOAD
 *
 * @BRIEF        The register configures the graphics DMA buffer 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_PRELOAD                           0x22Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_PRELOAD
 *
 * @BRIEF        The register configures the DMA buffer of the video #1 
 *               pipeline.               
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_PRELOAD                          0x230ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_PRELOAD
 *
 * @BRIEF        The register configures the DMA buffer of the video #2 
 *               pipeline.                                             
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_PRELOAD                          0x234ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2
 *
 * @BRIEF        The control register configures the Display Controller 
 *               module for the secondary LCD output. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2                              0x238ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_H
 *
 * @BRIEF        The bank of registers configure the up/down-scaling 
 *               coefficients for the horizontal resize of the video picture 
 *               associated with the video window #3 for the phases from 0 to 
 *               7. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_H                       0x310ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_HV
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical and horizontal resize of the 
 *               video picture associated with the video window #3 for the 
 *               phases from 0 to 7. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_HV                      0x314ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_V
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical  resize of the video picture 
 *               associated with the video window #3 for the phases from 0 to 
 *               7. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_V                       0x350ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES
 *
 * @BRIEF        The register configures the attributes of the video window 
 *               #3.  
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES                       0x370ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_CONV_COEF0
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the video pipeline #3.  
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_CONV_COEF0                       0x374ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_CONV_COEF1
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the video pipeline #3. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_CONV_COEF1                       0x378ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_CONV_COEF2
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the video pipeline #3.  
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_CONV_COEF2                       0x37Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_CONV_COEF3
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the video pipeline #3.   
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_CONV_COEF3                       0x380ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_CONV_COEF4
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the video pipeline #3. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_CONV_COEF4                       0x384ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_BUF_SIZE_STATUS
 *
 * @BRIEF        The register defines the DMA buffer size for the video 
 *               pipeline #3. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_BUF_SIZE_STATUS                  0x388ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_BUF_THRESHOLD
 *
 * @BRIEF        The register configures the DMA buffer associated with the 
 *               video pipeline #3. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_BUF_THRESHOLD                    0x38Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR
 *
 * @BRIEF        The register configures the resize factors for horizontal 
 *               and vertical up/down-sampling of the video window #3. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR                              0x390ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_PICTURE_SIZE
 *
 * @BRIEF        The register configures the size of the video picture 
 *               associated with the video layer #3 before up/down-scaling. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_PICTURE_SIZE                     0x394ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_PIXEL_INC
 *
 * @BRIEF        The register configures the number of bytes to increment 
 *               between two pixels for the buffer associated with the video 
 *               window #3. The register is used only when the TILER is not 
 *               present in the system in order to perform low performance 
 *               rotation. When the TILER IP is present it is highly 
 *               recommanded to use it for performing the rotation. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_PIXEL_INC                        0x398ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_POSITION
 *
 * @BRIEF        The register configures the position of the video window #3. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_POSITION                         0x39Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_PRELOAD
 *
 * @BRIEF        The register configures the DMA buffer of the video #3 
 *               pipeline.                                             
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_PRELOAD                          0x3A0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ROW_INC
 *
 * @BRIEF        The register configures the number of bytes to increment at 
 *               the end of the row for the buffer associated with the video 
 *               window #3. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ROW_INC                          0x3A4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_SIZE
 *
 * @BRIEF        The register configures the size of the video window #3. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_SIZE                             0x3A8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DEFAULT_COLOR2
 *
 * @BRIEF        The control register allows to configure the default solid 
 *               background color for the secondary LCD  
 *               Shadow register, updated on VFP start period of secondary 
 *               LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DEFAULT_COLOR2                        0x3ACul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TRANS_COLOR2
 *
 * @BRIEF        The register sets the transparency color value for the 
 *               video/graphics overlays for the secondary LCD output. 
 *               Shadow register, updated on VFP start period of the 
 *               secondary LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TRANS_COLOR2                          0x3B0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR2_COEF_B
 *
 * @BRIEF        The register configures the color phase rotation matrix 
 *               coefficients for the Blue component.  It is used for the 
 *               secondary LCD output. 
 *               Shadow register, updated on VFP start period of secondary 
 *               LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR2_COEF_B                           0x3B4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR2_COEF_G
 *
 * @BRIEF        The register configures the color phase rotation matrix 
 *               coefficients for the Green component. It is used for the 
 *               secondary LCD output. 
 *               Shadow register, updated on VFP start period of secondary 
 *               LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR2_COEF_G                           0x3B8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR2_COEF_R
 *
 * @BRIEF        The register configures the color phase rotation matrix 
 *               coefficients for the Red component. 
 *               Shadow register, updated on VFP start period of secondary 
 *               LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR2_COEF_R                           0x3BCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA2_CYCLE1
 *
 * @BRIEF        The control register configures the output data format for 
 *               1st cycle. 
 *               Shadow register, updated on VFP start period of secondary 
 *               LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA2_CYCLE1                          0x3C0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA2_CYCLE2
 *
 * @BRIEF        The control register configures the output data format for 
 *               2nd cycle. 
 *               Shadow register, updated on VFP start period of secondary 
 *               LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA2_CYCLE2                          0x3C4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA2_CYCLE3
 *
 * @BRIEF        The control register configures the output data format for 
 *               3rd cycle. 
 *               Shadow register, updated on VFP start period of secondary 
 *               LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA2_CYCLE3                          0x3C8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_LCD2
 *
 * @BRIEF        The register configures the panel size (horizontal and 
 *               vertical).   It is used for the secondary LCD output.        
 *                                                               
 *               Shadow register, updated on VFP start period of secondary 
 *               LCD.  
 *               A delta value is used to indicate if the odd field has same 
 *               vertical size as the even field or +/- one line. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_LCD2                             0x3CCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_H2
 *
 * @BRIEF        The register configures the timing logic for the HSYNC 
 *               signal.  It is used for the secondary LCD output. 
 *               Shadow register, updated on VFP start period of secondary 
 *               LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_H2                             0x400ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_V2
 *
 * @BRIEF        The register configures the timing logic for the VSYNC 
 *               signal.  It is used for the secondary LCD output.            
 *                                          
 *               Shadow register, updated on VFP start period of secondary 
 *               LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_V2                             0x404ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2
 *
 * @BRIEF        The register configures the signal configuration.  It is 
 *               used for the secondary LCD output.                           
 *                                                        
 *               Shadow register, updated on VFP start period of secondary 
 *               LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2                             0x408ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DIVISOR2
 *
 * @BRIEF        The register configures the divisors.  It is used for the 
 *               secondary LCD output. 
 *               Shadow register, updated on VFP start period of secondary 
 *               LCD 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DIVISOR2                              0x40Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_H
 *
 * @BRIEF        The bank of registers configure the up/down-scaling 
 *               coefficients for the horizontal resize of the video picture 
 *               associated with the write back pipeline for the phases from 
 *               0 to 7. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_H                         0x510ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_HV
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical and horizontal resize of the 
 *               video picture associated with the write back pipeline for 
 *               the phases from 0 to 7. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_HV                        0x514ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_V
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical  resize of the video picture 
 *               associated with the write back pipeline for the phases from 
 *               0 to 7. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_V                         0x550ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES
 *
 * @BRIEF        The register configures the attributes of the viwrite back 
 *               pipeline.  
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES                         0x570ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_CONV_COEF0
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the write back pipeline (YUV444 to RGB24) 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_CONV_COEF0                         0x574ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_CONV_COEF1
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the write back pipeline. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_CONV_COEF1                         0x578ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_CONV_COEF2
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the write back pipeline.  
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_CONV_COEF2                         0x57Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_CONV_COEF3
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the write back pipeline.   
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_CONV_COEF3                         0x580ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_CONV_COEF4
 *
 * @BRIEF        The register configures the color space conversion matrix 
 *               coefficients for the write back pipeline. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_CONV_COEF4                         0x584ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_BUF_SIZE_STATUS
 *
 * @BRIEF        The register defines the DMA buufer size for the write back 
 *               pipeline. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_BUF_SIZE_STATUS                    0x588ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_BUF_THRESHOLD
 *
 * @BRIEF        The register configures the DMA buffer associated with the 
 *               write-back pipeline. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_BUF_THRESHOLD                      0x58Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR
 *
 * @BRIEF        The register configures the resize factors for horizontal 
 *               and vertical up/down-sampling of the write back pipeline. 
 *               It is used for ARGB and Y setting. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR                                0x590ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_PICTURE_SIZE
 *
 * @BRIEF        The register configures the size of the write-back picture 
 *               associated with the write back pipeline after 
 *               up/down-scaling. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_PICTURE_SIZE                       0x594ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_PIXEL_INC
 *
 * @BRIEF        The register configures the number of bytes to increment 
 *               between two pixels for the buffer associated with the write 
 *               back pipeline. The register is used only when the TILER is 
 *               not present in the system in order to perform low 
 *               performance rotation. When the TILER IP is present it is 
 *               highly recommanded to use it for performing the rotation. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_PIXEL_INC                          0x598ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ROW_INC
 *
 * @BRIEF        The register configures the number of bytes to increment at 
 *               the end of the row for the buffer associated with the vwrite 
 *               back pipeline. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ROW_INC                            0x5A4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_SIZE
 *
 * @BRIEF        The register configures the size of the output of overlay 
 *               connected to the write-back pipeline when the overlay output 
 *               is only used by the write-back pipeline. 
 *               When the overlay is output on the  primary LCD or secondary 
 *               LCD or TV outputs, the size of the frame is defined in the 
 *               DISPC_SIZE_LCD1, DISPC_SIZE_LCD2, and DISPC_SIZE_TV 
 *               respectively. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_SIZE                               0x5A8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2
 *
 * @BRIEF        The control register configures the Display Controller 
 *               module for the secondary LCD output.            
 *               Shadow register, updated on VFP start period of secondary 
 *               LCD or EVSYNC 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2                               0x620ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES2
 *
 * @BRIEF        The register configures the attributes of the video window 
 *               #1. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES2                      0x624ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES2
 *
 * @BRIEF        The register configures the attributes of the video window 
 *               #2. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES2                      0x628ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES2
 *
 * @BRIEF        The register configures the attributes of the video window 
 *               #3. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES2                      0x62Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GAMMA_TABLE0
 *
 * @BRIEF        The register configures the look up table used as color look 
 *               up table for BITMAP formats  (1-, 2-, 4, and 8-bpp) on the 
 *               graphics pipeline or as gamma table on the primary LCD 
 *               output. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GAMMA_TABLE0                          0x630ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GAMMA_TABLE1
 *
 * @BRIEF        The register configures the gamma table on the secondary LCD 
 *               output. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GAMMA_TABLE1                          0x634ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GAMMA_TABLE2
 *
 * @BRIEF        The register configures the gamma table on the TV output. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GAMMA_TABLE2                          0x638ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR2
 *
 * @BRIEF        The register configures the resize factors for horizontal 
 *               and vertical up/down-sampling of the video window #1. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR2                             0x63Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_H2
 *
 * @BRIEF        The bank of registers configure the up/down-scaling 
 *               coefficients for the horizontal resize of the video picture 
 *               associated with the video window #1 for the phases from 0 to 
 *               7. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_H2                      0x648ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_HV2
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical and horizontal resize of the 
 *               video picture associated with the video window #1 for the 
 *               phases from 0 to 7. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_HV2                     0x64Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_V2
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical  resize of the video picture 
 *               associated with the video window #1 for the phases from 0 to 
 *               7. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_V2                      0x688ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR2
 *
 * @BRIEF        The register configures the resize factors for horizontal 
 *               and vertical up/down-sampling of the video window #2. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR2                             0x6A8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_H2
 *
 * @BRIEF        The bank of registers configure the up/down-scaling 
 *               coefficients for the horizontal resize of the video picture 
 *               associated with the video window #2 for the phases from 0 to 
 *               7. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_H2                      0x6B4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_HV2
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical and horizontal resize of the 
 *               video picture associated with the video window #2 for the 
 *               phases from 0 to 7. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_HV2                     0x6B8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_V2
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical  resize of the video picture 
 *               associated with the video window #2 for the phases from 0 to 
 *               7. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_V2                      0x6F4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR2
 *
 * @BRIEF        The register configures the resize factors for horizontal 
 *               and vertical up/down-sampling of the video window #3.. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR2                             0x724ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_H2
 *
 * @BRIEF        The bank of registers configure the up/down-scaling 
 *               coefficients for the horizontal resize of the video picture 
 *               associated with the video window #3 for the phases from 0 to 
 *               7. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_H2                      0x730ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_HV2
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical and horizontal resize of the 
 *               video picture associated with the video window #3 for the 
 *               phases from 0 to 7. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_HV2                     0x734ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_V2
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical  resize of the video picture 
 *               associated with the video window #3 for the phases from 0 to 
 *               7. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of the secondary LCD or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_V2                      0x770ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR2
 *
 * @BRIEF        The register configures the resize factors for horizontal 
 *               and vertical up/down-sampling of the write-back pipeline. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR2                               0x790ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_H2
 *
 * @BRIEF        The bank of registers configure the up/down-scaling 
 *               coefficients for the horizontal resize of the video picture 
 *               associated with the write back pipeline for the phases from 
 *               0 to 7. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_H2                        0x7A0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_HV2
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical and horizontal resize of the 
 *               video picture associated with the write back pipeline for 
 *               the phases from 0 to 7. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_HV2                       0x7A4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_V2
 *
 * @BRIEF        The bank of registers configure the down/up/down-scaling 
 *               coefficients for the vertical  resize of the video picture 
 *               associated with the write back pipeline for the phases from 
 *               0 to 7. 
 *               It is used for Crb and Cr setting. It is used only when the 
 *               pixel format at the input of the filter is one of the YUV 
 *               formats. If the pixel format at the input of the filter is 
 *               ARGB (all ARGB, RGB, RGBA are converted to ARGB32-8888 by 
 *               the color space conversion before going to the filter is the 
 *               color space conversion is done before the filter). 
 *               When the register is not used by the HW, any value can be 
 *               used for the bit-fields. 
 *               Shadow register, updated when DISPC_CONTROL2.GOWB is set to 
 *               1 by SW and current WB frame is finished (no more data in 
 *               the write-back pipeline) when the WB pipeline is directly 
 *               connected to one of the pipelines (graphics or video), 
 *               otherwise updated on VFP start period of primary LCD or VFP 
 *               start period of secondary LCD or EVSYNC depending on which 
 *               overlay output is selected as an input to the WB pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_V2                        0x7E0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER
 *
 * @BRIEF        The register configures the DMA buffers allocations to the 
 *               pipeline (graphics, video1, video2, video3 and write-back) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER                         0x800ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DIVISOR
 *
 * @BRIEF        The register configures the divisor value for generating the 
 *               core functional clock. There is a backward compatibility 
 *               mode enabled by default in order to use DISPC_DIVISOR1.LCD 
 *               value instead of DISPC_DIVISOR.LCD bit-field for generating 
 *               the core functional clock. 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DIVISOR                               0x804ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES2
 *
 * @BRIEF        The register set the counter to control the delay to flush 
 *               the WB pipe after the end of the frame in capture mode.  
 *               Shadow register, updated on VFP start period of primary LCD 
 *               or VFP start period of secondary LCD or EVSYNC depending on 
 *               which overlay output is selected as an input to the WB 
 *               pipeline 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES2                        0x810ul

    /* 
     * List of register bitfields for component DISPC
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_REVISION__REV   
 *
 * @BRIEF        IP revision 
 *               [7:4] 
 *               Major revision 
 *               [3:0] 
 *               Minor revision - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_REVISION__REV                    BITFIELD(7, 0)
#define DISPC__DISPC_REVISION__REV__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__MIDLEMODE   
 *
 * @BRIEF        Master interface power management, standby/wait control - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__MIDLEMODE             BITFIELD(13, 12)
#define DISPC__DISPC_SYSCONFIG__MIDLEMODE__POS        12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__CLOCKACTIVITY   
 *
 * @BRIEF        Clocks activity during wake up mode period - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__CLOCKACTIVITY         BITFIELD(9, 8)
#define DISPC__DISPC_SYSCONFIG__CLOCKACTIVITY__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__WARMRESET   
 *
 * @BRIEF        Warm reset. Set this bit to 1 triggers a module warm  reset. 
 *               The bit is automatically reset by the hardware. During 
 *               reads, it always returns 0. The warm reset keep the 
 *               configuration registers unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__WARMRESET             BITFIELD(5, 5)
#define DISPC__DISPC_SYSCONFIG__WARMRESET__POS        5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__SIDLEMODE   
 *
 * @BRIEF        Slave interface power management, Idle req/ack control - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__SIDLEMODE             BITFIELD(4, 3)
#define DISPC__DISPC_SYSCONFIG__SIDLEMODE__POS        3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__ENWAKEUP   
 *
 * @BRIEF        WakeUp feature control - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__ENWAKEUP              BITFIELD(2, 2)
#define DISPC__DISPC_SYSCONFIG__ENWAKEUP__POS         2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset. Set this bit to 1 to trigger a module reset. 
 *               The bit is automatically reset by the hardware. During 
 *               reads, it always returns 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__SOFTRESET             BITFIELD(1, 1)
#define DISPC__DISPC_SYSCONFIG__SOFTRESET__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__AUTOIDLE   
 *
 * @BRIEF        Internal OCP clock gating strategy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__AUTOIDLE              BITFIELD(0, 0)
#define DISPC__DISPC_SYSCONFIG__AUTOIDLE__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSSTATUS__RESETDONE   
 *
 * @BRIEF        Internal reset monitoring - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSSTATUS__RESETDONE             BITFIELD(0, 0)
#define DISPC__DISPC_SYSSTATUS__RESETDONE__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__WBUNCOMPLETEERROR_IRQ   
 *
 * @BRIEF        Write back DMA buffer is flushed before been completely 
 *               drained. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__WBUNCOMPLETEERROR_IRQ BITFIELD(26, 26)
#define DISPC__DISPC_IRQSTATUS__WBUNCOMPLETEERROR_IRQ__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__WBBUFFEROVERFLOW_IRQ   
 *
 * @BRIEF        Write-back DMA Buffer Overrflow. The DMA buffer is full. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__WBBUFFEROVERFLOW_IRQ  BITFIELD(25, 25)
#define DISPC__DISPC_IRQSTATUS__WBBUFFEROVERFLOW_IRQ__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__FRAMEDONETV_IRQ   
 *
 * @BRIEF        Frame Done for the TV. The TV output has been disabled by 
 *               user. All the data have been sent. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__FRAMEDONETV_IRQ       BITFIELD(24, 24)
#define DISPC__DISPC_IRQSTATUS__FRAMEDONETV_IRQ__POS  24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__FRAMEDONEWB_IRQ   
 *
 * @BRIEF        Frame Done for the write-back channel. The write-back 
 *               channel has output the frame. All the data of the frame have 
 *               been sent to the memory.There is no pending data inside the 
 *               DMA engine for the write-back channel to be transfered to 
 *               memory. 
 *               It is available only when the write-back pipeline transfers 
 *               back to memory the output of one of the pipelines. In case 
 *               of overlay capture, the interrupt is not generated and the 
 *               user shall use the FrameDone for the corresponding captured 
 *               output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__FRAMEDONEWB_IRQ       BITFIELD(23, 23)
#define DISPC__DISPC_IRQSTATUS__FRAMEDONEWB_IRQ__POS  23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__FRAMEDONE2_IRQ   
 *
 * @BRIEF        Frame Done for the secondary LCD. The secondary LCD output 
 *               has been disabled by user. All the data have been sent. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__FRAMEDONE2_IRQ        BITFIELD(22, 22)
#define DISPC__DISPC_IRQSTATUS__FRAMEDONE2_IRQ__POS   22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__ACBIASCOUNTSTATUS2_IRQ   
 *
 * @BRIEF        AC Bias Count Status for the secondary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__ACBIASCOUNTSTATUS2_IRQ BITFIELD(21, 21)
#define DISPC__DISPC_IRQSTATUS__ACBIASCOUNTSTATUS2_IRQ__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID3BUFFERUNDERFLOW_IRQ   
 *
 * @BRIEF        Video#3 DMA Buffer Underflow. The DMA buffer is not 
 *               necessarly empty but required data are not present in the 
 *               DMA buffer (due to out of order responses) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID3BUFFERUNDERFLOW_IRQ BITFIELD(20, 20)
#define DISPC__DISPC_IRQSTATUS__VID3BUFFERUNDERFLOW_IRQ__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID3ENDWINDOW_IRQ   
 *
 * @BRIEF        The end of the video#3 Window has been reached. It is 
 *               detected by the overlay manager when the full video#3 has 
 *               been displayed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID3ENDWINDOW_IRQ     BITFIELD(19, 19)
#define DISPC__DISPC_IRQSTATUS__VID3ENDWINDOW_IRQ__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VSYNC2_IRQ   
 *
 * @BRIEF        Vertical Synchronization for the secondary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VSYNC2_IRQ            BITFIELD(18, 18)
#define DISPC__DISPC_IRQSTATUS__VSYNC2_IRQ__POS       18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__SYNCLOST2_IRQ   
 *
 * @BRIEF        Synchronization Lost on the secondary LCD output. The 
 *               required data are not output at the correct time due to too 
 *               short blanking periods or stall of at least one pipelines 
 *               associated with the secondary LCD output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__SYNCLOST2_IRQ         BITFIELD(17, 17)
#define DISPC__DISPC_IRQSTATUS__SYNCLOST2_IRQ__POS    17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__WAKEUP_IRQ   
 *
 * @BRIEF        Wake-up - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__WAKEUP_IRQ            BITFIELD(16, 16)
#define DISPC__DISPC_IRQSTATUS__WAKEUP_IRQ__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__SYNCLOSTTV_IRQ   
 *
 * @BRIEF        Synchronization Lost on the TV output. The required data are 
 *               not output at the correct time due to too short blanking 
 *               periods or stall of at least one pipelines associated with 
 *               the TV output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__SYNCLOSTTV_IRQ        BITFIELD(15, 15)
#define DISPC__DISPC_IRQSTATUS__SYNCLOSTTV_IRQ__POS   15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__SYNCLOST1_IRQ   
 *
 * @BRIEF        Synchronization Lost on the primary LCD output. The required 
 *               data are not output at the correct time due to too short 
 *               blanking periods or stall of at least one pipelines 
 *               associated with the primary LCD output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__SYNCLOST1_IRQ         BITFIELD(14, 14)
#define DISPC__DISPC_IRQSTATUS__SYNCLOST1_IRQ__POS    14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID2ENDWINDOW_IRQ   
 *
 * @BRIEF        The end of the video#2 Window has been reached. It is 
 *               detected by the overlay manager when the full video#2 has 
 *               been displayed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID2ENDWINDOW_IRQ     BITFIELD(13, 13)
#define DISPC__DISPC_IRQSTATUS__VID2ENDWINDOW_IRQ__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID2BUFFERUNDERFLOW_IRQ   
 *
 * @BRIEF        Video#2 DMA Buffer Underflow. The DMA buffer is not 
 *               necessarly empty but required data are not present in the 
 *               DMA buffer (due to out of order responses) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID2BUFFERUNDERFLOW_IRQ BITFIELD(12, 12)
#define DISPC__DISPC_IRQSTATUS__VID2BUFFERUNDERFLOW_IRQ__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID1ENDWINDOW_IRQ   
 *
 * @BRIEF        The end of the video#1 Window has been reached. It is 
 *               detected by the overlay manager when the full video#1 has 
 *               been displayed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID1ENDWINDOW_IRQ     BITFIELD(11, 11)
#define DISPC__DISPC_IRQSTATUS__VID1ENDWINDOW_IRQ__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID1BUFFERUNDERFLOW_IRQ   
 *
 * @BRIEF        Video#1 DMA Buffer Underflow. The DMA buffer is not 
 *               necessarly empty but required data are not present in the 
 *               DMA buffer (due to out of order responses) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID1BUFFERUNDERFLOW_IRQ BITFIELD(10, 10)
#define DISPC__DISPC_IRQSTATUS__VID1BUFFERUNDERFLOW_IRQ__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__OCPERROR_IRQ   
 *
 * @BRIEF        OCP Error. L3 Inteconnect has sent SResp=ERR. It can be due 
 *               to security violation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__OCPERROR_IRQ          BITFIELD(9, 9)
#define DISPC__DISPC_IRQSTATUS__OCPERROR_IRQ__POS     9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__PALETTEGAMMALOADING_IRQ   
 *
 * @BRIEF        Palette Gamma Loading status. The palette used as Color Look 
 *               Up Table (CLUT) for the graphics BITMAP formats (1-, 2-, 4-, 
 *               or 4-bpp) or as gamme table for the overlay output for the 
 *               primary LCD output has been loaded succesfully. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__PALETTEGAMMALOADING_IRQ BITFIELD(8, 8)
#define DISPC__DISPC_IRQSTATUS__PALETTEGAMMALOADING_IRQ__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__GFXENDWINDOW_IRQ   
 *
 * @BRIEF        The end of the graphics Window has been reached. It is 
 *               detected by the overlay manager when the full graphics has 
 *               been displayed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__GFXENDWINDOW_IRQ      BITFIELD(7, 7)
#define DISPC__DISPC_IRQSTATUS__GFXENDWINDOW_IRQ__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__GFXBUFFERUNDERFLOW_IRQ   
 *
 * @BRIEF        Graphics DMA Buffer Underflow. The DMA buffer is not 
 *               necessarly empty but required data are not present in the 
 *               DMA buffer (due to out of order responses) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__GFXBUFFERUNDERFLOW_IRQ BITFIELD(6, 6)
#define DISPC__DISPC_IRQSTATUS__GFXBUFFERUNDERFLOW_IRQ__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__PROGRAMMEDLINENUMBER_IRQ   
 *
 * @BRIEF        Programmed Line Number. It indicates that the scan of the 
 *               primary LCD has reached the programmed user line number. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__PROGRAMMEDLINENUMBER_IRQ BITFIELD(5, 5)
#define DISPC__DISPC_IRQSTATUS__PROGRAMMEDLINENUMBER_IRQ__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__ACBIASCOUNTSTATUS1_IRQ   
 *
 * @BRIEF        AC Bias Count Status for the primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__ACBIASCOUNTSTATUS1_IRQ BITFIELD(4, 4)
#define DISPC__DISPC_IRQSTATUS__ACBIASCOUNTSTATUS1_IRQ__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__EVSYNC_ODD_IRQ   
 *
 * @BRIEF        VSYNC for odd field from the TV encoder (VENC or HDMI) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__EVSYNC_ODD_IRQ        BITFIELD(3, 3)
#define DISPC__DISPC_IRQSTATUS__EVSYNC_ODD_IRQ__POS   3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__EVSYNC_EVEN_IRQ   
 *
 * @BRIEF        VSYNC for even field from the TV encoder (VENC or HDMI) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__EVSYNC_EVEN_IRQ       BITFIELD(2, 2)
#define DISPC__DISPC_IRQSTATUS__EVSYNC_EVEN_IRQ__POS  2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VSYNC1_IRQ   
 *
 * @BRIEF        Vertical Synchronization for the primary LCD. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VSYNC1_IRQ            BITFIELD(1, 1)
#define DISPC__DISPC_IRQSTATUS__VSYNC1_IRQ__POS       1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__FRAMEDONE1_IRQ   
 *
 * @BRIEF        Frame Done for the primary LCD. The primary LCD output has 
 *               been disabled by user. All the data have been sent. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__FRAMEDONE1_IRQ        BITFIELD(0, 0)
#define DISPC__DISPC_IRQSTATUS__FRAMEDONE1_IRQ__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__WBUNCOMPLETEERROR_EN   
 *
 * @BRIEF        The write back buffer has been flushed  before been fully 
 *               drained. Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__WBUNCOMPLETEERROR_EN  BITFIELD(26, 26)
#define DISPC__DISPC_IRQENABLE__WBUNCOMPLETEERROR_EN__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__WBBUFFEROVERFLOW_EN   
 *
 * @BRIEF        Write-back DMA Buffer Overflow. The DMA buffer is full - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__WBBUFFEROVERFLOW_EN   BITFIELD(25, 25)
#define DISPC__DISPC_IRQENABLE__WBBUFFEROVERFLOW_EN__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__FRAMEDONETV_EN   
 *
 * @BRIEF        Frame Done for the TV. The TV output has been disabled by 
 *               user. All the data have been sent. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__FRAMEDONETV_EN        BITFIELD(24, 24)
#define DISPC__DISPC_IRQENABLE__FRAMEDONETV_EN__POS   24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__FRAMEDONEWB_EN   
 *
 * @BRIEF        Frame Done for the write-back channel. The write-back 
 *               channel has output the frame. All the data have been sent 
 *               for the frame have been sent to the memory. There is no 
 *               pending data inside the DMA engine for the write-back 
 *               channel to be transferred to memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__FRAMEDONEWB_EN        BITFIELD(23, 23)
#define DISPC__DISPC_IRQENABLE__FRAMEDONEWB_EN__POS   23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__FRAMEDONE2_EN   
 *
 * @BRIEF        Frame Done for the secondary LCD. The secondary LCD output 
 *               has been disabled by user. All the data have been sent. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__FRAMEDONE2_EN         BITFIELD(22, 22)
#define DISPC__DISPC_IRQENABLE__FRAMEDONE2_EN__POS    22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__ACBIASCOUNTSTATUS2_EN   
 *
 * @BRIEF        AC Bias Count Status for the secondary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__ACBIASCOUNTSTATUS2_EN BITFIELD(21, 21)
#define DISPC__DISPC_IRQENABLE__ACBIASCOUNTSTATUS2_EN__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VID3BUFFERUNDERFLOW_EN   
 *
 * @BRIEF        Video#3 DMA Buffer Underflow. The DMA buffer is not 
 *               necessary empty but required data are not present in the DMA 
 *               buffer (due to out of order responses) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VID3BUFFERUNDERFLOW_EN BITFIELD(20, 20)
#define DISPC__DISPC_IRQENABLE__VID3BUFFERUNDERFLOW_EN__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VID3ENDWINDOW_EN   
 *
 * @BRIEF        The end of the video#3 Window has been reached. It is 
 *               detected by the overlay manager when the full video#3 has 
 *               been displayed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VID3ENDWINDOW_EN      BITFIELD(19, 19)
#define DISPC__DISPC_IRQENABLE__VID3ENDWINDOW_EN__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VSYNC2_EN   
 *
 * @BRIEF        Vertical Synchronization for the secondary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VSYNC2_EN             BITFIELD(18, 18)
#define DISPC__DISPC_IRQENABLE__VSYNC2_EN__POS        18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__SYNCLOST2_EN   
 *
 * @BRIEF        Synchronization Lost on the secondary LCD output. The 
 *               required data are not output at the correct time due to too 
 *               short blanking periods or stall of at least one pipelines 
 *               associated with the secondary LCD output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__SYNCLOST2_EN          BITFIELD(17, 17)
#define DISPC__DISPC_IRQENABLE__SYNCLOST2_EN__POS     17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__WAKEUP_EN   
 *
 * @BRIEF        Wake Up Mask - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__WAKEUP_EN             BITFIELD(16, 16)
#define DISPC__DISPC_IRQENABLE__WAKEUP_EN__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__SYNCLOSTTV_EN   
 *
 * @BRIEF        Synchronization Lost on the TV output. The required data are 
 *               not output at the correct time due to too short blanking 
 *               periods or stall of at least one pipelines associated with 
 *               the TV output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__SYNCLOSTTV_EN         BITFIELD(15, 15)
#define DISPC__DISPC_IRQENABLE__SYNCLOSTTV_EN__POS    15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__SYNCLOST1_EN   
 *
 * @BRIEF        Synchronization  Lost for the primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__SYNCLOST1_EN          BITFIELD(14, 14)
#define DISPC__DISPC_IRQENABLE__SYNCLOST1_EN__POS     14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VID2ENDWINDOW_EN   
 *
 * @BRIEF        The end of the video#2 Window has been reached. It is 
 *               detected by the overlay manager when the full video#2 has 
 *               been displayed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VID2ENDWINDOW_EN      BITFIELD(13, 13)
#define DISPC__DISPC_IRQENABLE__VID2ENDWINDOW_EN__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VID2BUFFERUNDERFLOW_EN   
 *
 * @BRIEF        Video#2 DMA Buffer Underflow. The DMA buffer is not 
 *               necessary empty but required data are not present in the DMA 
 *               buffer (due to out of order responses) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VID2BUFFERUNDERFLOW_EN BITFIELD(12, 12)
#define DISPC__DISPC_IRQENABLE__VID2BUFFERUNDERFLOW_EN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__ENDVID1WINDOW_EN   
 *
 * @BRIEF        The end of the video#1 Window has been reached. It is 
 *               detected by the overlay manager when the full video#1 has 
 *               been displayed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__ENDVID1WINDOW_EN      BITFIELD(11, 11)
#define DISPC__DISPC_IRQENABLE__ENDVID1WINDOW_EN__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VID1BUFFERUNDERFLOW_EN   
 *
 * @BRIEF        Video#1 DMA Buffer Underflow. The DMA buffer is not 
 *               necessary empty but required data are not present in the DMA 
 *               buffer (due to out of order responses) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VID1BUFFERUNDERFLOW_EN BITFIELD(10, 10)
#define DISPC__DISPC_IRQENABLE__VID1BUFFERUNDERFLOW_EN__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__OCPERROR_EN   
 *
 * @BRIEF        OCP Error. L3 Inteconnect has sent SResp=ERR. It can be due 
 *               to security violation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__OCPERROR_EN           BITFIELD(9, 9)
#define DISPC__DISPC_IRQENABLE__OCPERROR_EN__POS      9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__PALETTEGAMMA_EN   
 *
 * @BRIEF        Palette Gamma Loading mask. The palette used as Color Look 
 *               Up Table (CLUT) for the graphics BITMAP formats (1-, 2-, 4-, 
 *               or 4-bpp) or as gamme table for the overlay output for the 
 *               primary LCD output has been loaded succesfully. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__PALETTEGAMMA_EN       BITFIELD(8, 8)
#define DISPC__DISPC_IRQENABLE__PALETTEGAMMA_EN__POS  8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__GFXENDWINDOW_EN   
 *
 * @BRIEF        The end of the graphics Window has been reached. It is 
 *               detected by the overlay manager when the full graphics has 
 *               been displayed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__GFXENDWINDOW_EN       BITFIELD(7, 7)
#define DISPC__DISPC_IRQENABLE__GFXENDWINDOW_EN__POS  7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__GFXBUFFERUNDERFLOW_EN   
 *
 * @BRIEF        Graphics DMA Buffer Underflow. The DMA buffer is not 
 *               necessarly empty but required data are not present in the 
 *               DMA buffer (due to out of order responses) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__GFXBUFFERUNDERFLOW_EN BITFIELD(6, 6)
#define DISPC__DISPC_IRQENABLE__GFXBUFFERUNDERFLOW_EN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__PROGRAMMEDLINENUMBER_EN   
 *
 * @BRIEF        Programmed Line Number. It indicates that the scan of the 
 *               primary LCD has reached the programmed user line number. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__PROGRAMMEDLINENUMBER_EN BITFIELD(5, 5)
#define DISPC__DISPC_IRQENABLE__PROGRAMMEDLINENUMBER_EN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__ACBIASCOUNTSTATUS1_EN   
 *
 * @BRIEF        AC Bias Count Status for the primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__ACBIASCOUNTSTATUS1_EN BITFIELD(4, 4)
#define DISPC__DISPC_IRQENABLE__ACBIASCOUNTSTATUS1_EN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__EVSYNC_ODD_EN   
 *
 * @BRIEF        VSYNC for odd field from the TV encoder (VENC or HDMI) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__EVSYNC_ODD_EN         BITFIELD(3, 3)
#define DISPC__DISPC_IRQENABLE__EVSYNC_ODD_EN__POS    3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__EVSYNC_EVEN_EN   
 *
 * @BRIEF        VSYNC for even field from the TV encoder (VENC or HDMI) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__EVSYNC_EVEN_EN        BITFIELD(2, 2)
#define DISPC__DISPC_IRQENABLE__EVSYNC_EVEN_EN__POS   2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VSYNC1_EN   
 *
 * @BRIEF        Vertical Synchronization for the primary LCD. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VSYNC1_EN             BITFIELD(1, 1)
#define DISPC__DISPC_IRQENABLE__VSYNC1_EN__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__FRAMEDONE_EN   
 *
 * @BRIEF        Frame Done for the primary LCD. The primary LCD output has 
 *               been disabled by user. All the data have been sent. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__FRAMEDONE_EN          BITFIELD(0, 0)
#define DISPC__DISPC_IRQENABLE__FRAMEDONE_EN__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__SPATIALTEMPORALDITHERINGFRAMES   
 *
 * @BRIEF        Spatial/Temporal dithering number of frames for the primary 
 *               LCD output 
 *               wr: VFP start period of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__SPATIALTEMPORALDITHERINGFRAMES BITFIELD(31, 30)
#define DISPC__DISPC_CONTROL1__SPATIALTEMPORALDITHERINGFRAMES__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMUNUSEDBITS   
 *
 * @BRIEF        State of unused bits (TDM mode only) for the primary LCD 
 *               output. 
 *               wr: VFP start period of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMUNUSEDBITS          BITFIELD(26, 25)
#define DISPC__DISPC_CONTROL1__TDMUNUSEDBITS__POS     25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMCYCLEFORMAT   
 *
 * @BRIEF        Cycle format (TDM mode only) for the primary LCD output 
 *               wr: VFP start period of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMCYCLEFORMAT         BITFIELD(24, 23)
#define DISPC__DISPC_CONTROL1__TDMCYCLEFORMAT__POS    23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMPARALLELMODE   
 *
 * @BRIEF        Output Interface width (TDM mode only) for the primary LCD 
 *               output 
 *               wr: VFP start period of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMPARALLELMODE        BITFIELD(22, 21)
#define DISPC__DISPC_CONTROL1__TDMPARALLELMODE__POS   21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMENABLE   
 *
 * @BRIEF        Enable the multiple cycle format (TDM mode only used for TFT 
 *               mode with the RFBI enable bit off) for the primary LCD 
 *               output. 
 *               wr: VFP start period of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMENABLE              BITFIELD(20, 20)
#define DISPC__DISPC_CONTROL1__TDMENABLE__POS         20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__HT   
 *
 * @BRIEF        Hold Time for TV output        
 *               wr: EVSYNC 
 *               Encoded value (from 1 to 8) to specify the number of  
 *               external digital clock periods to hold the data (programmed 
 *               value = value minus one) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__HT                     BITFIELD(19, 17)
#define DISPC__DISPC_CONTROL1__HT__POS                17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GPOUT1   
 *
 * @BRIEF        General Purpose Output Signal 
 *               wr:immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GPOUT1                 BITFIELD(16, 16)
#define DISPC__DISPC_CONTROL1__GPOUT1__POS            16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GPOUT0   
 *
 * @BRIEF        General Purpose Output Signal 
 *               wr:immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GPOUT0                 BITFIELD(15, 15)
#define DISPC__DISPC_CONTROL1__GPOUT0__POS            15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GPIN1   
 *
 * @BRIEF        General Purpose Input Signal                                 
 *                         
 *               wr: immediately - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GPIN1                  BITFIELD(14, 14)
#define DISPC__DISPC_CONTROL1__GPIN1__POS             14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GPIN0   
 *
 * @BRIEF        General Purpose Input Signal 
 *               wr: immediately - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GPIN0                  BITFIELD(13, 13)
#define DISPC__DISPC_CONTROL1__GPIN0__POS             13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__OVERLAYOPTIMIZATION   
 *
 * @BRIEF        Overlay Optimization for the primary LCD output 
 *               wr: VFP start period of the primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__OVERLAYOPTIMIZATION    BITFIELD(12, 12)
#define DISPC__DISPC_CONTROL1__OVERLAYOPTIMIZATION__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__STALLMODE   
 *
 * @BRIEF        STALL Mode for the primary LCD output 
 *               wr: VFP start period of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__STALLMODE              BITFIELD(11, 11)
#define DISPC__DISPC_CONTROL1__STALLMODE__POS         11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__SECURE   
 *
 * @BRIEF        Secure bit set/reset by secure request only 
 *               wr:immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__SECURE                 BITFIELD(10, 10)
#define DISPC__DISPC_CONTROL1__SECURE__POS            10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TFTDATALINES   
 *
 * @BRIEF        Number of lines of the primary LCD interface 
 *               wr: VFP start period of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TFTDATALINES           BITFIELD(9, 8)
#define DISPC__DISPC_CONTROL1__TFTDATALINES__POS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__STDITHERENABLE   
 *
 * @BRIEF        Spatial Temporal dithering enable  for the primary LCD 
 *               output 
 *               wr: VFP start period of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__STDITHERENABLE         BITFIELD(7, 7)
#define DISPC__DISPC_CONTROL1__STDITHERENABLE__POS    7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GOTV   
 *
 * @BRIEF        GO Command for the TV output. It is used to synchronized the 
 *               pipelines (graphics and/or video ones) associated with the 
 *               TV output. 
 *               wr: immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GOTV                   BITFIELD(6, 6)
#define DISPC__DISPC_CONTROL1__GOTV__POS              6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GOLCD   
 *
 * @BRIEF        GO Command for the primary LCD output. It is used to 
 *               synchronized the pipelines (graphics and/or video ones) 
 *               associated with the primary LCD output. 
 *               wr: immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GOLCD                  BITFIELD(5, 5)
#define DISPC__DISPC_CONTROL1__GOLCD__POS             5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__M8B   
 *
 * @BRIEF        Mono 8-bit mode  of the primary LCD 
 *               wr: VFP start period of primary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__M8B                    BITFIELD(4, 4)
#define DISPC__DISPC_CONTROL1__M8B__POS               4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__STNTFT   
 *
 * @BRIEF        LCD Display type of the primary LCD 
 *               wr: VFP start period of primary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__STNTFT                 BITFIELD(3, 3)
#define DISPC__DISPC_CONTROL1__STNTFT__POS            3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__MONOCOLOR   
 *
 * @BRIEF        Monochrome/Color selection for the primary LCD 
 *               wr: VFP start period of primary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__MONOCOLOR              BITFIELD(2, 2)
#define DISPC__DISPC_CONTROL1__MONOCOLOR__POS         2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TVENABLE   
 *
 * @BRIEF        Enable the TV output 
 *               wr: immediate 
 *               effect only occurs at the end of the current frame. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TVENABLE               BITFIELD(1, 1)
#define DISPC__DISPC_CONTROL1__TVENABLE__POS          1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__LCDENABLE   
 *
 * @BRIEF        Enable the primary LCD outputs 
 *               wr: immediate 
 *               Effect only occurs at the end of the current frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__LCDENABLE              BITFIELD(0, 0)
#define DISPC__DISPC_CONTROL1__LCDENABLE__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__FULLRANGE   
 *
 * @BRIEF        Color Space Conversion full range setting. 
 *               wr: VFP start of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__FULLRANGE               BITFIELD(25, 25)
#define DISPC__DISPC_CONFIG1__FULLRANGE__POS          25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__COLORCONVENABLE   
 *
 * @BRIEF        Enable the color space conversion. It shall be reset when 
 *               CPR bit-field is set to 0x1. 
 *               wr: VFP start of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__COLORCONVENABLE         BITFIELD(24, 24)
#define DISPC__DISPC_CONFIG1__COLORCONVENABLE__POS    24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__FIDFIRST   
 *
 * @BRIEF        Selects the first field to output in case of interlace mode. 
 *               In case of progressive mode, the value is not used. 
 *               wr: VFP start of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__FIDFIRST                BITFIELD(23, 23)
#define DISPC__DISPC_CONFIG1__FIDFIRST__POS           23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__OUTPUTMODEENABLE   
 *
 * @BRIEF        Selects between progressive and interlace mode for the 
 *               primary LCD output. 
 *               wr: VFP start of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__OUTPUTMODEENABLE        BITFIELD(22, 22)
#define DISPC__DISPC_CONFIG1__OUTPUTMODEENABLE__POS   22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__BT1120ENABLE   
 *
 * @BRIEF        Selects BT-1120 format on the primary LCD output. It is not 
 *               posssible to enable BT656 and BT1120 at the same time one 
 *               the same LCD output. 
 *               wr: VFP start of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__BT1120ENABLE            BITFIELD(21, 21)
#define DISPC__DISPC_CONFIG1__BT1120ENABLE__POS       21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__BT656ENABLE   
 *
 * @BRIEF        Selects BT-656 format on the primary LCD output. It is not 
 *               posssible to enable BT656 and BT1120 at the same time one 
 *               the same LCD output. 
 *               wr: VFP start of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__BT656ENABLE             BITFIELD(20, 20)
#define DISPC__DISPC_CONFIG1__BT656ENABLE__POS        20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__TVALPHABLENDERENABLE   
 *
 * @BRIEF        Selects the alpha blender overlay manager for the TV output 
 *               instead of the color key alpha blender (LCD output). The 
 *               bit-field is deprecated. It is present for SW backward 
 *               compatiblity only. 
 *               When it is enabled,the Z-order defined in each ATTRIBUTES 
 *               registers for only the pipelines associated pipeline 
 *               connected to the TV output are invalid and replaced by the 
 *               following:  
 *               graphics z-order = 3, video3 z-order = 2, video2 z-order =1 
 *               and video1 z-order=0 
 *               If it disabled, the z-order and z-order enable bit-fields 
 *               defined in each ATTRIBUTS register are used. 
 *               wr: EVSYNC start of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__TVALPHABLENDERENABLE    BITFIELD(19, 19)
#define DISPC__DISPC_CONFIG1__TVALPHABLENDERENABLE__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__LCDALPHABLENDERENABLE   
 *
 * @BRIEF        Selects the alpha blender overlay manager for the primary 
 *               LCD output instead of the color key alpha blender (LCD 
 *               output). The bit-field is deprecated. It is present for SW 
 *               backward compatiblity only. 
 *               When it is enabled,the Z-order defined in each ATTRIBUTES 
 *               registers for only the pipelines associated with the primary 
 *               LCD output are invalid and replaced by the following:  
 *               graphics z-order = 3, video3 z-order = 2, video2 z-order =1 
 *               and video1 z-order=0 
 *               If it disabled, the z-order and z-order enable bit-fields 
 *               defined in each ATTRIBUTES register are used. 
 *               wr: VFP start of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__LCDALPHABLENDERENABLE   BITFIELD(18, 18)
#define DISPC__DISPC_CONFIG1__LCDALPHABLENDERENABLE__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__BUFFERFILLING   
 *
 * @BRIEF        Controls if the DMA buffers are re-filled only when the LOW 
 *               threshold is reached or if all DMA buffers are re-filled 
 *               when at least one of them reaches the LOW threshold. 
 *               wr: immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__BUFFERFILLING           BITFIELD(17, 17)
#define DISPC__DISPC_CONFIG1__BUFFERFILLING__POS      17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__BUFFERHANDCHECK   
 *
 * @BRIEF        Controls the handscheck between DMA buffer and STALL signal 
 *               in order to prevent from underflow. The bit shall be set to 
 *               0 when the module is not in STALL mode. (primary LCD output) 
 *               wr: VFP start of primary LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__BUFFERHANDCHECK         BITFIELD(16, 16)
#define DISPC__DISPC_CONFIG1__BUFFERHANDCHECK__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__CPR   
 *
 * @BRIEF        Color Phase Rotation Control (primary LCD output).  It shall 
 *               be reset when ColorConvEnable bit-field is set to 1.When 
 *               BT656 or BT1120 is set CPR must be zero.  
 *               wr: VFP start period of primary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__CPR                     BITFIELD(15, 15)
#define DISPC__DISPC_CONFIG1__CPR__POS                15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__BUFFERMERGE   
 *
 * @BRIEF        Buffer merge control 
 *               wr: EVSYNC or when DISPC_CONTROL2.GOWB is set to 1 by SW and 
 *               current WB frame is finished (no more data in the write-back 
 *               pipeline). The synchronization event is defined based on the 
 *               output using the pipeline: primary LCD, secondary LCD, TV 
 *               output or write-back to the memory or VFP 
 *               When enabled, the DISPC_GLOBAL_BUFFER register is 
 *               ignored.This bit must be set to zero when the write back 
 *               channel is used. When DISPC_CONTROL2.GOWB is used 
 *               BUFFERMERGE MUST be zero. 
 *               When DISPC_CONTROL2.GOWB is used BUFFERMERGE MUST be zero. 
 *               wr: immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__BUFFERMERGE             BITFIELD(14, 14)
#define DISPC__DISPC_CONFIG1__BUFFERMERGE__POS        14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__TCKTVSELECTION   
 *
 * @BRIEF        Transparency Color Key Selection (TV output) 
 *               wr: EVSYNC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__TCKTVSELECTION          BITFIELD(13, 13)
#define DISPC__DISPC_CONFIG1__TCKTVSELECTION__POS     13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__TCKTVENABLE   
 *
 * @BRIEF        Transparency Color Key Enabled (TV output) 
 *               wr: EVSYNC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__TCKTVENABLE             BITFIELD(12, 12)
#define DISPC__DISPC_CONFIG1__TCKTVENABLE__POS        12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__TCKLCDSELECTION   
 *
 * @BRIEF        Transparency Color Key Selection  (primary LCD output) 
 *               wr: VFP start period of primary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__TCKLCDSELECTION         BITFIELD(11, 11)
#define DISPC__DISPC_CONFIG1__TCKLCDSELECTION__POS    11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__TCKLCDENABLE   
 *
 * @BRIEF        Transparency Color Key Enabled  (primary LCD output) 
 *               wr: VFP start period of primary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__TCKLCDENABLE            BITFIELD(10, 10)
#define DISPC__DISPC_CONFIG1__TCKLCDENABLE__POS       10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__GAMATABLEENABLE   
 *
 * @BRIEF        For backward compatibility, an enable bit has been added on 
 *               the 2 additional gamma tables (secondary display & TV). Gama 
 *               table of LCD1 is always enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__GAMATABLEENABLE         BITFIELD(9, 9)
#define DISPC__DISPC_CONFIG1__GAMATABLEENABLE__POS    9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__ACBIASGATED   
 *
 * @BRIEF        ACBias Gated Enabled (primary LCD output) 
 *               wr: VFP start period of primary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__ACBIASGATED             BITFIELD(8, 8)
#define DISPC__DISPC_CONFIG1__ACBIASGATED__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__VSYNCGATED   
 *
 * @BRIEF        VSYNC Gated Enabled (primary LCD output) 
 *               wr: VFP start period of primary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__VSYNCGATED              BITFIELD(7, 7)
#define DISPC__DISPC_CONFIG1__VSYNCGATED__POS         7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__HSYNCGATED   
 *
 * @BRIEF        HSYNC Gated Enabled (primary LCD output) 
 *               wr: VFP start period of primary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__HSYNCGATED              BITFIELD(6, 6)
#define DISPC__DISPC_CONFIG1__HSYNCGATED__POS         6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__PIXELCLOCKGATED   
 *
 * @BRIEF        Pixel Clock Gated Enabled (primary LCD output) 
 *               wr: VFP start period of primary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__PIXELCLOCKGATED         BITFIELD(5, 5)
#define DISPC__DISPC_CONFIG1__PIXELCLOCKGATED__POS    5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__PIXELDATAGATED   
 *
 * @BRIEF        Pixel Data Gated Enabled (primary LCD output) 
 *               wr: VFP start period of primary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__PIXELDATAGATED          BITFIELD(4, 4)
#define DISPC__DISPC_CONFIG1__PIXELDATAGATED__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__PALETTEGAMMATABLE   
 *
 * @BRIEF        Palette/Gamma Table selection 
 *               wr: VFP start period of primary LCD output or VFP start 
 *               period of secondary LCD output or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the graphics pipeline: primary LCD, secondary LCD, TV output 
 *               or write-back to the memory. In case of the table is used as 
 *               gamma table, it is used for the primary LCD output only. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__PALETTEGAMMATABLE       BITFIELD(3, 3)
#define DISPC__DISPC_CONFIG1__PALETTEGAMMATABLE__POS  3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__LOADMODE   
 *
 * @BRIEF        Loading Mode for the Palette/Gamma Table 
 *               wr: VFP start period of primary LCD output or VFP start 
 *               period of secondary LCD output or EVSYNC or when 
 *               DISPC_CONTROL2.GOWB is set to 1 by SW and current WB frame 
 *               is finished (no more data in the write-back pipeline). The 
 *               synchronization event is defined based on the output using 
 *               the pipeline: primary LCD, secondary LCD, TV output or 
 *               write-back to the memory - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__LOADMODE                BITFIELD(2, 1)
#define DISPC__DISPC_CONFIG1__LOADMODE__POS           1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__PIXELGATED   
 *
 * @BRIEF        Pixel Gated Enable (only for TFT)  (primary LCD output) 
 *               wr: VFP start period of primary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__PIXELGATED              BITFIELD(0, 0)
#define DISPC__DISPC_CONFIG1__PIXELGATED__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DEFAULT_COLOR0__DEFAULTCOLOR   
 *
 * @BRIEF        24-bit RGB color value to specify the default solid color to 
 *               display when there is no data from the overlays. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DEFAULT_COLOR0__DEFAULTCOLOR     BITFIELD(23, 0)
#define DISPC__DISPC_DEFAULT_COLOR0__DEFAULTCOLOR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DEFAULT_COLOR1__DEFAULTCOLOR   
 *
 * @BRIEF        24-bit RGB color value to specify the default solid color to 
 *               display when there is no data from the overlays. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DEFAULT_COLOR1__DEFAULTCOLOR     BITFIELD(23, 0)
#define DISPC__DISPC_DEFAULT_COLOR1__DEFAULTCOLOR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TRANS_COLOR0__TRANSCOLORKEY   
 *
 * @BRIEF        Transparency Color Key Value in RGB format  
 *               [0] BITMAP 1 (CLUT), [23,1] set to 0's 
 *               [1:0] BITMAP 2 (CLUT), [23,2] set to 0's 
 *               [3:0] BITMAP 4 (CLUT), [23,4] set to 0's 
 *               [7:0] BITMAP 8 (CLUT), [23,8] set to 0's 
 *               [11:0] RGB 12, [23,12] set to 0's 
 *               [15:0] RGB 16, [23,16] set to 0's 
 *               [23:0] RGB 24 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TRANS_COLOR0__TRANSCOLORKEY      BITFIELD(23, 0)
#define DISPC__DISPC_TRANS_COLOR0__TRANSCOLORKEY__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TRANS_COLOR1__TRANSCOLORKEY   
 *
 * @BRIEF        Transparency Color Key Value in RGB format  
 *               [0] BITMAP 1 (CLUT), [23,1] set to 0's 
 *               [1:0] BITMAP 2 (CLUT), [23,2] set to 0's 
 *               [3:0] BITMAP 4 (CLUT), [23,4] set to 0's 
 *               [7:0] BITMAP 8 (CLUT), [23,8] set to 0's 
 *               [11:0] RGB 12, [23,12] set to 0's 
 *               [15:0] RGB 16, [23,16] set to 0's 
 *               [23:0] RGB 24 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TRANS_COLOR1__TRANSCOLORKEY      BITFIELD(23, 0)
#define DISPC__DISPC_TRANS_COLOR1__TRANSCOLORKEY__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_LINE_STATUS__LINENUMBER   
 *
 * @BRIEF        Current LCD panel line number                               
 *               Current display line number. The first active line has the 
 *               value '0'. During blanking lines the line number is not 
 *               incremented. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_LINE_STATUS__LINENUMBER          BITFIELD(10, 0)
#define DISPC__DISPC_LINE_STATUS__LINENUMBER__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_LINE_NUMBER__LINENUMBER   
 *
 * @BRIEF        LCD panel line number programming 
 *               LCD line number defines the line on which the programmable 
 *               interrupt is generated and the DMA request occurs. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_LINE_NUMBER__LINENUMBER          BITFIELD(10, 0)
#define DISPC__DISPC_LINE_NUMBER__LINENUMBER__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_H1__HBP   
 *
 * @BRIEF        Horizontal Back Porch. 
 *               Encoded value (from 1 to 4096) to specify the number of 
 *               pixel clock periods to add to the beginning of a line  
 *               transmission before the first set of pixels is output to the 
 *               displaydisplay (program to value minus one). 
 *               When in BT mode and interlaced,  this field  corresponds to 
 *               the vertical field blanking No 2 for Even Field. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_H1__HBP                   BITFIELD(31, 20)
#define DISPC__DISPC_TIMING_H1__HBP__POS              20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_H1__HFP   
 *
 * @BRIEF        Horizontal front porch. 
 *               Encoded value (from 1 to 4096) to specify the number of 
 *               pixel clock periods to add to the end of a line transmission 
 *               before line clock is asserted display (program to value 
 *               minus one). 
 *               When in BT mode and interlaced,  this field  corresponds to 
 *               the vertical field blanking No 1 for Even Field. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_H1__HFP                   BITFIELD(19, 8)
#define DISPC__DISPC_TIMING_H1__HFP__POS              8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_H1__HSW   
 *
 * @BRIEF        Horizontal synchronization pulse width 
 *               Encoded value (from 1 to 256) to specify the number of pixel 
 *               clock periods to pulse the line clock at the end of each 
 *               line display (program to value minus one). 
 *               When in BT mode,  this field  corresponds to the horizontal 
 *               blanking. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_H1__HSW                   BITFIELD(7, 0)
#define DISPC__DISPC_TIMING_H1__HSW__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_V1__VBP   
 *
 * @BRIEF        Vertical back porch 
 *               Encoded value (from 0 to 4095) to specify the number of line 
 *               clock periods to add to the beginning of a frame. 
 *               When in BT mode and interlaced,  this field  corresponds to 
 *               the vertical field blanking No 2 for Odd Field. When in BT 
 *               and in progressive mode, this field corresponds to the 
 *               Vertical frame blanking No 2 .   
 *               before the first set of pixels is output to the display. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_V1__VBP                   BITFIELD(31, 20)
#define DISPC__DISPC_TIMING_V1__VBP__POS              20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_V1__VFP   
 *
 * @BRIEF        Vertical front porch 
 *               Encoded value (from 0 to 4095) to specify the number of line 
 *               clock periods to add to the end of each frame. 
 *               When in BT mode and interlaced,  this field  corresponds to 
 *               the vertical field blanking No 1 for Odd Field. When in BT 
 *               and in progressive mode, this field corresponds to the 
 *               Vertical frame blanking No 2 . - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_V1__VFP                   BITFIELD(19, 8)
#define DISPC__DISPC_TIMING_V1__VFP__POS              8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_V1__VSW   
 *
 * @BRIEF        Vertical synchronization pulse width 
 *               In active mode, encoded value (from 1 to 256) to specify the 
 *               number of line clock periods to pulse the frame clock 
 *               (VSYNC) pin at the end of each frame after the end of frame 
 *               wait (VFP) period elapses. Frame clock uses as VSYNC signal 
 *               in active mode. 
 *               In passive mode, encoded value (from 1 to 256) to specify 
 *               the number of extra line clock periods to insert after the 
 *               vertical front porch (VFP) period has elapsed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_V1__VSW                   BITFIELD(7, 0)
#define DISPC__DISPC_TIMING_V1__VSW__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__ALIGN   
 *
 * @BRIEF        Defines the alignment betwwen HSYNC and VSYNC assertion. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__ALIGN                 BITFIELD(18, 18)
#define DISPC__DISPC_POL_FREQ1__ALIGN__POS            18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__ONOFF   
 *
 * @BRIEF        HSYNC/VSYNC Pixel clock Control On/Off - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__ONOFF                 BITFIELD(17, 17)
#define DISPC__DISPC_POL_FREQ1__ONOFF__POS            17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__RF   
 *
 * @BRIEF        Program HSYNC/VSYNC Rise or Fall - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__RF                    BITFIELD(16, 16)
#define DISPC__DISPC_POL_FREQ1__RF__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__IEO   
 *
 * @BRIEF        Invert output enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__IEO                   BITFIELD(15, 15)
#define DISPC__DISPC_POL_FREQ1__IEO__POS              15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__IPC   
 *
 * @BRIEF        Invert pixel clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__IPC                   BITFIELD(14, 14)
#define DISPC__DISPC_POL_FREQ1__IPC__POS              14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__IHS   
 *
 * @BRIEF        Invert HSYNC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__IHS                   BITFIELD(13, 13)
#define DISPC__DISPC_POL_FREQ1__IHS__POS              13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__IVS   
 *
 * @BRIEF        Invert VSYNC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__IVS                   BITFIELD(12, 12)
#define DISPC__DISPC_POL_FREQ1__IVS__POS              12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__ACBI   
 *
 * @BRIEF        AC Bias Pin transitions per interrupt                        
 *                                                         
 *               Value (from 0 to 15) used to specify the number of AC Bias 
 *               pin transitions  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__ACBI                  BITFIELD(11, 8)
#define DISPC__DISPC_POL_FREQ1__ACBI__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__ACB   
 *
 * @BRIEF        AC Bias Pin Frequency                                        
 *                                    
 *               Value (from 0 to 255) used to specify the number of line 
 *               clocks to count before transitioning the AC Bias pin. This 
 *               pin is used to periodically invert the polarity of the power 
 *               supply to prevent DC charge build-up within the display. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__ACB                   BITFIELD(7, 0)
#define DISPC__DISPC_POL_FREQ1__ACB__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DIVISOR1__LCD   
 *
 * @BRIEF        Display Controller Logic Clock Divisor                       
 *                              
 *               Value (from 1 to 255) to specify the intermediate pixel 
 *               clock frequency based on the LCD1_CLK. The value 0 is 
 *               invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DIVISOR1__LCD                    BITFIELD(23, 16)
#define DISPC__DISPC_DIVISOR1__LCD__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DIVISOR1__PCD   
 *
 * @BRIEF        Pixel Clock Divisor                                          
 *                                             
 *               Value (from 1 to 255) to specify the frequency of the pixel 
 *               clock based on the LCD1_CLK divisided by DISPC_DIVISOR1.LCD 
 *               value. The values 0 is invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DIVISOR1__PCD                    BITFIELD(7, 0)
#define DISPC__DISPC_DIVISOR1__PCD__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_ALPHA__VID3GLOBALALPHA   
 *
 * @BRIEF        Global alpha value from 0 to 255. 0 corresponds to fully 
 *               transparent and 255 to fully opaque. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_ALPHA__VID3GLOBALALPHA    BITFIELD(31, 24)
#define DISPC__DISPC_GLOBAL_ALPHA__VID3GLOBALALPHA__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_ALPHA__VID2GLOBALALPHA   
 *
 * @BRIEF        Global alpha value from 0 to 255. 0 corresponds to fully 
 *               transparent and 255 to fully opaque. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_ALPHA__VID2GLOBALALPHA    BITFIELD(23, 16)
#define DISPC__DISPC_GLOBAL_ALPHA__VID2GLOBALALPHA__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_ALPHA__VID1GLOBALALPHA   
 *
 * @BRIEF        Global alpha value from 0 to 255. 0 corresponds to fully 
 *               transparent and 255 to fully opaque. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_ALPHA__VID1GLOBALALPHA    BITFIELD(15, 8)
#define DISPC__DISPC_GLOBAL_ALPHA__VID1GLOBALALPHA__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_ALPHA__GFXGLOBALALPHA   
 *
 * @BRIEF        Global alpha value from 0 to 255. 0 corresponds to fully 
 *               transparent and 255 to fully opaque. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_ALPHA__GFXGLOBALALPHA     BITFIELD(7, 0)
#define DISPC__DISPC_GLOBAL_ALPHA__GFXGLOBALALPHA__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_TV__LPP   
 *
 * @BRIEF        Lines per panel 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               lines per panel. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_TV__LPP                     BITFIELD(26, 16)
#define DISPC__DISPC_SIZE_TV__LPP__POS                16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_TV__DELTA_LPP   
 *
 * @BRIEF        Indicates the delta size value of the odd field compared to 
 *               the even field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_TV__DELTA_LPP               BITFIELD(15, 14)
#define DISPC__DISPC_SIZE_TV__DELTA_LPP__POS          14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_TV__PPL   
 *
 * @BRIEF        Pixels per line 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               pixels contains within each line on the  display. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_TV__PPL                     BITFIELD(10, 0)
#define DISPC__DISPC_SIZE_TV__PPL__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_LCD1__LPP   
 *
 * @BRIEF        Lines per panel                                              
 *                                                         
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               lines per panel (program to value minus one). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_LCD1__LPP                   BITFIELD(26, 16)
#define DISPC__DISPC_SIZE_LCD1__LPP__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_LCD1__DELTA_LPP   
 *
 * @BRIEF        Indicates the delta size value of the odd field compared to 
 *               the even field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_LCD1__DELTA_LPP             BITFIELD(15, 14)
#define DISPC__DISPC_SIZE_LCD1__DELTA_LPP__POS        14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_LCD1__PPL   
 *
 * @BRIEF        Pixels per line                                              
 *                                            
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               pixels contains within each line on the  display  
 *               (program to value minus one). 
 *               In STALL mode, any value is valid. 
 *               In non STALL mode, only values multiple of 8 pixels are 
 *               valiid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_LCD1__PPL                   BITFIELD(10, 0)
#define DISPC__DISPC_SIZE_LCD1__PPL__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_BA__BA   
 *
 * @BRIEF        Graphics base address 
 *               Base address of the graphics buffer (aligned on pixel size 
 *               boundary) (in case 1-, 2-, and 4-bpp, byte alignment is 
 *               required, in case of RGB24 packed format, 4-pixel alignment 
 *               is required) 
 *               When the TILER is addressed, the bits: 
 *               [28:27] = 0x0 for 8-bit tiled 
 *               [28:27] = 0x1 for 16-bit tiled 
 *               [28:27] = 0x2 for 32-bit tiled 
 *               [28:27] = 0x3 for page mode 
 *               [31:29] = 0x0 for 0-degree view 
 *               [31:29] = 0x1 for 180-degree view + mirroring 
 *               [31:29] = 0x2 for 0-degree view + mirroring 
 *               [31:29] = 0x3 for 180-degree view 
 *               [31:29] = 0x4 for 270-degree view + mirroring 
 *               [31:29] = 0x5 for 270-degree view 
 *               [31:29] = 0x6 for 90-degree view 
 *               [31:29] = 0x7 for 90-degree view + mirroring 
 *               Otherwise the bits indicated the corresponding bit address 
 *               to access the SDRAM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_BA__BA                       BITFIELD(31, 0)
#define DISPC__DISPC_GFX_BA__BA__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_POSITION__POSY   
 *
 * @BRIEF        Y position of the graphics window.                           
 *               Encoded value (from 0 to 2047) to specify the Y position of 
 *               the graphics window on the screen. The line at the top has 
 *               the Y-position 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_POSITION__POSY               BITFIELD(26, 16)
#define DISPC__DISPC_GFX_POSITION__POSY__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_POSITION__POSX   
 *
 * @BRIEF        X position of the graphics window.                           
 *                                            
 *               Encoded value (from 0 to 2047) to specify the X position of 
 *               the graphics window on the screen. The first pixel on the 
 *               left of the  screen has the X-position 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_POSITION__POSX               BITFIELD(10, 0)
#define DISPC__DISPC_GFX_POSITION__POSX__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_SIZE__SIZEY   
 *
 * @BRIEF        Number of lines of the graphics window.                      
 *                                      
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               lines of the graphics window (program size -1). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_SIZE__SIZEY                  BITFIELD(26, 16)
#define DISPC__DISPC_GFX_SIZE__SIZEY__POS             16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_SIZE__SIZEX   
 *
 * @BRIEF        Number of pixels of the graphics window.                     
 *                                     
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               pixels per line of the graphics window (program size -1). - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_SIZE__SIZEX                  BITFIELD(10, 0)
#define DISPC__DISPC_GFX_SIZE__SIZEX__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT2   
 *
 * @BRIEF        It is not used if CHANNELOUT is set to TV.. Reserved when 
 *               CHANNELOUT = 1 (should set to zero) 
 *               wr: immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT2      BITFIELD(31, 30)
#define DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT2__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__BURSTTYPE   
 *
 * @BRIEF        The type of burst can be INCR (incremental) or BLCK (2D 
 *               block). 
 *               The 2D block is required when the TILER is targetted by the 
 *               DMA engine. (It does not apply to the palette loading OCP 
 *               requests using INCR burst only) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__BURSTTYPE        BITFIELD(29, 29)
#define DISPC__DISPC_GFX_ATTRIBUTES__BURSTTYPE__POS   29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__PREMULTIPLYALPHA   
 *
 * @BRIEF        The field configures the DISPC GFX to process incoming data 
 *               as  premultiplied alpha data or non premultiplied alpha 
 *               data.  
 *               Default setting is non premultiplied alpha data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__PREMULTIPLYALPHA BITFIELD(28, 28)
#define DISPC__DISPC_GFX_ATTRIBUTES__PREMULTIPLYALPHA__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ZORDER   
 *
 * @BRIEF        Z-Order defining the priority of the layer compared to 
 *               others when overlaying. It is SW responsibility to ensure 
 *               that each layer connected to the same overlay manager has a 
 *               different z-order value. 
 *               If bit #25 is set to 0, the Zorder bit-field is ignored and 
 *               replaced by the value 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ZORDER           BITFIELD(27, 26)
#define DISPC__DISPC_GFX_ATTRIBUTES__ZORDER__POS      26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ZORDERENABLE   
 *
 * @BRIEF        Z-order Enable. The bit-field Zorder is only used when the 
 *               Z-order is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ZORDERENABLE     BITFIELD(25, 25)
#define DISPC__DISPC_GFX_ATTRIBUTES__ZORDERENABLE__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ANTIFLICKER   
 *
 * @BRIEF        Antiflicker filtering using a 3-tap filter with hardcoded 
 *               coefficients (1/4, 1/2, 1/4) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ANTIFLICKER      BITFIELD(24, 24)
#define DISPC__DISPC_GFX_ATTRIBUTES__ANTIFLICKER__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__SELFREFRESHAUTO   
 *
 * @BRIEF        Automatic self refresh mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__SELFREFRESHAUTO  BITFIELD(17, 17)
#define DISPC__DISPC_GFX_ATTRIBUTES__SELFREFRESHAUTO__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__SELFREFRESH   
 *
 * @BRIEF        Enables the self refresh of the graphics window from its own 
 *               DMA buffer. This bit should be set only after havin set the 
 *               GO bit of the channel and read back a zero in its field. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__SELFREFRESH      BITFIELD(15, 15)
#define DISPC__DISPC_GFX_ATTRIBUTES__SELFREFRESH__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ARBITRATION   
 *
 * @BRIEF        Determines the priority of the graphics pipeline. 
 *               When the graphics pipeline is one of the high priority 
 *               pipelines. The arbitration wheel gives always the priority 
 *               first to the high priority pipelines using round-robin 
 *               between them. When there is only normal priority pipelines 
 *               sending requests, the round-robin applies between them. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ARBITRATION      BITFIELD(14, 14)
#define DISPC__DISPC_GFX_ATTRIBUTES__ARBITRATION__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ROTATION   
 *
 * @BRIEF        Graphics Rotation Flag - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ROTATION         BITFIELD(13, 12)
#define DISPC__DISPC_GFX_ATTRIBUTES__ROTATION__POS    12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__BUFPRELOAD   
 *
 * @BRIEF        Graphics Preload Value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__BUFPRELOAD       BITFIELD(11, 11)
#define DISPC__DISPC_GFX_ATTRIBUTES__BUFPRELOAD__POS  11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__NIBBLEMODE   
 *
 * @BRIEF        Graphics Nibble Mode (only for 1-, 2- and 4-bpp) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__NIBBLEMODE       BITFIELD(9, 9)
#define DISPC__DISPC_GFX_ATTRIBUTES__NIBBLEMODE__POS  9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT   
 *
 * @BRIEF        Graphics Channel Out configuration: LCD, WB or TV.    
 *               wr: immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT       BITFIELD(8, 8)
#define DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT__POS  8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__BURSTSIZE   
 *
 * @BRIEF        Graphics DMA Burst Size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__BURSTSIZE        BITFIELD(7, 6)
#define DISPC__DISPC_GFX_ATTRIBUTES__BURSTSIZE__POS   6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__REPLICATIONENABLE   
 *
 * @BRIEF        Graphics Replication Enabled: RGB . ARGB, and RGBA  formats 
 *               are converted into ARGB32-8888 using replication of the MSBs 
 *               or '0s - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__REPLICATIONENABLE BITFIELD(5, 5)
#define DISPC__DISPC_GFX_ATTRIBUTES__REPLICATIONENABLE__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT   
 *
 * @BRIEF        Graphics format. 
 *               It defines the pixel format when fetching the graphics 
 *               picture into memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT           BITFIELD(4, 1)
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__POS      1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ENABLE   
 *
 * @BRIEF        Graphics Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ENABLE           BITFIELD(0, 0)
#define DISPC__DISPC_GFX_ATTRIBUTES__ENABLE__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_BUF_THRESHOLD__BUFHIGHTHRESHOLD   
 *
 * @BRIEF        DMA buffer High Threshold                                    
 *                     
 *               Number of 128-bits defining the threshold value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_BUF_THRESHOLD__BUFHIGHTHRESHOLD BITFIELD(31, 16)
#define DISPC__DISPC_GFX_BUF_THRESHOLD__BUFHIGHTHRESHOLD__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_BUF_THRESHOLD__BUFLOWTHRESHOLD   
 *
 * @BRIEF        DMA buffer Low Threshold 
 *               Number of 128-bits defining the threshold value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_BUF_THRESHOLD__BUFLOWTHRESHOLD BITFIELD(15, 0)
#define DISPC__DISPC_GFX_BUF_THRESHOLD__BUFLOWTHRESHOLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_BUF_SIZE_STATUS__BUFSIZE   
 *
 * @BRIEF        DMA buffer Size in number of 128-bits - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_BUF_SIZE_STATUS__BUFSIZE     BITFIELD(15, 0)
#define DISPC__DISPC_GFX_BUF_SIZE_STATUS__BUFSIZE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ROW_INC__ROWINC   
 *
 * @BRIEF        Number of bytes to increment at the end of the row 
 *               Encoded unsigned value  to specify the number of bytes to 
 *               increment at the end of the row in the graphics buffer. 
 *               The value 0 is invalid. The value 1 means next pixel. The 
 *               value 1+n*bpp means increment of n pixels. The value 1- 
 *               (n+1)*bpp means decrement of n pixels. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ROW_INC__ROWINC              BITFIELD(31, 0)
#define DISPC__DISPC_GFX_ROW_INC__ROWINC__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_PIXEL_INC__PIXELINC   
 *
 * @BRIEF        Number of bytes to increment between two pixels.  
 *               Encoded unsigned value (from 1 to 255) to specify the number 
 *               of bytes between two pixels in the graphics buffer. 
 *               The value 0 is invalid. The value 1 means next pixel. The 
 *               value 1+n*bpp means increment of n pixels. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_PIXEL_INC__PIXELINC          BITFIELD(7, 0)
#define DISPC__DISPC_GFX_PIXEL_INC__PIXELINC__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_TABLE_BA__TABLEBA   
 *
 * @BRIEF        Base address of the palette/gamma table buffer (24-bit 
 *               entries in 32-bit containers, aligned on 32-bit boundary). - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_TABLE_BA__TABLEBA            BITFIELD(31, 0)
#define DISPC__DISPC_GFX_TABLE_BA__TABLEBA__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_BA__BA   
 *
 * @BRIEF        Video base address 
 *               Base address of the video buffer (aligned on pixel size 
 *               boundary except in case of RGB24 packed format, 4-pixel 
 *               alignment is required; in case of YUV422, 2-pixel alignment 
 *               is required, and YUV420, byte alignment is supported)). 
 *               It case of YUV 4:2:0 format, it indicates the base address 
 *               of the Y buffer. 
 *               When the TILER is addressed, the bits: 
 *               [28:27] = 0x0 for 8-bit tiled 
 *               [28:27] = 0x1 for 16-bit tiled 
 *               [28:27] = 0x2 for 32-bit tiled 
 *               [28:27] = 0x3 for page mode 
 *               [31:29] = 0x0 for 0-degree view 
 *               [31:29] = 0x1 for 180-degree view + mirroring 
 *               [31:29] = 0x2 for 0-degree view + mirroring 
 *               [31:29] = 0x3 for 180-degree view 
 *               [31:29] = 0x4 for 270-degree view + mirroring 
 *               [31:29] = 0x5 for 270-degree view 
 *               [31:29] = 0x6 for 90-degree view 
 *               [31:29] = 0x7 for 90-degree view + mirroring 
 *               Otherwise the bits indicated the corresponding bit address 
 *               to access the SDRAM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_BA__BA                      BITFIELD(31, 0)
#define DISPC__DISPC_VID1_BA__BA__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_POSITION__POSY   
 *
 * @BRIEF        Y position of the video window #1 
 *               Encoded value (from 0 to 2047) to specify the Y position of 
 *               the video window #1 .The line at the top has the Y-position 
 *               0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_POSITION__POSY              BITFIELD(26, 16)
#define DISPC__DISPC_VID1_POSITION__POSY__POS         16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_POSITION__POSX   
 *
 * @BRIEF        X position of the video window #1 
 *               Encoded value (from 0 to 2047) to specify the X position of 
 *               the video window #1. The first pixel on the left of the 
 *               display screen has the X-position 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_POSITION__POSX              BITFIELD(10, 0)
#define DISPC__DISPC_VID1_POSITION__POSX__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_SIZE__SIZEY   
 *
 * @BRIEF        Number of lines of the video #1 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               lines of the video window #1 (program size -1). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_SIZE__SIZEY                 BITFIELD(26, 16)
#define DISPC__DISPC_VID1_SIZE__SIZEY__POS            16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_SIZE__SIZEX   
 *
 * @BRIEF        Number of pixels of the video window #1 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               pixels of the video window #1 (program size -1). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_SIZE__SIZEX                 BITFIELD(10, 0)
#define DISPC__DISPC_VID1_SIZE__SIZEX__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT2   
 *
 * @BRIEF        It is not used if CHANNELOUT is set to TV.Reserved when 
 *               CHANNELOUT = 1  (should be set to zero) 
 *               wr: immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT2     BITFIELD(31, 30)
#define DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT2__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__BURSTTYPE   
 *
 * @BRIEF        The type of burst can be INCR (incremental) or BLCK (2D 
 *               block). 
 *               The 2D block is required when the TILER is targetted by the 
 *               DMA engine. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__BURSTTYPE       BITFIELD(29, 29)
#define DISPC__DISPC_VID1_ATTRIBUTES__BURSTTYPE__POS  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__PREMULTIPHYALPHA   
 *
 * @BRIEF        The field configures the DISPC VID1 to process incoming data 
 *               as  premultiplied alpha data or non premultiplied alpha 
 *               data.  
 *               Default setting is non premultiplied alpha data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__PREMULTIPHYALPHA BITFIELD(28, 28)
#define DISPC__DISPC_VID1_ATTRIBUTES__PREMULTIPHYALPHA__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ZORDER   
 *
 * @BRIEF        Z-Order defining the priority of the layer compared to 
 *               others when overlaying. It is SW responsibility to ensure 
 *               that each layer connected to the same overlay manager has a 
 *               different z-order value. 
 *               If bit #25 is set to 0, the Zorder bit-field is ignored and 
 *               replaced by the value 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ZORDER          BITFIELD(27, 26)
#define DISPC__DISPC_VID1_ATTRIBUTES__ZORDER__POS     26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ZORDERENABLE   
 *
 * @BRIEF        Z-order Enable. The bit-field Zorder is only used when the 
 *               Z-order is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ZORDERENABLE    BITFIELD(25, 25)
#define DISPC__DISPC_VID1_ATTRIBUTES__ZORDERENABLE__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__SELFREFRESH   
 *
 * @BRIEF        Enables the self refresh of the video window from its own 
 *               DMA buffer only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__SELFREFRESH     BITFIELD(24, 24)
#define DISPC__DISPC_VID1_ATTRIBUTES__SELFREFRESH__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ARBITRATION   
 *
 * @BRIEF        Determines the priority of the video pipeline. 
 *               The video pipeline is one of the high priority pipeline. The 
 *               arbitration gives always the priority first to the high 
 *               priority pipelines using round-robin between them. When 
 *               there is only normal priority pipelines sending requests, 
 *               the round-robin applies between them. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ARBITRATION     BITFIELD(23, 23)
#define DISPC__DISPC_VID1_ATTRIBUTES__ARBITRATION__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__DOUBLESTRIDE   
 *
 * @BRIEF        Determines if the stride for CbCr buffer is the 1x or 2x of 
 *               the Y buffer stride. 
 *               It is only used in case of YUV420. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__DOUBLESTRIDE    BITFIELD(22, 22)
#define DISPC__DISPC_VID1_ATTRIBUTES__DOUBLESTRIDE__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__VERTICALTAPS   
 *
 * @BRIEF        Video Vertical Resize Tap Number. The vertial poly-phase 
 *               filter can be configured in 3-tap or 5-tap configuration. 
 *               According to the number of taps, the maximum input picture 
 *               width is double while using 3-tap compared to 5-tap. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__VERTICALTAPS    BITFIELD(21, 21)
#define DISPC__DISPC_VID1_ATTRIBUTES__VERTICALTAPS__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__BUFPRELOAD   
 *
 * @BRIEF        Video Preload Value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__BUFPRELOAD      BITFIELD(19, 19)
#define DISPC__DISPC_VID1_ATTRIBUTES__BUFPRELOAD__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__SELFREFRESHAUTO   
 *
 * @BRIEF        Automatic self refresh mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__SELFREFRESHAUTO BITFIELD(17, 17)
#define DISPC__DISPC_VID1_ATTRIBUTES__SELFREFRESHAUTO__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT   
 *
 * @BRIEF        Video Channel Out configuration: LCD, WB  or TV.    
 *               wr: immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT      BITFIELD(16, 16)
#define DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__BURSTSIZE   
 *
 * @BRIEF        Video DMA Burst Size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__BURSTSIZE       BITFIELD(15, 14)
#define DISPC__DISPC_VID1_ATTRIBUTES__BURSTSIZE__POS  14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ROTATION   
 *
 * @BRIEF        Video Rotation Flag - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ROTATION        BITFIELD(13, 12)
#define DISPC__DISPC_VID1_ATTRIBUTES__ROTATION__POS   12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FULLRANGE   
 *
 * @BRIEF        Color Space Conversion full range setting. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FULLRANGE       BITFIELD(11, 11)
#define DISPC__DISPC_VID1_ATTRIBUTES__FULLRANGE__POS  11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__REPLICATIONENABLE   
 *
 * @BRIEF        Replication Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__REPLICATIONENABLE BITFIELD(10, 10)
#define DISPC__DISPC_VID1_ATTRIBUTES__REPLICATIONENABLE__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__COLORCONVENABLE   
 *
 * @BRIEF        Enable the color space conversion. The HW does not 
 *               enable/disable the conversion based on the pixel format. 
 *               The bit-field shall be reset when the format is not YUV. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__COLORCONVENABLE BITFIELD(9, 9)
#define DISPC__DISPC_VID1_ATTRIBUTES__COLORCONVENABLE__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__RESIZEENABLE   
 *
 * @BRIEF        Video Resize Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__RESIZEENABLE    BITFIELD(6, 5)
#define DISPC__DISPC_VID1_ATTRIBUTES__RESIZEENABLE__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT   
 *
 * @BRIEF        Video Format. 
 *               It defines the pixel format when fetching the video #1  
 *               picture into memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT          BITFIELD(4, 1)
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ENABLE   
 *
 * @BRIEF        Video Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ENABLE          BITFIELD(0, 0)
#define DISPC__DISPC_VID1_ATTRIBUTES__ENABLE__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_BUF_THRESHOLD__BUFHIGHTHRESHOLD   
 *
 * @BRIEF        Video DMA buffer High Threshold                              
 *                           
 *               Number of 128-bits defining the threshold value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_BUF_THRESHOLD__BUFHIGHTHRESHOLD BITFIELD(31, 16)
#define DISPC__DISPC_VID1_BUF_THRESHOLD__BUFHIGHTHRESHOLD__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_BUF_THRESHOLD__BUFLOWTHRESHOLD   
 *
 * @BRIEF        DMA buffer High Threshold                                   
 *               Number of 128-bits defining the threshold value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_BUF_THRESHOLD__BUFLOWTHRESHOLD BITFIELD(15, 0)
#define DISPC__DISPC_VID1_BUF_THRESHOLD__BUFLOWTHRESHOLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_BUF_SIZE_STATUS__BUFSIZE   
 *
 * @BRIEF        Video#1 DMA buffer Size in number of 128-bits - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_BUF_SIZE_STATUS__BUFSIZE    BITFIELD(15, 0)
#define DISPC__DISPC_VID1_BUF_SIZE_STATUS__BUFSIZE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ROW_INC__ROWINC   
 *
 * @BRIEF        Number of bytes to increment at the end of the row 
 *               Encoded signed value (from -2^31-1 to 2^31) to specify the 
 *               number of bytes to increment at the end of the row in the 
 *               video buffer. 
 *               The value 0 is invalid. The value 1 means next pixel. The 
 *               value 1+n*bpp means increment of n pixels. The value 1- 
 *               (n+1)*bpp means decrement of n pixels. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ROW_INC__ROWINC             BITFIELD(31, 0)
#define DISPC__DISPC_VID1_ROW_INC__ROWINC__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_PIXEL_INC__PIXELINC   
 *
 * @BRIEF        Number of bytes to increment between two pixels. 
 *               Encoded unsigned value (from 1 to 255) to specify the number 
 *               of bytes between two pixels in the video buffer. 
 *               The value 0 is invalid. The value 1 means next pixel. The 
 *               value 1+n*bpp means increment of n pixels.  
 *               For YUV420, Max supported value is 128. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_PIXEL_INC__PIXELINC         BITFIELD(7, 0)
#define DISPC__DISPC_VID1_PIXEL_INC__PIXELINC__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR__FIRVINC   
 *
 * @BRIEF        Vertical increment of the up/down-sampling filter. 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR__FIRVINC                BITFIELD(28, 16)
#define DISPC__DISPC_VID1_FIR__FIRVINC__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR__FIRHINC   
 *
 * @BRIEF        Horizontal increment of the up/down-sampling filter. 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR__FIRHINC                BITFIELD(12, 0)
#define DISPC__DISPC_VID1_FIR__FIRHINC__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_PICTURE_SIZE__ORGSIZEY   
 *
 * @BRIEF        Number of lines of the video picture 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               lines of the video picture in memory (program to value minus 
 *               one). 
 *               When predecimation is set, the value represents the size of 
 *               the image after predecimation but the max size of the 
 *               unpredecimated  image size in memory is  still bounded to 
 *               2exp(11). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_PICTURE_SIZE__ORGSIZEY      BITFIELD(26, 16)
#define DISPC__DISPC_VID1_PICTURE_SIZE__ORGSIZEY__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_PICTURE_SIZE__ORGSIZEX   
 *
 * @BRIEF        Number of pixels of the video picture 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               pixels of the video picture in memory (program to value 
 *               minus one). The size is limited to the size of the line 
 *               buffer of the vertical sampling block in case the video 
 *               picture is processed by the vertical filtering unit. 
 *               (program to value minus one).  
 *               When predecimation is set, the value represents the size of 
 *               the image after predecimation but the max size of the 
 *               unpredecimated  image size in memory is  still bounded  to 
 *               2exp(11). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_PICTURE_SIZE__ORGSIZEX      BITFIELD(10, 0)
#define DISPC__DISPC_VID1_PICTURE_SIZE__ORGSIZEX__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ACCU__VERTICALACCU   
 *
 * @BRIEF        Vertical initialization accu value                         
 *               Encoded value (from -1024  to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ACCU__VERTICALACCU          BITFIELD(26, 16)
#define DISPC__DISPC_VID1_ACCU__VERTICALACCU__POS     16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ACCU__HORIZONTALACCU   
 *
 * @BRIEF        Horizontal initialization accu value                         
 *                                                 
 *               Encoded value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ACCU__HORIZONTALACCU        BITFIELD(10, 0)
#define DISPC__DISPC_VID1_ACCU__HORIZONTALACCU__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_H__FIRHC3   
 *
 * @BRIEF        Signed coefficient C3 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_H__FIRHC3          BITFIELD(31, 24)
#define DISPC__DISPC_VID1_FIR_COEF_H__FIRHC3__POS     24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_H__FIRHC2   
 *
 * @BRIEF        Unsigned coefficient C2 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_H__FIRHC2          BITFIELD(23, 16)
#define DISPC__DISPC_VID1_FIR_COEF_H__FIRHC2__POS     16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_H__FIRHC1   
 *
 * @BRIEF        Signed coefficient C1 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_H__FIRHC1          BITFIELD(15, 8)
#define DISPC__DISPC_VID1_FIR_COEF_H__FIRHC1__POS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_H__FIRHC0   
 *
 * @BRIEF        Signed coefficient C0 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_H__FIRHC0          BITFIELD(7, 0)
#define DISPC__DISPC_VID1_FIR_COEF_H__FIRHC0__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_HV__FIRVC2   
 *
 * @BRIEF        Signed coefficient C2 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_HV__FIRVC2         BITFIELD(31, 24)
#define DISPC__DISPC_VID1_FIR_COEF_HV__FIRVC2__POS    24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_HV__FIRVC1   
 *
 * @BRIEF        Unsigned coefficient C1 for the vertical up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_HV__FIRVC1         BITFIELD(23, 16)
#define DISPC__DISPC_VID1_FIR_COEF_HV__FIRVC1__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_HV__FIRVC0   
 *
 * @BRIEF        Signed coefficient C0 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_HV__FIRVC0         BITFIELD(15, 8)
#define DISPC__DISPC_VID1_FIR_COEF_HV__FIRVC0__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_HV__FIRHC4   
 *
 * @BRIEF        Signed coefficient C4 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_HV__FIRHC4         BITFIELD(7, 0)
#define DISPC__DISPC_VID1_FIR_COEF_HV__FIRHC4__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_CONV_COEF0__RCR   
 *
 * @BRIEF        RCr Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_CONV_COEF0__RCR             BITFIELD(26, 16)
#define DISPC__DISPC_VID1_CONV_COEF0__RCR__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_CONV_COEF0__RY   
 *
 * @BRIEF        RY Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_CONV_COEF0__RY              BITFIELD(10, 0)
#define DISPC__DISPC_VID1_CONV_COEF0__RY__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_CONV_COEF1__GY   
 *
 * @BRIEF        GY Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_CONV_COEF1__GY              BITFIELD(26, 16)
#define DISPC__DISPC_VID1_CONV_COEF1__GY__POS         16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_CONV_COEF1__RCB   
 *
 * @BRIEF        RCb Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_CONV_COEF1__RCB             BITFIELD(10, 0)
#define DISPC__DISPC_VID1_CONV_COEF1__RCB__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_CONV_COEF2__GCB   
 *
 * @BRIEF        GCb Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_CONV_COEF2__GCB             BITFIELD(26, 16)
#define DISPC__DISPC_VID1_CONV_COEF2__GCB__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_CONV_COEF2__GCR   
 *
 * @BRIEF        GCr Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_CONV_COEF2__GCR             BITFIELD(10, 0)
#define DISPC__DISPC_VID1_CONV_COEF2__GCR__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_CONV_COEF3__BCR   
 *
 * @BRIEF        BCr coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_CONV_COEF3__BCR             BITFIELD(26, 16)
#define DISPC__DISPC_VID1_CONV_COEF3__BCR__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_CONV_COEF3__BY   
 *
 * @BRIEF        BY coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_CONV_COEF3__BY              BITFIELD(10, 0)
#define DISPC__DISPC_VID1_CONV_COEF3__BY__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_CONV_COEF4__BCB   
 *
 * @BRIEF        BCb Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_CONV_COEF4__BCB             BITFIELD(10, 0)
#define DISPC__DISPC_VID1_CONV_COEF4__BCB__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_BA__BA   
 *
 * @BRIEF        Video base address 
 *               Base address of the video buffer (aligned on pixel size 
 *               boundary except in case of RGB24 packed format, 4-pixel 
 *               alignment is required; in case of YUV422, 2-pixel alignment 
 *               is required, and YUV420, byte alignment is supported)). 
 *               It case of YUV 4:2:0 format, it indicates the base address 
 *               of the Y buffer. 
 *               When the TILER is addressed, the bits: 
 *               [28:27] = 0x0 for 8-bit tiled 
 *               [28:27] = 0x1 for 16-bit tiled 
 *               [28:27] = 0x2 for 32-bit tiled 
 *               [28:27] = 0x3 for page mode 
 *               [31:29] = 0x0 for 0-degree view 
 *               [31:29] = 0x1 for 180-degree view + mirroring 
 *               [31:29] = 0x2 for 0-degree view + mirroring 
 *               [31:29] = 0x3 for 180-degree view 
 *               [31:29] = 0x4 for 270-degree view + mirroring 
 *               [31:29] = 0x5 for 270-degree view 
 *               [31:29] = 0x6 for 90-degree view 
 *               [31:29] = 0x7 for 90-degree view + mirroring 
 *               Otherwise the bits indicated the corresponding bit address 
 *               to access the SDRAM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_BA__BA                      BITFIELD(31, 0)
#define DISPC__DISPC_VID2_BA__BA__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_POSITION__POSY   
 *
 * @BRIEF        Y position of the video window #2 
 *               Encoded value (from 0 to 2047) to specify the Y position of 
 *               the video window #2 .The line at the top has the Y-position 
 *               0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_POSITION__POSY              BITFIELD(26, 16)
#define DISPC__DISPC_VID2_POSITION__POSY__POS         16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_POSITION__POSX   
 *
 * @BRIEF        X position of the video window #2 
 *               Encoded value (from 0 to 2047) to specify the X position of 
 *               the video window #2. The first pixel on the left of the 
 *               display screen has the X-position 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_POSITION__POSX              BITFIELD(10, 0)
#define DISPC__DISPC_VID2_POSITION__POSX__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_SIZE__SIZEY   
 *
 * @BRIEF        Number of lines of the video #2 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               lines of the video window #2 (program size -1). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_SIZE__SIZEY                 BITFIELD(26, 16)
#define DISPC__DISPC_VID2_SIZE__SIZEY__POS            16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_SIZE__SIZEX   
 *
 * @BRIEF        Number of pixels of the video window #2 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               pixels of the video window #2 (program size -1). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_SIZE__SIZEX                 BITFIELD(10, 0)
#define DISPC__DISPC_VID2_SIZE__SIZEX__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT2   
 *
 * @BRIEF        It is not used if CHANNELOUT is set to TV.. Reserved when 
 *               CHANNELOUT = 1 (should set to zero) 
 *               wr: immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT2     BITFIELD(31, 30)
#define DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT2__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__BURSTTYPE   
 *
 * @BRIEF        The type of burst can be INCR (incremental) or BLCK (2D 
 *               block). 
 *               The 2D block is required when the TILER is targetted by the 
 *               DMA engine. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__BURSTTYPE       BITFIELD(29, 29)
#define DISPC__DISPC_VID2_ATTRIBUTES__BURSTTYPE__POS  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__PREMULTIPLYALPHA   
 *
 * @BRIEF        The field configures the DISPC VID2 to process incoming data 
 *               as  premultiplied alpha data or non premultiplied alpha 
 *               data.  
 *               Default setting is non premultiplied alpha data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__PREMULTIPLYALPHA BITFIELD(28, 28)
#define DISPC__DISPC_VID2_ATTRIBUTES__PREMULTIPLYALPHA__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ZORDER   
 *
 * @BRIEF        Z-Order defining the priority of the layer compared to 
 *               others when overlaying. It is SW responsibility to ensure 
 *               that each layer connected to the same overlay manager has a 
 *               different z-order value. 
 *               If bit #25 is set to 0, the Zorder bit-field is ignored and 
 *               replaced by the value 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ZORDER          BITFIELD(27, 26)
#define DISPC__DISPC_VID2_ATTRIBUTES__ZORDER__POS     26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ZORDERENABLE   
 *
 * @BRIEF        Z-order Enable. The bit-field Zorder is only used when the 
 *               Z-order is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ZORDERENABLE    BITFIELD(25, 25)
#define DISPC__DISPC_VID2_ATTRIBUTES__ZORDERENABLE__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__SELFREFRESH   
 *
 * @BRIEF        Enables the self refresh of the video window from its own 
 *               DMA buffer only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__SELFREFRESH     BITFIELD(24, 24)
#define DISPC__DISPC_VID2_ATTRIBUTES__SELFREFRESH__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ARBITRATION   
 *
 * @BRIEF        Determines the priority of the video pipeline. 
 *               The video pipeline is one of the high priority pipeline. The 
 *               arbitration gives always the priority first to the high 
 *               priority pipelines using round-robin between them. When 
 *               there is only normal priority pipelines sending requests, 
 *               the round-robin applies between them. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ARBITRATION     BITFIELD(23, 23)
#define DISPC__DISPC_VID2_ATTRIBUTES__ARBITRATION__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__DOUBLESTRIDE   
 *
 * @BRIEF        Determines if the stride for CbCr buffer is the 1x or 2x of 
 *               the Y buffer stride. 
 *               It is only used in case of YUV420. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__DOUBLESTRIDE    BITFIELD(22, 22)
#define DISPC__DISPC_VID2_ATTRIBUTES__DOUBLESTRIDE__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__VERTICALTAPS   
 *
 * @BRIEF        Video Vertical Resize Tap Number - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__VERTICALTAPS    BITFIELD(21, 21)
#define DISPC__DISPC_VID2_ATTRIBUTES__VERTICALTAPS__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__BUFPRELOAD   
 *
 * @BRIEF        Video Preload Value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__BUFPRELOAD      BITFIELD(19, 19)
#define DISPC__DISPC_VID2_ATTRIBUTES__BUFPRELOAD__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__SELFREFRESHAUTO   
 *
 * @BRIEF        Automatic self refresh mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__SELFREFRESHAUTO BITFIELD(17, 17)
#define DISPC__DISPC_VID2_ATTRIBUTES__SELFREFRESHAUTO__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT   
 *
 * @BRIEF        Video Channel Out configuration: LCD, WB or TV.    
 *               wr: immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT      BITFIELD(16, 16)
#define DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__BURSTSIZE   
 *
 * @BRIEF        Video DMA Burst Size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__BURSTSIZE       BITFIELD(15, 14)
#define DISPC__DISPC_VID2_ATTRIBUTES__BURSTSIZE__POS  14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ROTATION   
 *
 * @BRIEF        Video Rotation Flag - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ROTATION        BITFIELD(13, 12)
#define DISPC__DISPC_VID2_ATTRIBUTES__ROTATION__POS   12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FULLRANGE   
 *
 * @BRIEF        Color Space Conversion full range setting. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FULLRANGE       BITFIELD(11, 11)
#define DISPC__DISPC_VID2_ATTRIBUTES__FULLRANGE__POS  11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__REPLICATIONENABLE   
 *
 * @BRIEF        Replication Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__REPLICATIONENABLE BITFIELD(10, 10)
#define DISPC__DISPC_VID2_ATTRIBUTES__REPLICATIONENABLE__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__COLORCONVENABLE   
 *
 * @BRIEF        Enable the color space conversion. The HW does not 
 *               enable/disable the conversion based on the pixel format. 
 *               The bit-field shall be reset when the format is not YUV. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__COLORCONVENABLE BITFIELD(9, 9)
#define DISPC__DISPC_VID2_ATTRIBUTES__COLORCONVENABLE__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__RESIZEENABLE   
 *
 * @BRIEF        Video Resize Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__RESIZEENABLE    BITFIELD(6, 5)
#define DISPC__DISPC_VID2_ATTRIBUTES__RESIZEENABLE__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT   
 *
 * @BRIEF        Video Format. 
 *               It defines the pixel format when fetching the video #2  
 *               picture into memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT          BITFIELD(4, 1)
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ENABLE   
 *
 * @BRIEF        VidEnable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ENABLE          BITFIELD(0, 0)
#define DISPC__DISPC_VID2_ATTRIBUTES__ENABLE__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_BUF_THRESHOLD__BUFHIGHTHRESHOLD   
 *
 * @BRIEF        DMA buffer High Threshold                                    
 *                     
 *               Number of 128-bits defining the threshold value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_BUF_THRESHOLD__BUFHIGHTHRESHOLD BITFIELD(31, 16)
#define DISPC__DISPC_VID2_BUF_THRESHOLD__BUFHIGHTHRESHOLD__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_BUF_THRESHOLD__BUFLOWTHRESHOLD   
 *
 * @BRIEF        DMA buffer High Threshold                                   
 *               Number of 128-bits defining the threshold value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_BUF_THRESHOLD__BUFLOWTHRESHOLD BITFIELD(15, 0)
#define DISPC__DISPC_VID2_BUF_THRESHOLD__BUFLOWTHRESHOLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_BUF_SIZE_STATUS__BUFSIZE   
 *
 * @BRIEF        DMA buffer Size in number of 128-bits - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_BUF_SIZE_STATUS__BUFSIZE    BITFIELD(15, 0)
#define DISPC__DISPC_VID2_BUF_SIZE_STATUS__BUFSIZE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ROW_INC__ROWINC   
 *
 * @BRIEF        Number of bytes to increment at the end of the row 
 *               Encoded signed value (from -2^31-1 to 2^31) to specify the 
 *               number of bytes to increment at the end of the row in the 
 *               video buffer. 
 *               The value 0 is invalid. The value 1 means next pixel. The 
 *               value 1+n*bpp means increment of n pixels. The value 1- 
 *               (n+1)*bpp means decrement of n pixels. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ROW_INC__ROWINC             BITFIELD(31, 0)
#define DISPC__DISPC_VID2_ROW_INC__ROWINC__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_PIXEL_INC__PIXELINC   
 *
 * @BRIEF        Number of bytes to increment between two pixels. 
 *               Encoded unsigned value (from 1 to 255) to specify the number 
 *               of bytes between two pixels in the video buffer. 
 *               The value 0 is invalid. The value 1 means next pixel. The 
 *               value 1+n*bpp means increment of n pixels.  
 *               For YUV420, Max supported value is 128. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_PIXEL_INC__PIXELINC         BITFIELD(7, 0)
#define DISPC__DISPC_VID2_PIXEL_INC__PIXELINC__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR__FIRVINC   
 *
 * @BRIEF        Vertical increment of the up/down-sampling filter 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR__FIRVINC                BITFIELD(28, 16)
#define DISPC__DISPC_VID2_FIR__FIRVINC__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR__FIRHINC   
 *
 * @BRIEF        Horizontal increment of the up/down-sampling filter 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR__FIRHINC                BITFIELD(12, 0)
#define DISPC__DISPC_VID2_FIR__FIRHINC__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_PICTURE_SIZE__ORGSIZEY   
 *
 * @BRIEF        Number of lines of the video picture 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               lines of the video picture in memory (program to value minus 
 *               one). 
 *               When predecimation is set, the value represents the size of 
 *               the image after predecimation but the max size of the 
 *               unpredecimated  image size in memory is  still bounded 
 *               2exp(11). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_PICTURE_SIZE__ORGSIZEY      BITFIELD(26, 16)
#define DISPC__DISPC_VID2_PICTURE_SIZE__ORGSIZEY__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_PICTURE_SIZE__ORGSIZEX   
 *
 * @BRIEF        Number of pixels of the video picture 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               pixels of the video picture in memory (program to value 
 *               minus one). The size is limited to the size of the line 
 *               buffer of the vertical sampling block in case the video 
 *               picture is processed by the vertical filtering unit. 
 *               (program to value minus one).  
 *               When predecimation is set, the value represents the size of 
 *               the image after predecimation but the max size of the 
 *               unpredecimated  image size in memory is  still bounded 
 *               2exp(11). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_PICTURE_SIZE__ORGSIZEX      BITFIELD(10, 0)
#define DISPC__DISPC_VID2_PICTURE_SIZE__ORGSIZEX__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ACCU__VERTICALACCU   
 *
 * @BRIEF        Vertical initialization accu value                         
 *               Encoded value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ACCU__VERTICALACCU          BITFIELD(26, 16)
#define DISPC__DISPC_VID2_ACCU__VERTICALACCU__POS     16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ACCU__HORIZONTALACCU   
 *
 * @BRIEF        Horizontal initialization accu value                         
 *                                                 
 *               Encoded value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ACCU__HORIZONTALACCU        BITFIELD(10, 0)
#define DISPC__DISPC_VID2_ACCU__HORIZONTALACCU__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_H__FIRHC3   
 *
 * @BRIEF        Signed coefficient C3 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_H__FIRHC3          BITFIELD(31, 24)
#define DISPC__DISPC_VID2_FIR_COEF_H__FIRHC3__POS     24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_H__FIRHC2   
 *
 * @BRIEF        Unsigned coefficient C2 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_H__FIRHC2          BITFIELD(23, 16)
#define DISPC__DISPC_VID2_FIR_COEF_H__FIRHC2__POS     16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_H__FIRHC1   
 *
 * @BRIEF        Signed coefficient C1 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_H__FIRHC1          BITFIELD(15, 8)
#define DISPC__DISPC_VID2_FIR_COEF_H__FIRHC1__POS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_H__FIRHC0   
 *
 * @BRIEF        Signed coefficient C0 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_H__FIRHC0          BITFIELD(7, 0)
#define DISPC__DISPC_VID2_FIR_COEF_H__FIRHC0__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_HV__FIRVC2   
 *
 * @BRIEF        Signed coefficient C2 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_HV__FIRVC2         BITFIELD(31, 24)
#define DISPC__DISPC_VID2_FIR_COEF_HV__FIRVC2__POS    24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_HV__FIRVC1   
 *
 * @BRIEF        Unsigned coefficient C1 for the vertical up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_HV__FIRVC1         BITFIELD(23, 16)
#define DISPC__DISPC_VID2_FIR_COEF_HV__FIRVC1__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_HV__FIRVC0   
 *
 * @BRIEF        Signed coefficient C0 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_HV__FIRVC0         BITFIELD(15, 8)
#define DISPC__DISPC_VID2_FIR_COEF_HV__FIRVC0__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_HV__FIRHC4   
 *
 * @BRIEF        Signed coefficient C4 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_HV__FIRHC4         BITFIELD(7, 0)
#define DISPC__DISPC_VID2_FIR_COEF_HV__FIRHC4__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_CONV_COEF0__RCR   
 *
 * @BRIEF        RCr Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_CONV_COEF0__RCR             BITFIELD(26, 16)
#define DISPC__DISPC_VID2_CONV_COEF0__RCR__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_CONV_COEF0__RY   
 *
 * @BRIEF        RY Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_CONV_COEF0__RY              BITFIELD(10, 0)
#define DISPC__DISPC_VID2_CONV_COEF0__RY__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_CONV_COEF1__GY   
 *
 * @BRIEF        GY Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_CONV_COEF1__GY              BITFIELD(26, 16)
#define DISPC__DISPC_VID2_CONV_COEF1__GY__POS         16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_CONV_COEF1__RCB   
 *
 * @BRIEF        RCb Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_CONV_COEF1__RCB             BITFIELD(10, 0)
#define DISPC__DISPC_VID2_CONV_COEF1__RCB__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_CONV_COEF2__GCB   
 *
 * @BRIEF        GCb Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_CONV_COEF2__GCB             BITFIELD(26, 16)
#define DISPC__DISPC_VID2_CONV_COEF2__GCB__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_CONV_COEF2__GCR   
 *
 * @BRIEF        GCr Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_CONV_COEF2__GCR             BITFIELD(10, 0)
#define DISPC__DISPC_VID2_CONV_COEF2__GCR__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_CONV_COEF3__BCR   
 *
 * @BRIEF        BCr coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_CONV_COEF3__BCR             BITFIELD(26, 16)
#define DISPC__DISPC_VID2_CONV_COEF3__BCR__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_CONV_COEF3__BY   
 *
 * @BRIEF        BY coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_CONV_COEF3__BY              BITFIELD(10, 0)
#define DISPC__DISPC_VID2_CONV_COEF3__BY__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_CONV_COEF4__BCB   
 *
 * @BRIEF        BCb Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_CONV_COEF4__BCB             BITFIELD(10, 0)
#define DISPC__DISPC_VID2_CONV_COEF4__BCB__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA1_CYCLE1__BITALIGNMENTPIXEL2   
 *
 * @BRIEF        Bit alignment                                                
 *                             
 *               Alignment of the bits from pixel#2 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA1_CYCLE1__BITALIGNMENTPIXEL2 BITFIELD(27, 24)
#define DISPC__DISPC_DATA1_CYCLE1__BITALIGNMENTPIXEL2__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA1_CYCLE1__NBBITSPIXEL2   
 *
 * @BRIEF        Number of bits                                               
 *                             
 *               Number of bits from the pixel #2 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA1_CYCLE1__NBBITSPIXEL2       BITFIELD(20, 16)
#define DISPC__DISPC_DATA1_CYCLE1__NBBITSPIXEL2__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA1_CYCLE1__BITALIGNMENTPIXEL1   
 *
 * @BRIEF        Bit alignment                                                
 *                              
 *               Alignment of the bits from pixel#1 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA1_CYCLE1__BITALIGNMENTPIXEL1 BITFIELD(11, 8)
#define DISPC__DISPC_DATA1_CYCLE1__BITALIGNMENTPIXEL1__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA1_CYCLE1__NBBITSPIXEL1   
 *
 * @BRIEF        Number of bits                                               
 *                            
 *               Number of bits from the pixel #1 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA1_CYCLE1__NBBITSPIXEL1       BITFIELD(4, 0)
#define DISPC__DISPC_DATA1_CYCLE1__NBBITSPIXEL1__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA1_CYCLE2__BITALIGNMENTPIXEL2   
 *
 * @BRIEF        Bit alignment 
 *               Alignment of the bits from pixel#2 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA1_CYCLE2__BITALIGNMENTPIXEL2 BITFIELD(27, 24)
#define DISPC__DISPC_DATA1_CYCLE2__BITALIGNMENTPIXEL2__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA1_CYCLE2__NBBITSPIXEL2   
 *
 * @BRIEF        Number of bits 
 *               Number of bits from the pixel #2 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA1_CYCLE2__NBBITSPIXEL2       BITFIELD(20, 16)
#define DISPC__DISPC_DATA1_CYCLE2__NBBITSPIXEL2__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA1_CYCLE2__BITALIGNMENTPIXEL1   
 *
 * @BRIEF        Bit alignment 
 *               Alignment of the bits from pixel#1 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA1_CYCLE2__BITALIGNMENTPIXEL1 BITFIELD(11, 8)
#define DISPC__DISPC_DATA1_CYCLE2__BITALIGNMENTPIXEL1__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA1_CYCLE2__NBBITSPIXEL1   
 *
 * @BRIEF        Number of bits 
 *               Number of bits from the pixel #1 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA1_CYCLE2__NBBITSPIXEL1       BITFIELD(4, 0)
#define DISPC__DISPC_DATA1_CYCLE2__NBBITSPIXEL1__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA1_CYCLE3__BITALIGNMENTPIXEL2   
 *
 * @BRIEF        Bit alignment 
 *               Alignment of the bits from pixel#2 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA1_CYCLE3__BITALIGNMENTPIXEL2 BITFIELD(27, 24)
#define DISPC__DISPC_DATA1_CYCLE3__BITALIGNMENTPIXEL2__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA1_CYCLE3__NBBITSPIXEL2   
 *
 * @BRIEF        Number of bits 
 *               Number of bits from the pixel #2 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA1_CYCLE3__NBBITSPIXEL2       BITFIELD(20, 16)
#define DISPC__DISPC_DATA1_CYCLE3__NBBITSPIXEL2__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA1_CYCLE3__BITALIGNMENTPIXEL1   
 *
 * @BRIEF        Bit alignment 
 *               Alignment of the bits from pixel#1 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA1_CYCLE3__BITALIGNMENTPIXEL1 BITFIELD(11, 8)
#define DISPC__DISPC_DATA1_CYCLE3__BITALIGNMENTPIXEL1__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA1_CYCLE3__NBBITSPIXEL1   
 *
 * @BRIEF        Number of bits 
 *               Number of bits from the pixel #1 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA1_CYCLE3__NBBITSPIXEL1       BITFIELD(4, 0)
#define DISPC__DISPC_DATA1_CYCLE3__NBBITSPIXEL1__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_V__FIRVC22   
 *
 * @BRIEF        Signed coefficient C22 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_V__FIRVC22         BITFIELD(15, 8)
#define DISPC__DISPC_VID1_FIR_COEF_V__FIRVC22__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_V__FIRVC00   
 *
 * @BRIEF        Signed coefficient C00 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_V__FIRVC00         BITFIELD(7, 0)
#define DISPC__DISPC_VID1_FIR_COEF_V__FIRVC00__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_V__FIRVC22   
 *
 * @BRIEF        Signed coefficient C22 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_V__FIRVC22         BITFIELD(15, 8)
#define DISPC__DISPC_VID2_FIR_COEF_V__FIRVC22__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_V__FIRVC00   
 *
 * @BRIEF        Signed coefficient C00 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_V__FIRVC00         BITFIELD(7, 0)
#define DISPC__DISPC_VID2_FIR_COEF_V__FIRVC00__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR1_COEF_R__RR   
 *
 * @BRIEF        RR Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR1_COEF_R__RR                  BITFIELD(31, 22)
#define DISPC__DISPC_CPR1_COEF_R__RR__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR1_COEF_R__RG   
 *
 * @BRIEF        RG Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR1_COEF_R__RG                  BITFIELD(20, 11)
#define DISPC__DISPC_CPR1_COEF_R__RG__POS             11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR1_COEF_R__RB   
 *
 * @BRIEF        RB Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR1_COEF_R__RB                  BITFIELD(9, 0)
#define DISPC__DISPC_CPR1_COEF_R__RB__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR1_COEF_G__GR   
 *
 * @BRIEF        GR Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR1_COEF_G__GR                  BITFIELD(31, 22)
#define DISPC__DISPC_CPR1_COEF_G__GR__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR1_COEF_G__GG   
 *
 * @BRIEF        GG Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR1_COEF_G__GG                  BITFIELD(20, 11)
#define DISPC__DISPC_CPR1_COEF_G__GG__POS             11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR1_COEF_G__GB   
 *
 * @BRIEF        GB Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR1_COEF_G__GB                  BITFIELD(9, 0)
#define DISPC__DISPC_CPR1_COEF_G__GB__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR1_COEF_B__BR   
 *
 * @BRIEF        BR Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR1_COEF_B__BR                  BITFIELD(31, 22)
#define DISPC__DISPC_CPR1_COEF_B__BR__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR1_COEF_B__BG   
 *
 * @BRIEF        BG Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR1_COEF_B__BG                  BITFIELD(20, 11)
#define DISPC__DISPC_CPR1_COEF_B__BG__POS             11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR1_COEF_B__BB   
 *
 * @BRIEF        BB Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR1_COEF_B__BB                  BITFIELD(9, 0)
#define DISPC__DISPC_CPR1_COEF_B__BB__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_PRELOAD__PRELOAD   
 *
 * @BRIEF        DMA buffer preload value 
 *               Number of 128-bit words defining the preload value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_PRELOAD__PRELOAD             BITFIELD(11, 0)
#define DISPC__DISPC_GFX_PRELOAD__PRELOAD__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_PRELOAD__PRELOAD   
 *
 * @BRIEF        DMA buffer preload value 
 *               Number of 128-bit words defining the preload value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_PRELOAD__PRELOAD            BITFIELD(11, 0)
#define DISPC__DISPC_VID1_PRELOAD__PRELOAD__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_PRELOAD__PRELOAD   
 *
 * @BRIEF        DMA buffer preload value 
 *               Number of 128-bit words defining the preload value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_PRELOAD__PRELOAD            BITFIELD(11, 0)
#define DISPC__DISPC_VID2_PRELOAD__PRELOAD__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__SPATIALTEMPORALDITHERINGFRAMES   
 *
 * @BRIEF        Spatial/Temporal dithering number of frames for the 
 *               secondary LCD output 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__SPATIALTEMPORALDITHERINGFRAMES BITFIELD(31, 30)
#define DISPC__DISPC_CONTROL2__SPATIALTEMPORALDITHERINGFRAMES__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMUNUSEDBITS   
 *
 * @BRIEF        State of unused bits (TDM mode only) for the secondary LCD 
 *               output 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMUNUSEDBITS          BITFIELD(26, 25)
#define DISPC__DISPC_CONTROL2__TDMUNUSEDBITS__POS     25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMCYCLEFORMAT   
 *
 * @BRIEF        Cycle format (TDM mode only) for the secondary LCD output 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMCYCLEFORMAT         BITFIELD(24, 23)
#define DISPC__DISPC_CONTROL2__TDMCYCLEFORMAT__POS    23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMPARALLELMODE   
 *
 * @BRIEF        Output Interface width (TDM mode only) for the secondary LCD 
 *               output 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMPARALLELMODE        BITFIELD(22, 21)
#define DISPC__DISPC_CONTROL2__TDMPARALLELMODE__POS   21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMENABLE   
 *
 * @BRIEF        Enable the multiple cycle format (TDM mode only used for 
 *               Active matrix mode with the RFBI enable bit off) for the 
 *               secondary LCD output 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMENABLE              BITFIELD(20, 20)
#define DISPC__DISPC_CONTROL2__TDMENABLE__POS         20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TVOVERLAYOPTIMIZATION   
 *
 * @BRIEF        Overlay Optimization for the TV output 
 *               wr: VFP or EVSYNC or when DISPC_CONTROL2.GOWB is set to 1 by 
 *               SW and current WB frame is finished (no more data in the 
 *               write-back pipeline). The synchronization event is defined 
 *               based on the output using the pipeline: primary LCD, 
 *               secondary LCD, TV output or write-back to the memory - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TVOVERLAYOPTIMIZATION  BITFIELD(13, 13)
#define DISPC__DISPC_CONTROL2__TVOVERLAYOPTIMIZATION__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__OVERLAYOPTIMIZATION   
 *
 * @BRIEF        Overlay Optimization for the secondary LCD output 
 *               wr: VFP or EVSYNC or when DISPC_CONTROL2.GOWB is set to 1 by 
 *               SW and current WB frame is finished (no more data in the 
 *               write-back pipeline). The synchronization event is defined 
 *               based on the output using the pipeline: primary LCD, 
 *               secondary LCD, TV output or write-back to the memory - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__OVERLAYOPTIMIZATION    BITFIELD(12, 12)
#define DISPC__DISPC_CONTROL2__OVERLAYOPTIMIZATION__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__STALLMODE   
 *
 * @BRIEF        STALL Mode for the secondary LCD output 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__STALLMODE              BITFIELD(11, 11)
#define DISPC__DISPC_CONTROL2__STALLMODE__POS         11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TFTDATALINES   
 *
 * @BRIEF        Number of lines of the secondary LCD interface 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TFTDATALINES           BITFIELD(9, 8)
#define DISPC__DISPC_CONTROL2__TFTDATALINES__POS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__STDITHERENABLE   
 *
 * @BRIEF        Spatial Temporal dithering enable  for the secondary LCD 
 *               output 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__STDITHERENABLE         BITFIELD(7, 7)
#define DISPC__DISPC_CONTROL2__STDITHERENABLE__POS    7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__GOWB   
 *
 * @BRIEF        GO Command for the write-back output. It is used to 
 *               synchronized the pipelines (graphics and/or video ones) 
 *               associated with the write-back output to the memory. 
 *               wr:immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__GOWB                   BITFIELD(6, 6)
#define DISPC__DISPC_CONTROL2__GOWB__POS              6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__GOLCD   
 *
 * @BRIEF        GO Command for the secondary LCD output. It is used to 
 *               synchronized the pipelines (graphics and/or video ones) 
 *               associated with the secondary LCD output. 
 *               wr:immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__GOLCD                  BITFIELD(5, 5)
#define DISPC__DISPC_CONTROL2__GOLCD__POS             5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__M8B   
 *
 * @BRIEF        Mono 8-bit mode  of the secondary LCD 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__M8B                    BITFIELD(4, 4)
#define DISPC__DISPC_CONTROL2__M8B__POS               4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__STNTFT   
 *
 * @BRIEF        LCD Display type of the secondary LCD 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__STNTFT                 BITFIELD(3, 3)
#define DISPC__DISPC_CONTROL2__STNTFT__POS            3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__MONOCOLOR   
 *
 * @BRIEF        Monochrome/Color selection for the secondary LCD 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__MONOCOLOR              BITFIELD(2, 2)
#define DISPC__DISPC_CONTROL2__MONOCOLOR__POS         2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__LCDENABLE   
 *
 * @BRIEF        Enable the secondary LCD output 
 *               wr:immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__LCDENABLE              BITFIELD(0, 0)
#define DISPC__DISPC_CONTROL2__LCDENABLE__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ACCU__VERTICALACCU   
 *
 * @BRIEF        Vertical initialization accu value                         
 *               Encoded value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ACCU__VERTICALACCU          BITFIELD(26, 16)
#define DISPC__DISPC_VID3_ACCU__VERTICALACCU__POS     16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ACCU__HORIZONTALACCU   
 *
 * @BRIEF        Horizontal initialization accu value                         
 *                                                 
 *               Encoded value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ACCU__HORIZONTALACCU        BITFIELD(10, 0)
#define DISPC__DISPC_VID3_ACCU__HORIZONTALACCU__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_BA__BA   
 *
 * @BRIEF        Video base address 
 *               Base address of the video buffer (aligned on pixel size 
 *               boundary except in case of RGB24 packed format, 4-pixel 
 *               alignment is required; in case of YUV422, 2-pixel alignment 
 *               is required, and YUV420, byte alignment is supported)). 
 *               It case of YUV 4:2:0 format, it indicates the base address 
 *               of the Y buffer. 
 *               When the TILER is addressed, the bits: 
 *               [28:27] = 0x0 for 8-bit tiled 
 *               [28:27] = 0x1 for 16-bit tiled 
 *               [28:27] = 0x2 for 32-bit tiled 
 *               [28:27] = 0x3 for page mode 
 *               [31:29] = 0x0 for 0-degree view 
 *               [31:29] = 0x1 for 180-degree view + mirroring 
 *               [31:29] = 0x2 for 0-degree view + mirroring 
 *               [31:29] = 0x3 for 180-degree view 
 *               [31:29] = 0x4 for 270-degree view + mirroring 
 *               [31:29] = 0x5 for 270-degree view 
 *               [31:29] = 0x6 for 90-degree view 
 *               [31:29] = 0x7 for 90-degree view + mirroring 
 *               Otherwise the bits indicated the corresponding bit address 
 *               to access the SDRAM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_BA__BA                      BITFIELD(31, 0)
#define DISPC__DISPC_VID3_BA__BA__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_H__FIRHC3   
 *
 * @BRIEF        Signed coefficient C3 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_H__FIRHC3          BITFIELD(31, 24)
#define DISPC__DISPC_VID3_FIR_COEF_H__FIRHC3__POS     24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_H__FIRHC2   
 *
 * @BRIEF        Unsigned coefficient C2 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_H__FIRHC2          BITFIELD(23, 16)
#define DISPC__DISPC_VID3_FIR_COEF_H__FIRHC2__POS     16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_H__FIRHC1   
 *
 * @BRIEF        Signed coefficient C1 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_H__FIRHC1          BITFIELD(15, 8)
#define DISPC__DISPC_VID3_FIR_COEF_H__FIRHC1__POS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_H__FIRHC0   
 *
 * @BRIEF        Signed coefficient C0 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_H__FIRHC0          BITFIELD(7, 0)
#define DISPC__DISPC_VID3_FIR_COEF_H__FIRHC0__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_HV__FIRVC2   
 *
 * @BRIEF        Signed coefficient C2 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_HV__FIRVC2         BITFIELD(31, 24)
#define DISPC__DISPC_VID3_FIR_COEF_HV__FIRVC2__POS    24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_HV__FIRVC1   
 *
 * @BRIEF        Unsigned coefficient C1 for the vertical up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_HV__FIRVC1         BITFIELD(23, 16)
#define DISPC__DISPC_VID3_FIR_COEF_HV__FIRVC1__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_HV__FIRVC0   
 *
 * @BRIEF        Signed coefficient C0 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_HV__FIRVC0         BITFIELD(15, 8)
#define DISPC__DISPC_VID3_FIR_COEF_HV__FIRVC0__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_HV__FIRHC4   
 *
 * @BRIEF        Signed coefficient C4 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_HV__FIRHC4         BITFIELD(7, 0)
#define DISPC__DISPC_VID3_FIR_COEF_HV__FIRHC4__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_V__FIRVC22   
 *
 * @BRIEF        Signed coefficient C22 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_V__FIRVC22         BITFIELD(15, 8)
#define DISPC__DISPC_VID3_FIR_COEF_V__FIRVC22__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_V__FIRVC00   
 *
 * @BRIEF        Signed coefficient C00 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_V__FIRVC00         BITFIELD(7, 0)
#define DISPC__DISPC_VID3_FIR_COEF_V__FIRVC00__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT2   
 *
 * @BRIEF        It is not used if CHANNELOUT is set to TV.. Reserved when 
 *               CHANNELOUT = 1 (should be set to zero) 
 *               wr: immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT2     BITFIELD(31, 30)
#define DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT2__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__BURSTTYPE   
 *
 * @BRIEF        The type of burst can be INCR (incremental) or BLCK (2D 
 *               block). 
 *               The 2D block is required when the TILER is targetted by the 
 *               DMA engine. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__BURSTTYPE       BITFIELD(29, 29)
#define DISPC__DISPC_VID3_ATTRIBUTES__BURSTTYPE__POS  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__PREMULTIPLYALPHA   
 *
 * @BRIEF        The field configures the DISPC VID3 to process incoming data 
 *               as  premultiplied alpha data or non premultiplied alpha 
 *               data.  
 *               Default setting is non premultiplied alpha data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__PREMULTIPLYALPHA BITFIELD(28, 28)
#define DISPC__DISPC_VID3_ATTRIBUTES__PREMULTIPLYALPHA__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ZORDER   
 *
 * @BRIEF        Z-Order defining the priority of the layer compared to 
 *               others when overlaying. It is SW responsibility to ensure 
 *               that each layer connected to the same overlay manager has a 
 *               different z-order value. 
 *               If bit #25 is set to 0, the Zorder bit-field is ignored and 
 *               replaced by the value 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ZORDER          BITFIELD(27, 26)
#define DISPC__DISPC_VID3_ATTRIBUTES__ZORDER__POS     26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ZORDERENABLE   
 *
 * @BRIEF        Z-order Enable. The bit-field Zorder is only used when the 
 *               Z-order is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ZORDERENABLE    BITFIELD(25, 25)
#define DISPC__DISPC_VID3_ATTRIBUTES__ZORDERENABLE__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__SELFREFRESH   
 *
 * @BRIEF        Enables the self refresh of the video window from its own 
 *               DMA buffer only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__SELFREFRESH     BITFIELD(24, 24)
#define DISPC__DISPC_VID3_ATTRIBUTES__SELFREFRESH__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ARBITRATION   
 *
 * @BRIEF        Determines the priority of the video pipeline. 
 *               The video pipeline is one of the high priority pipeline. The 
 *               arbitration gives always the priority first to the high 
 *               priority pipelines using round-robin between them. When 
 *               there is only normal priority pipelines sending requests, 
 *               the round-robin applies between them. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ARBITRATION     BITFIELD(23, 23)
#define DISPC__DISPC_VID3_ATTRIBUTES__ARBITRATION__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__DOUBLESTRIDE   
 *
 * @BRIEF        Determines if the stride for CbCr buffer is the 1x or 2x of 
 *               the Y buffer stride. 
 *               It is only used in case of YUV420. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__DOUBLESTRIDE    BITFIELD(22, 22)
#define DISPC__DISPC_VID3_ATTRIBUTES__DOUBLESTRIDE__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__VERTICALTAPS   
 *
 * @BRIEF        Video Vertical Resize Tap Number - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__VERTICALTAPS    BITFIELD(21, 21)
#define DISPC__DISPC_VID3_ATTRIBUTES__VERTICALTAPS__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__BUFPRELOAD   
 *
 * @BRIEF        Video Preload Value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__BUFPRELOAD      BITFIELD(19, 19)
#define DISPC__DISPC_VID3_ATTRIBUTES__BUFPRELOAD__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__SELFREFRESHAUTO   
 *
 * @BRIEF        Automatic self refresh mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__SELFREFRESHAUTO BITFIELD(17, 17)
#define DISPC__DISPC_VID3_ATTRIBUTES__SELFREFRESHAUTO__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT   
 *
 * @BRIEF        Video Channel Out configuration: LCD, WB or TV.    
 *               wr: immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT      BITFIELD(16, 16)
#define DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__BURSTSIZE   
 *
 * @BRIEF        Video DMA Burst Size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__BURSTSIZE       BITFIELD(15, 14)
#define DISPC__DISPC_VID3_ATTRIBUTES__BURSTSIZE__POS  14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ROTATION   
 *
 * @BRIEF        Video Rotation Flag - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ROTATION        BITFIELD(13, 12)
#define DISPC__DISPC_VID3_ATTRIBUTES__ROTATION__POS   12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FULLRANGE   
 *
 * @BRIEF        Color Space Conversion full range setting. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FULLRANGE       BITFIELD(11, 11)
#define DISPC__DISPC_VID3_ATTRIBUTES__FULLRANGE__POS  11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__REPLICATIONENABLE   
 *
 * @BRIEF        Replication Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__REPLICATIONENABLE BITFIELD(10, 10)
#define DISPC__DISPC_VID3_ATTRIBUTES__REPLICATIONENABLE__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__COLORCONVENABLE   
 *
 * @BRIEF        Enable the color space conversion. The HW does not 
 *               enable/disable the conversion based on the pixel format. 
 *               The bit-field shall be reset when the format is not YUV. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__COLORCONVENABLE BITFIELD(9, 9)
#define DISPC__DISPC_VID3_ATTRIBUTES__COLORCONVENABLE__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__RESIZEENABLE   
 *
 * @BRIEF        Video Resize Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__RESIZEENABLE    BITFIELD(6, 5)
#define DISPC__DISPC_VID3_ATTRIBUTES__RESIZEENABLE__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT   
 *
 * @BRIEF        Video Format. 
 *               It defines the pixel format when fetching the video #3  
 *               picture into memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT          BITFIELD(4, 1)
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ENABLE   
 *
 * @BRIEF        Video Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ENABLE          BITFIELD(0, 0)
#define DISPC__DISPC_VID3_ATTRIBUTES__ENABLE__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_CONV_COEF0__RCR   
 *
 * @BRIEF        RCr Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_CONV_COEF0__RCR             BITFIELD(26, 16)
#define DISPC__DISPC_VID3_CONV_COEF0__RCR__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_CONV_COEF0__RY   
 *
 * @BRIEF        RY Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_CONV_COEF0__RY              BITFIELD(10, 0)
#define DISPC__DISPC_VID3_CONV_COEF0__RY__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_CONV_COEF1__GY   
 *
 * @BRIEF        GY Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_CONV_COEF1__GY              BITFIELD(26, 16)
#define DISPC__DISPC_VID3_CONV_COEF1__GY__POS         16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_CONV_COEF1__RCB   
 *
 * @BRIEF        RCb Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_CONV_COEF1__RCB             BITFIELD(10, 0)
#define DISPC__DISPC_VID3_CONV_COEF1__RCB__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_CONV_COEF2__GCB   
 *
 * @BRIEF        GCb Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_CONV_COEF2__GCB             BITFIELD(26, 16)
#define DISPC__DISPC_VID3_CONV_COEF2__GCB__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_CONV_COEF2__GCR   
 *
 * @BRIEF        GCr Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_CONV_COEF2__GCR             BITFIELD(10, 0)
#define DISPC__DISPC_VID3_CONV_COEF2__GCR__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_CONV_COEF3__BCR   
 *
 * @BRIEF        BCr coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_CONV_COEF3__BCR             BITFIELD(26, 16)
#define DISPC__DISPC_VID3_CONV_COEF3__BCR__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_CONV_COEF3__BY   
 *
 * @BRIEF        BY coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_CONV_COEF3__BY              BITFIELD(10, 0)
#define DISPC__DISPC_VID3_CONV_COEF3__BY__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_CONV_COEF4__BCB   
 *
 * @BRIEF        BCb Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_CONV_COEF4__BCB             BITFIELD(10, 0)
#define DISPC__DISPC_VID3_CONV_COEF4__BCB__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_BUF_SIZE_STATUS__BUFSIZE   
 *
 * @BRIEF        DMA buffer Size in number of 128-bits. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_BUF_SIZE_STATUS__BUFSIZE    BITFIELD(15, 0)
#define DISPC__DISPC_VID3_BUF_SIZE_STATUS__BUFSIZE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_BUF_THRESHOLD__BUFHIGHTHRESHOLD   
 *
 * @BRIEF        DMA buffer High Threshold                                    
 *                     
 *               Number of 128-bits defining the threshold value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_BUF_THRESHOLD__BUFHIGHTHRESHOLD BITFIELD(31, 16)
#define DISPC__DISPC_VID3_BUF_THRESHOLD__BUFHIGHTHRESHOLD__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_BUF_THRESHOLD__BUFLOWTHRESHOLD   
 *
 * @BRIEF        DMA buffer High Threshold                                   
 *               Number of 128-bits defining the threshold value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_BUF_THRESHOLD__BUFLOWTHRESHOLD BITFIELD(15, 0)
#define DISPC__DISPC_VID3_BUF_THRESHOLD__BUFLOWTHRESHOLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR__FIRVINC   
 *
 * @BRIEF        Vertical increment of the up/down-sampling filter 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR__FIRVINC                BITFIELD(28, 16)
#define DISPC__DISPC_VID3_FIR__FIRVINC__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR__FIRHINC   
 *
 * @BRIEF        Horizontal increment of the up/down-sampling filter 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR__FIRHINC                BITFIELD(12, 0)
#define DISPC__DISPC_VID3_FIR__FIRHINC__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_PICTURE_SIZE__ORGSIZEY   
 *
 * @BRIEF        Number of lines of the video picture 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               lines of the video picture in memory (program to value minus 
 *               one).  
 *               When predecimation is set, the value represents the size of 
 *               the image after predecimation but the max size of the 
 *               unpredecimated  image size in memory is  still bounded 
 *               2exp(11). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_PICTURE_SIZE__ORGSIZEY      BITFIELD(26, 16)
#define DISPC__DISPC_VID3_PICTURE_SIZE__ORGSIZEY__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_PICTURE_SIZE__ORGSIZEX   
 *
 * @BRIEF        Number of pixels of the video picture 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               pixels of the video picture in memory (program to value 
 *               minus one). The size is limited to the size of the line 
 *               buffer of the vertical sampling block in case the video 
 *               picture is processed by the vertical filtering unit. 
 *               (program to value minus one). 
 *               When predecimation is set, the value represents the size of 
 *               the image after predecimation but the max size of the 
 *               unpredecimated  image size in memory is  still bounded 
 *               2exp(11). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_PICTURE_SIZE__ORGSIZEX      BITFIELD(10, 0)
#define DISPC__DISPC_VID3_PICTURE_SIZE__ORGSIZEX__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_PIXEL_INC__PIXELINC   
 *
 * @BRIEF        Number of bytes to increment between two pixels. 
 *               Encoded unsigned value (from 1 to 255) to specify the number 
 *               of bytes between two pixels in the video buffer. 
 *               The value 0 is invalid. The value 1 means next pixel. The 
 *               value 1+n*bpp means increment of n pixels.  
 *               For YUV420, Max supported value is 128. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_PIXEL_INC__PIXELINC         BITFIELD(7, 0)
#define DISPC__DISPC_VID3_PIXEL_INC__PIXELINC__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_POSITION__POSY   
 *
 * @BRIEF        Y position of the video window #2 
 *               Encoded value (from 0 to 2047) to specify the Y position of 
 *               the video window #2 .The line at the top has the Y-position 
 *               0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_POSITION__POSY              BITFIELD(26, 16)
#define DISPC__DISPC_VID3_POSITION__POSY__POS         16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_POSITION__POSX   
 *
 * @BRIEF        X position of the video window #2 
 *               Encoded value (from 0 to 2047) to specify the X position of 
 *               the video window #2. The first pixel on the left of the 
 *               display screen has the X-position 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_POSITION__POSX              BITFIELD(10, 0)
#define DISPC__DISPC_VID3_POSITION__POSX__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_PRELOAD__PRELOAD   
 *
 * @BRIEF        DMA buffer preload value 
 *               Number of 128-bit words defining the preload value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_PRELOAD__PRELOAD            BITFIELD(11, 0)
#define DISPC__DISPC_VID3_PRELOAD__PRELOAD__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ROW_INC__ROWINC   
 *
 * @BRIEF        Number of bytes to increment at the end of the row 
 *               Encoded signed value (from -2^31-1 to 2^31) to specify the 
 *               number of bytes to increment at the end of the row in the 
 *               video buffer. 
 *               The value 0 is invalid. The value 1 means next pixel. The 
 *               value 1+n*bpp means increment of n pixels. The value 1- 
 *               (n+1)*bpp means decrement of n pixels. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ROW_INC__ROWINC             BITFIELD(31, 0)
#define DISPC__DISPC_VID3_ROW_INC__ROWINC__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_SIZE__SIZEY   
 *
 * @BRIEF        Number of lines of the video #3 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               lines of the video window #3 (program size -1). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_SIZE__SIZEY                 BITFIELD(26, 16)
#define DISPC__DISPC_VID3_SIZE__SIZEY__POS            16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_SIZE__SIZEX   
 *
 * @BRIEF        Number of pixels of the video window #3 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               pixels of the video window #3 (program size -1). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_SIZE__SIZEX                 BITFIELD(10, 0)
#define DISPC__DISPC_VID3_SIZE__SIZEX__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DEFAULT_COLOR2__DEFAULTCOLOR   
 *
 * @BRIEF        24-bit RGB color value to specify the default solid color to 
 *               display when there is no data from the overlays. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DEFAULT_COLOR2__DEFAULTCOLOR     BITFIELD(23, 0)
#define DISPC__DISPC_DEFAULT_COLOR2__DEFAULTCOLOR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TRANS_COLOR2__TRANSCOLORKEY   
 *
 * @BRIEF        Transparency Color Key Value in RGB format  
 *               [0] BITMAP 1 (CLUT), [23,1] set to 0's 
 *               [1:0] BITMAP 2 (CLUT), [23,2] set to 0's 
 *               [3:0] BITMAP 4 (CLUT), [23,4] set to 0's 
 *               [7:0] BITMAP 8 (CLUT), [23,8] set to 0's 
 *               [11:0] RGB 12, [23,12] set to 0's 
 *               [15:0] RGB 16, [23,16] set to 0's 
 *               [23:0] RGB 24 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TRANS_COLOR2__TRANSCOLORKEY      BITFIELD(23, 0)
#define DISPC__DISPC_TRANS_COLOR2__TRANSCOLORKEY__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR2_COEF_B__BR   
 *
 * @BRIEF        BR Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR2_COEF_B__BR                  BITFIELD(31, 22)
#define DISPC__DISPC_CPR2_COEF_B__BR__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR2_COEF_B__BG   
 *
 * @BRIEF        BG Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR2_COEF_B__BG                  BITFIELD(20, 11)
#define DISPC__DISPC_CPR2_COEF_B__BG__POS             11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR2_COEF_B__BB   
 *
 * @BRIEF        BB Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR2_COEF_B__BB                  BITFIELD(9, 0)
#define DISPC__DISPC_CPR2_COEF_B__BB__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR2_COEF_G__GR   
 *
 * @BRIEF        GR Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR2_COEF_G__GR                  BITFIELD(31, 22)
#define DISPC__DISPC_CPR2_COEF_G__GR__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR2_COEF_G__GG   
 *
 * @BRIEF        GG Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR2_COEF_G__GG                  BITFIELD(20, 11)
#define DISPC__DISPC_CPR2_COEF_G__GG__POS             11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR2_COEF_G__GB   
 *
 * @BRIEF        GB Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR2_COEF_G__GB                  BITFIELD(9, 0)
#define DISPC__DISPC_CPR2_COEF_G__GB__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR2_COEF_R__RR   
 *
 * @BRIEF        RR Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR2_COEF_R__RR                  BITFIELD(31, 22)
#define DISPC__DISPC_CPR2_COEF_R__RR__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR2_COEF_R__RG   
 *
 * @BRIEF        RG Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR2_COEF_R__RG                  BITFIELD(20, 11)
#define DISPC__DISPC_CPR2_COEF_R__RG__POS             11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CPR2_COEF_R__RB   
 *
 * @BRIEF        RB Coefficient 
 *               Encoded signed value (from -512 to 511). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CPR2_COEF_R__RB                  BITFIELD(9, 0)
#define DISPC__DISPC_CPR2_COEF_R__RB__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA2_CYCLE1__BITALIGNMENTPIXEL2   
 *
 * @BRIEF        Bit alignment                                                
 *                             
 *               Alignment of the bits from pixel#2 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA2_CYCLE1__BITALIGNMENTPIXEL2 BITFIELD(27, 24)
#define DISPC__DISPC_DATA2_CYCLE1__BITALIGNMENTPIXEL2__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA2_CYCLE1__NBBITSPIXEL2   
 *
 * @BRIEF        Number of bits                                               
 *                             
 *               Number of bits from the pixel #2 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA2_CYCLE1__NBBITSPIXEL2       BITFIELD(20, 16)
#define DISPC__DISPC_DATA2_CYCLE1__NBBITSPIXEL2__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA2_CYCLE1__BITALIGNMENTPIXEL1   
 *
 * @BRIEF        Bit alignment                                                
 *                              
 *               Alignment of the bits from pixel#1 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA2_CYCLE1__BITALIGNMENTPIXEL1 BITFIELD(11, 8)
#define DISPC__DISPC_DATA2_CYCLE1__BITALIGNMENTPIXEL1__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA2_CYCLE1__NBBITSPIXEL1   
 *
 * @BRIEF        Number of bits                                               
 *                            
 *               Number of bits from the pixel #1 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA2_CYCLE1__NBBITSPIXEL1       BITFIELD(4, 0)
#define DISPC__DISPC_DATA2_CYCLE1__NBBITSPIXEL1__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA2_CYCLE2__BITALIGNMENTPIXEL2   
 *
 * @BRIEF        Bit alignment 
 *               Alignment of the bits from pixel#2 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA2_CYCLE2__BITALIGNMENTPIXEL2 BITFIELD(27, 24)
#define DISPC__DISPC_DATA2_CYCLE2__BITALIGNMENTPIXEL2__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA2_CYCLE2__NBBITSPIXEL2   
 *
 * @BRIEF        Number of bits 
 *               Number of bits from the pixel #2 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA2_CYCLE2__NBBITSPIXEL2       BITFIELD(20, 16)
#define DISPC__DISPC_DATA2_CYCLE2__NBBITSPIXEL2__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA2_CYCLE2__BITALIGNMENTPIXEL1   
 *
 * @BRIEF        Bit alignment 
 *               Alignment of the bits from pixel#1 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA2_CYCLE2__BITALIGNMENTPIXEL1 BITFIELD(11, 8)
#define DISPC__DISPC_DATA2_CYCLE2__BITALIGNMENTPIXEL1__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA2_CYCLE2__NBBITSPIXEL1   
 *
 * @BRIEF        Number of bits 
 *               Number of bits from the pixel #1 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA2_CYCLE2__NBBITSPIXEL1       BITFIELD(4, 0)
#define DISPC__DISPC_DATA2_CYCLE2__NBBITSPIXEL1__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA2_CYCLE3__BITALIGNMENTPIXEL2   
 *
 * @BRIEF        Bit alignment 
 *               Alignment of the bits from pixel#2 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA2_CYCLE3__BITALIGNMENTPIXEL2 BITFIELD(27, 24)
#define DISPC__DISPC_DATA2_CYCLE3__BITALIGNMENTPIXEL2__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA2_CYCLE3__NBBITSPIXEL2   
 *
 * @BRIEF        Number of bits 
 *               Number of bits from the pixel #2 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA2_CYCLE3__NBBITSPIXEL2       BITFIELD(20, 16)
#define DISPC__DISPC_DATA2_CYCLE3__NBBITSPIXEL2__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA2_CYCLE3__BITALIGNMENTPIXEL1   
 *
 * @BRIEF        Bit alignment 
 *               Alignment of the bits from pixel#1 on the output interface - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA2_CYCLE3__BITALIGNMENTPIXEL1 BITFIELD(11, 8)
#define DISPC__DISPC_DATA2_CYCLE3__BITALIGNMENTPIXEL1__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DATA2_CYCLE3__NBBITSPIXEL1   
 *
 * @BRIEF        Number of bits 
 *               Number of bits from the pixel #1 (value from 0 to 16 bits). 
 *               The values from 17 to 31 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DATA2_CYCLE3__NBBITSPIXEL1       BITFIELD(4, 0)
#define DISPC__DISPC_DATA2_CYCLE3__NBBITSPIXEL1__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_LCD2__LPP   
 *
 * @BRIEF        Lines per panel                                              
 *                                                         
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               lines per panel (program to value minus one). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_LCD2__LPP                   BITFIELD(26, 16)
#define DISPC__DISPC_SIZE_LCD2__LPP__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_LCD2__DELTA_LPP   
 *
 * @BRIEF        Indicates the delta size value of the odd field compared to 
 *               the even field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_LCD2__DELTA_LPP             BITFIELD(15, 14)
#define DISPC__DISPC_SIZE_LCD2__DELTA_LPP__POS        14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_LCD2__PPL   
 *
 * @BRIEF        Pixels per line                                              
 *                                            
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               pixels contains within each line on the  display  
 *               (program to value minus one). 
 *               In STALL mode, any value is valid. 
 *               In non STALL mode, only values multiple of 8 pixels are 
 *               valiid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_LCD2__PPL                   BITFIELD(10, 0)
#define DISPC__DISPC_SIZE_LCD2__PPL__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_H2__HBP   
 *
 * @BRIEF        Horizontal Back Porch. 
 *               Encoded value (from 1 to 4096) to specify the number of 
 *               pixel clock periods to add to the beginning of a line  
 *               transmission before the first set of pixels is output to the 
 *               display (program to value minus one). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_H2__HBP                   BITFIELD(31, 20)
#define DISPC__DISPC_TIMING_H2__HBP__POS              20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_H2__HFP   
 *
 * @BRIEF        Horizontal front porch. 
 *               Encoded value (from 1 to 4096) to specify the number of 
 *               pixel clock periods to add to the end of a line transmission 
 *               before line clock is asserted. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_H2__HFP                   BITFIELD(19, 8)
#define DISPC__DISPC_TIMING_H2__HFP__POS              8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_H2__HSW   
 *
 * @BRIEF        Horizontal synchronization pulse width 
 *               Encoded value (from 1 to 256) to specify the number of pixel 
 *               clock periods to pulse the line clock at the end of each 
 *               line (program to value minus one). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_H2__HSW                   BITFIELD(7, 0)
#define DISPC__DISPC_TIMING_H2__HSW__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_V2__VBP   
 *
 * @BRIEF        Vertical back porch 
 *               Encoded value (from 0 to 4095) to specify the number of  
 *               line clock periods to add to the beginning of a frame  
 *               before the first set of pixels is output to the display. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_V2__VBP                   BITFIELD(31, 20)
#define DISPC__DISPC_TIMING_V2__VBP__POS              20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_V2__VFP   
 *
 * @BRIEF        Vertical front porch 
 *               Encoded value (from 0 to 4095) to specify the number of line 
 *               clock periods to add to the end of each frame. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_V2__VFP                   BITFIELD(19, 8)
#define DISPC__DISPC_TIMING_V2__VFP__POS              8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_TIMING_V2__VSW   
 *
 * @BRIEF        Vertical synchronization pulse width 
 *               In active mode, encoded value (from 1 to 256) to specify the 
 *               number of line clock periods to pulse the frame clock 
 *               (VSYNC) pin at the end of each frame after the end of frame 
 *               wait (VFP) period elapses. Frame clock uses as VSYNC signal 
 *               in active mode. 
 *               In passive mode, encoded value (from 1 to 256) to specify 
 *               the number of extra line clock periods to insert after the 
 *               vertical front porch (VFP) period has elapsed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_TIMING_V2__VSW                   BITFIELD(7, 0)
#define DISPC__DISPC_TIMING_V2__VSW__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__ALIGN   
 *
 * @BRIEF        Defines the alignment betwwen HSYNC and VSYNC assertion. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__ALIGN                 BITFIELD(18, 18)
#define DISPC__DISPC_POL_FREQ2__ALIGN__POS            18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__ONOFF   
 *
 * @BRIEF        HSYNC/VSYNC Pixel clock Control On/Off - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__ONOFF                 BITFIELD(17, 17)
#define DISPC__DISPC_POL_FREQ2__ONOFF__POS            17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__RF   
 *
 * @BRIEF        Program HSYNC/VSYNC Rise or Fall - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__RF                    BITFIELD(16, 16)
#define DISPC__DISPC_POL_FREQ2__RF__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__IEO   
 *
 * @BRIEF        Invert output enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__IEO                   BITFIELD(15, 15)
#define DISPC__DISPC_POL_FREQ2__IEO__POS              15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__IPC   
 *
 * @BRIEF        Invert pixel clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__IPC                   BITFIELD(14, 14)
#define DISPC__DISPC_POL_FREQ2__IPC__POS              14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__IHS   
 *
 * @BRIEF        Invert HSYNC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__IHS                   BITFIELD(13, 13)
#define DISPC__DISPC_POL_FREQ2__IHS__POS              13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__IVS   
 *
 * @BRIEF        Invert VSYNC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__IVS                   BITFIELD(12, 12)
#define DISPC__DISPC_POL_FREQ2__IVS__POS              12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__ACBI   
 *
 * @BRIEF        AC Bias Pin transitions per interrupt                        
 *                                                         
 *               Value (from 0 to 15) used to specify the number of AC Bias 
 *               pin transitions  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__ACBI                  BITFIELD(11, 8)
#define DISPC__DISPC_POL_FREQ2__ACBI__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__ACB   
 *
 * @BRIEF        AC Bias Pin Frequency                                        
 *                                    
 *               Value (from 0 to 255) used to specify the number of line 
 *               clocks to count before transitioning the AC Bias pin. This 
 *               pin is used to periodically invert the polarity of the power 
 *               supply to prevent DC charge build-up within the display. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__ACB                   BITFIELD(7, 0)
#define DISPC__DISPC_POL_FREQ2__ACB__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DIVISOR2__LCD   
 *
 * @BRIEF        Display Controller Logic Clock Divisor                       
 *                              
 *               Value (from 1 to 255) to specify the intermediate pixel 
 *               clock frequency based on the LCD2_CLK. The value 0 is 
 *               invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DIVISOR2__LCD                    BITFIELD(23, 16)
#define DISPC__DISPC_DIVISOR2__LCD__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DIVISOR2__PCD   
 *
 * @BRIEF        Pixel Clock Divisor                                          
 *                                             
 *               Value (from 1 to 255) to specify the frequency of the pixel 
 *               clock based on the LCD2_CLK divisided by DISPC_DIVISOR2.LCD 
 *               value. The values 0 is invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DIVISOR2__PCD                    BITFIELD(7, 0)
#define DISPC__DISPC_DIVISOR2__PCD__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ACCU__VERTICALACCU   
 *
 * @BRIEF        Vertical initialization accu value                         
 *               Encoded value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ACCU__VERTICALACCU            BITFIELD(26, 16)
#define DISPC__DISPC_WB_ACCU__VERTICALACCU__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ACCU__HORIZONTALACCU   
 *
 * @BRIEF        Horizontal initialization accu value                         
 *                                                 
 *               Encoded value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ACCU__HORIZONTALACCU          BITFIELD(10, 0)
#define DISPC__DISPC_WB_ACCU__HORIZONTALACCU__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_BA__BA   
 *
 * @BRIEF        Write-back base address 
 *               Base address of the WB buffer (aligned on pixel size 
 *               boundary except in case of RGB24 packed format, 4-pixel 
 *               alignment is required; in case of YUV422, 2-pixel alignment 
 *               is required, and YUV420, byte alignment is supported)). 
 *               It case of YUV 4:2:0 format, it indicates the base address 
 *               of the Y buffer. 
 *               When the TILER is addressed, the bits: 
 *               [28:27] = 0x0 for 8-bit tiled 
 *               [28:27] = 0x1 for 16-bit tiled 
 *               [28:27] = 0x2 for 32-bit tiled 
 *               [28:27] = 0x3 for page mode 
 *               [31:29] = 0x0 for 0-degree view 
 *               [31:29] = 0x1 for 180-degree view + mirroring 
 *               [31:29] = 0x2 for 0-degree view + mirroring 
 *               [31:29] = 0x3 for 180-degree view 
 *               [31:29] = 0x4 for 270-degree view + mirroring 
 *               [31:29] = 0x5 for 270-degree view 
 *               [31:29] = 0x6 for 90-degree view 
 *               [31:29] = 0x7 for 90-degree view + mirroring 
 *               Otherwise the bits indicated the corresponding bit address 
 *               to access the SDRAM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_BA__BA                        BITFIELD(31, 0)
#define DISPC__DISPC_WB_BA__BA__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_H__FIRHC3   
 *
 * @BRIEF        Signed coefficient C3 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_H__FIRHC3            BITFIELD(31, 24)
#define DISPC__DISPC_WB_FIR_COEF_H__FIRHC3__POS       24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_H__FIRHC2   
 *
 * @BRIEF        Unsigned coefficient C2 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_H__FIRHC2            BITFIELD(23, 16)
#define DISPC__DISPC_WB_FIR_COEF_H__FIRHC2__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_H__FIRHC1   
 *
 * @BRIEF        Signed coefficient C1 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_H__FIRHC1            BITFIELD(15, 8)
#define DISPC__DISPC_WB_FIR_COEF_H__FIRHC1__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_H__FIRHC0   
 *
 * @BRIEF        Signed coefficient C0 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_H__FIRHC0            BITFIELD(7, 0)
#define DISPC__DISPC_WB_FIR_COEF_H__FIRHC0__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_HV__FIRVC2   
 *
 * @BRIEF        Signed coefficient C2 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_HV__FIRVC2           BITFIELD(31, 24)
#define DISPC__DISPC_WB_FIR_COEF_HV__FIRVC2__POS      24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_HV__FIRVC1   
 *
 * @BRIEF        Unsigned coefficient C1 for the vertical up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_HV__FIRVC1           BITFIELD(23, 16)
#define DISPC__DISPC_WB_FIR_COEF_HV__FIRVC1__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_HV__FIRVC0   
 *
 * @BRIEF        Signed coefficient C0 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_HV__FIRVC0           BITFIELD(15, 8)
#define DISPC__DISPC_WB_FIR_COEF_HV__FIRVC0__POS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_HV__FIRHC4   
 *
 * @BRIEF        Signed coefficient C4 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_HV__FIRHC4           BITFIELD(7, 0)
#define DISPC__DISPC_WB_FIR_COEF_HV__FIRHC4__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_V__FIRVC22   
 *
 * @BRIEF        Signed coefficient C22 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_V__FIRVC22           BITFIELD(15, 8)
#define DISPC__DISPC_WB_FIR_COEF_V__FIRVC22__POS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_V__FIRVC00   
 *
 * @BRIEF        Signed coefficient C00 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_V__FIRVC00           BITFIELD(7, 0)
#define DISPC__DISPC_WB_FIR_COEF_V__FIRVC00__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__IDLENUMBER   
 *
 * @BRIEF        Determines the number of idles between requests on the L3 
 *               interconnect. 
 *               It is only used when the write-back pipeline does data 
 *               transfer from memory to memory.  
 *               When the output of an overlay is stored in memory through 
 *               the write-back pipeline in capture mode, the bit-field 
 *               IDLENUMBER is ignored since a timing generator is used to 
 *               time the transfer. 
 *               The number of IDLE cycles is IDLENUMBER (from 0 to 15) if 
 *               IDLESIZE=0. 
 *               The number of IDLE cycles is IDLENUMBERx8 (from 0 to 120) if 
 *               IDLESIZE=1 and BURSTSIZE=2. 
 *               The number of IDLE cycles is IDLENUMBERx4 (from 0 to 60) if 
 *               IDLESIZE=1 and BURSTSIZE=1. 
 *               The number of IDLE cycles is IDLENUMBERx2 (from 0 to 30) if 
 *               IDLESIZE=1 and BURSTSIZE=0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__IDLENUMBER        BITFIELD(31, 28)
#define DISPC__DISPC_WB_ATTRIBUTES__IDLENUMBER__POS   28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__IDLESIZE   
 *
 * @BRIEF        Determines if the IDLENUMBER corresponds to a number of 
 *               bursts or singles. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__IDLESIZE          BITFIELD(27, 27)
#define DISPC__DISPC_WB_ATTRIBUTES__IDLESIZE__POS     27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE   
 *
 * @BRIEF        Defines the frame rate capture. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE       BITFIELD(26, 24)
#define DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__POS  24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__ARBITRATION   
 *
 * @BRIEF        Determines the priority of the write-back pipeline. 
 *               The write-back pipeline is one of the high priority 
 *               pipeline. The arbitration  gives always the priority first 
 *               to the high priority pipelines using round-robin between 
 *               them. When there is only normal priority pipelines sending 
 *               requests, the round-robin applies between them. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__ARBITRATION       BITFIELD(23, 23)
#define DISPC__DISPC_WB_ATTRIBUTES__ARBITRATION__POS  23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__DOUBLESTRIDE   
 *
 * @BRIEF        Determines if the stride for CbCr buffer is the 1x or 2x of 
 *               the Y buffer stride. 
 *               It is only used in case of YUV420. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__DOUBLESTRIDE      BITFIELD(22, 22)
#define DISPC__DISPC_WB_ATTRIBUTES__DOUBLESTRIDE__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__VERTICALTAPS   
 *
 * @BRIEF        Video Vertical Resize Tap Number - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__VERTICALTAPS      BITFIELD(21, 21)
#define DISPC__DISPC_WB_ATTRIBUTES__VERTICALTAPS__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__WRITEBACKMODE   
 *
 * @BRIEF        When connected to the overlay output of a channel the write 
 *               back can operate as a simple transfer from memory to memory  
 *               (composition engine) or as a capture channel. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__WRITEBACKMODE     BITFIELD(19, 19)
#define DISPC__DISPC_WB_ATTRIBUTES__WRITEBACKMODE__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN   
 *
 * @BRIEF        Video Channel In configuration    
 *               wr: immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN         BITFIELD(18, 16)
#define DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__BURSTSIZE   
 *
 * @BRIEF        Write-back DMA Burst Size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__BURSTSIZE         BITFIELD(15, 14)
#define DISPC__DISPC_WB_ATTRIBUTES__BURSTSIZE__POS    14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__ROTATION   
 *
 * @BRIEF        RESERVED - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__ROTATION          BITFIELD(13, 12)
#define DISPC__DISPC_WB_ATTRIBUTES__ROTATION__POS     12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FULLRANGE   
 *
 * @BRIEF        Color Space Conversion full range setting. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FULLRANGE         BITFIELD(11, 11)
#define DISPC__DISPC_WB_ATTRIBUTES__FULLRANGE__POS    11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__TRUNCATIONENABLE   
 *
 * @BRIEF        It applies only when the input format to the write-back 
 *               pipeline from the overlay or directly from one of the 
 *               pipelines is ARGB32. If the format is one of the YUV 
 *               supported formats, the bit-field is ignored. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__TRUNCATIONENABLE  BITFIELD(10, 10)
#define DISPC__DISPC_WB_ATTRIBUTES__TRUNCATIONENABLE__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__COLORCONVENABLE   
 *
 * @BRIEF        Enable the color space conversion. The HW does not 
 *               enable/disable the conversion based on the pixel format. 
 *               The bit-field shall be reset when the format is not YUV. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__COLORCONVENABLE   BITFIELD(9, 9)
#define DISPC__DISPC_WB_ATTRIBUTES__COLORCONVENABLE__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__BURSTTYPE   
 *
 * @BRIEF        The type of burst can be INCR (incremental) or BLCK (2D 
 *               block). 
 *               The 2D block is required when the TILER is targetted by the 
 *               DMA engine. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__BURSTTYPE         BITFIELD(8, 8)
#define DISPC__DISPC_WB_ATTRIBUTES__BURSTTYPE__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__RESIZEENABLE   
 *
 * @BRIEF        Resize Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__RESIZEENABLE      BITFIELD(6, 5)
#define DISPC__DISPC_WB_ATTRIBUTES__RESIZEENABLE__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT   
 *
 * @BRIEF        Write-back Format. 
 *               It defines the pixel format when storing the write-back 
 *               picture into memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT            BITFIELD(4, 1)
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__POS       1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__ENABLE   
 *
 * @BRIEF        Write-back Enable. 
 *               wr: immediate - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__ENABLE            BITFIELD(0, 0)
#define DISPC__DISPC_WB_ATTRIBUTES__ENABLE__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_CONV_COEF0__YG   
 *
 * @BRIEF        YG Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_CONV_COEF0__YG                BITFIELD(26, 16)
#define DISPC__DISPC_WB_CONV_COEF0__YG__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_CONV_COEF0__YR   
 *
 * @BRIEF        YR Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_CONV_COEF0__YR                BITFIELD(10, 0)
#define DISPC__DISPC_WB_CONV_COEF0__YR__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_CONV_COEF1__CRR   
 *
 * @BRIEF        CrR Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_CONV_COEF1__CRR               BITFIELD(26, 16)
#define DISPC__DISPC_WB_CONV_COEF1__CRR__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_CONV_COEF1__YB   
 *
 * @BRIEF        YB Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_CONV_COEF1__YB                BITFIELD(10, 0)
#define DISPC__DISPC_WB_CONV_COEF1__YB__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_CONV_COEF2__CRB   
 *
 * @BRIEF        CrB Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_CONV_COEF2__CRB               BITFIELD(26, 16)
#define DISPC__DISPC_WB_CONV_COEF2__CRB__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_CONV_COEF2__CRG   
 *
 * @BRIEF        CrG Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_CONV_COEF2__CRG               BITFIELD(10, 0)
#define DISPC__DISPC_WB_CONV_COEF2__CRG__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_CONV_COEF3__CBG   
 *
 * @BRIEF        CbG coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_CONV_COEF3__CBG               BITFIELD(26, 16)
#define DISPC__DISPC_WB_CONV_COEF3__CBG__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_CONV_COEF3__CBR   
 *
 * @BRIEF        CbR coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_CONV_COEF3__CBR               BITFIELD(10, 0)
#define DISPC__DISPC_WB_CONV_COEF3__CBR__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_CONV_COEF4__CBB   
 *
 * @BRIEF        CbB Coefficient 
 *               Encoded signed value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_CONV_COEF4__CBB               BITFIELD(10, 0)
#define DISPC__DISPC_WB_CONV_COEF4__CBB__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_BUF_SIZE_STATUS__BUFSIZE   
 *
 * @BRIEF        DMA buffer Size in number of 128-bits. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_BUF_SIZE_STATUS__BUFSIZE      BITFIELD(10, 0)
#define DISPC__DISPC_WB_BUF_SIZE_STATUS__BUFSIZE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_BUF_THRESHOLD__BUFHIGHTHRESHOLD   
 *
 * @BRIEF        DMA buffer High Threshold                                    
 *                     
 *               Number of 128-bits defining the threshold value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_BUF_THRESHOLD__BUFHIGHTHRESHOLD BITFIELD(31, 16)
#define DISPC__DISPC_WB_BUF_THRESHOLD__BUFHIGHTHRESHOLD__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_BUF_THRESHOLD__BUFLOWTHRESHOLD   
 *
 * @BRIEF        DMA buffer High Threshold                                   
 *               Number of 128-bits defining the threshold value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_BUF_THRESHOLD__BUFLOWTHRESHOLD BITFIELD(15, 0)
#define DISPC__DISPC_WB_BUF_THRESHOLD__BUFLOWTHRESHOLD__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR__FIRVINC   
 *
 * @BRIEF        Vertical increment of the up/down-sampling filter 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR__FIRVINC                  BITFIELD(28, 16)
#define DISPC__DISPC_WB_FIR__FIRVINC__POS             16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR__FIRHINC   
 *
 * @BRIEF        Horizontal increment of the up/down-sampling filter 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR__FIRHINC                  BITFIELD(12, 0)
#define DISPC__DISPC_WB_FIR__FIRHINC__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_PICTURE_SIZE__ORGSIZEY   
 *
 * @BRIEF        Number of lines of the video picture 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               lines of the video picture in memory (program to value minus 
 *               one). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_PICTURE_SIZE__ORGSIZEY        BITFIELD(26, 16)
#define DISPC__DISPC_WB_PICTURE_SIZE__ORGSIZEY__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_PICTURE_SIZE__ORGSIZEX   
 *
 * @BRIEF        Number of pixels of the video picture 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               pixels of the video picture in memory (program to value 
 *               minus one). The size is limited to the size of the line 
 *               buffer of the vertical sampling block in case the video 
 *               picture is processed by the vertical filtering unit. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_PICTURE_SIZE__ORGSIZEX        BITFIELD(10, 0)
#define DISPC__DISPC_WB_PICTURE_SIZE__ORGSIZEX__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_PIXEL_INC__PIXELINC   
 *
 * @BRIEF        Values other than 1 are invalid - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_PIXEL_INC__PIXELINC           BITFIELD(7, 0)
#define DISPC__DISPC_WB_PIXEL_INC__PIXELINC__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ROW_INC__ROWINC   
 *
 * @BRIEF        Number of bytes to increment at the end of the row 
 *               Encoded signed value (from -2^31-1 to 2^31) to specify the 
 *               number of bytes to increment at the end of the row in the 
 *               video buffer. 
 *               The value 0 is invalid. The value 1 means next pixel. The 
 *               value 1+n*bpp means increment of n pixels. The value 1- 
 *               (n+1)*bpp means decrement of n pixels. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ROW_INC__ROWINC               BITFIELD(31, 0)
#define DISPC__DISPC_WB_ROW_INC__ROWINC__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_SIZE__SIZEY   
 *
 * @BRIEF        Number of lines of the Write-back picture 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               lines of the write-back picture. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_SIZE__SIZEY                   BITFIELD(26, 16)
#define DISPC__DISPC_WB_SIZE__SIZEY__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_SIZE__SIZEX   
 *
 * @BRIEF        Number of pixels of the Write-back picture 
 *               Encoded value (from 1 to 2048) to specify the number of 
 *               pixels of the write-back picture. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_SIZE__SIZEX                   BITFIELD(10, 0)
#define DISPC__DISPC_WB_SIZE__SIZEX__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_BA_UV__BA   
 *
 * @BRIEF        Video base address alinged on 16-bit boundary 
 *               Base address of the UV video buffer used only in case of 
 *               YUV420-NV12 
 *               When the TILER is addressed, the bits: 
 *               [28:27] = 0x0 for 8-bit tiled 
 *               [28:27] = 0x1 for 16-bit tiled 
 *               [28:27] = 0x2 for 32-bit tiled 
 *               [28:27] = 0x3 for page mode 
 *               [31:29] = 0x0 for 0-degree view 
 *               [31:29] = 0x1 for 180-degree view + mirroring 
 *               [31:29] = 0x2 for 0-degree view + mirroring 
 *               [31:29] = 0x3 for 180-degree view 
 *               [31:29] = 0x4 for 270-degree view + mirroring 
 *               [31:29] = 0x5 for 270-degree view 
 *               [31:29] = 0x6 for 90-degree view 
 *               [31:29] = 0x7 for 90-degree view + mirroring 
 *               Otherwise the bits indicated the corresponding bit address 
 *               to access the SDRAM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_BA_UV__BA                   BITFIELD(31, 0)
#define DISPC__DISPC_VID1_BA_UV__BA__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_BA_UV__BA   
 *
 * @BRIEF        Video base address  alinged on 16-bit boundary 
 *               Base address of the UV video buffer used only in case of 
 *               YUV420-NV12 
 *               When the TILER is addressed, the bits: 
 *               [28:27] = 0x0 for 8-bit tiled 
 *               [28:27] = 0x1 for 16-bit tiled 
 *               [28:27] = 0x2 for 32-bit tiled 
 *               [28:27] = 0x3 for page mode 
 *               [31:29] = 0x0 for 0-degree view 
 *               [31:29] = 0x1 for 180-degree view + mirroring 
 *               [31:29] = 0x2 for 0-degree view + mirroring 
 *               [31:29] = 0x3 for 180-degree view 
 *               [31:29] = 0x4 for 270-degree view + mirroring 
 *               [31:29] = 0x5 for 270-degree view 
 *               [31:29] = 0x6 for 90-degree view 
 *               [31:29] = 0x7 for 90-degree view + mirroring 
 *               Otherwise the bits indicated the corresponding bit address 
 *               to access the SDRAM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_BA_UV__BA                   BITFIELD(31, 0)
#define DISPC__DISPC_VID2_BA_UV__BA__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_BA_UV__BA   
 *
 * @BRIEF        Video base address  alinged on 16-bit boundary 
 *               Base address of the UV video buffer used only in case of 
 *               YUV420-NV12 
 *               When the TILER is addressed, the bits: 
 *               [28:27] = 0x0 for 8-bit tiled 
 *               [28:27] = 0x1 for 16-bit tiled 
 *               [28:27] = 0x2 for 32-bit tiled 
 *               [28:27] = 0x3 for page mode 
 *               [31:29] = 0x0 for 0-degree view 
 *               [31:29] = 0x1 for 180-degree view + mirroring 
 *               [31:29] = 0x2 for 0-degree view + mirroring 
 *               [31:29] = 0x3 for 180-degree view 
 *               [31:29] = 0x4 for 270-degree view + mirroring 
 *               [31:29] = 0x5 for 270-degree view 
 *               [31:29] = 0x6 for 90-degree view 
 *               [31:29] = 0x7 for 90-degree view + mirroring 
 *               Otherwise the bits indicated the corresponding bit address 
 *               to access the SDRAM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_BA_UV__BA                   BITFIELD(31, 0)
#define DISPC__DISPC_VID3_BA_UV__BA__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_BA_UV__BA   
 *
 * @BRIEF        Video base address  alinged on 16-bit boundary 
 *               Base address of the UV video buffer used only in case of 
 *               YUV420-NV12 
 *               When the TILER is addressed, the bits: 
 *               [28:27] = 0x0 for 8-bit tiled 
 *               [28:27] = 0x1 for 16-bit tiled 
 *               [28:27] = 0x2 for 32-bit tiled 
 *               [28:27] = 0x3 for page mode 
 *               [31:29] = 0x0 for 0-degree view 
 *               [31:29] = 0x1 for 180-degree view + mirroring 
 *               [31:29] = 0x2 for 0-degree view + mirroring 
 *               [31:29] = 0x3 for 180-degree view 
 *               [31:29] = 0x4 for 270-degree view + mirroring 
 *               [31:29] = 0x5 for 270-degree view 
 *               [31:29] = 0x6 for 90-degree view 
 *               [31:29] = 0x7 for 90-degree view + mirroring 
 *               Otherwise the bits indicated the corresponding bit address 
 *               to access the SDRAM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_BA_UV__BA                     BITFIELD(31, 0)
#define DISPC__DISPC_WB_BA_UV__BA__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__FULLRANGE   
 *
 * @BRIEF        Color Space Conversion full range setting. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__FULLRANGE               BITFIELD(25, 25)
#define DISPC__DISPC_CONFIG2__FULLRANGE__POS          25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__COLORCONVENABLE   
 *
 * @BRIEF        Enable the color space conversion. It shall be reset when 
 *               CPR bit-field is set to 0x1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__COLORCONVENABLE         BITFIELD(24, 24)
#define DISPC__DISPC_CONFIG2__COLORCONVENABLE__POS    24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__FIDFIRST   
 *
 * @BRIEF        Selects the first field to output in case of interlace mode. 
 *               In case of progressive mode, the value is not used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__FIDFIRST                BITFIELD(23, 23)
#define DISPC__DISPC_CONFIG2__FIDFIRST__POS           23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__OUTPUTMODEENABLE   
 *
 * @BRIEF        Selects between progressive and interlace mode for the 
 *               secondary LCD output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__OUTPUTMODEENABLE        BITFIELD(22, 22)
#define DISPC__DISPC_CONFIG2__OUTPUTMODEENABLE__POS   22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__BT1120ENABLE   
 *
 * @BRIEF        Selects BT-1120 format on the secondary LCD output. It is 
 *               not posssible to enable BT656 and BT1120 at the same time 
 *               one the same LCD output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__BT1120ENABLE            BITFIELD(21, 21)
#define DISPC__DISPC_CONFIG2__BT1120ENABLE__POS       21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__BT656ENABLE   
 *
 * @BRIEF        Selects BT-656 format on the secondary LCD output. It is not 
 *               posssible to enable BT656 and BT1120 at the same time one 
 *               the same LCD output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__BT656ENABLE             BITFIELD(20, 20)
#define DISPC__DISPC_CONFIG2__BT656ENABLE__POS        20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__BUFFERHANDCHECK   
 *
 * @BRIEF        Controls the handscheck between DMA buffer and STALL signal  
 *               in order to prevent from underflow. The bit shall be set to 
 *               0 when the module is not in STALL mode. (secondary LCD 
 *               output) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__BUFFERHANDCHECK         BITFIELD(16, 16)
#define DISPC__DISPC_CONFIG2__BUFFERHANDCHECK__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__CPR   
 *
 * @BRIEF        Color Phase Rotation Control secondary LCD output).  It 
 *               shall be reset when ColorConvEnable bit-field is set to 1. 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__CPR                     BITFIELD(15, 15)
#define DISPC__DISPC_CONFIG2__CPR__POS                15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__TCKLCDSELECTION   
 *
 * @BRIEF        Transparency Color Key Selection  (secondary LCD output) 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__TCKLCDSELECTION         BITFIELD(11, 11)
#define DISPC__DISPC_CONFIG2__TCKLCDSELECTION__POS    11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__TCKLCDENABLE   
 *
 * @BRIEF        Transparency Color Key Enabled  (secondary LCD output) 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__TCKLCDENABLE            BITFIELD(10, 10)
#define DISPC__DISPC_CONFIG2__TCKLCDENABLE__POS       10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__ACBIASGATED   
 *
 * @BRIEF        ACBias Gated Enabled (secondary LCD output) 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__ACBIASGATED             BITFIELD(8, 8)
#define DISPC__DISPC_CONFIG2__ACBIASGATED__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__VSYNCGATED   
 *
 * @BRIEF        VSYNC Gated Enabled (secondary LCD output) 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__VSYNCGATED              BITFIELD(7, 7)
#define DISPC__DISPC_CONFIG2__VSYNCGATED__POS         7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__HSYNCGATED   
 *
 * @BRIEF        HSYNC Gated Enabled (secondary LCD output) 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__HSYNCGATED              BITFIELD(6, 6)
#define DISPC__DISPC_CONFIG2__HSYNCGATED__POS         6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__PIXELCLOCKGATED   
 *
 * @BRIEF        Pixel Clock Gated Enabled (secondary LCD output) 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__PIXELCLOCKGATED         BITFIELD(5, 5)
#define DISPC__DISPC_CONFIG2__PIXELCLOCKGATED__POS    5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__PIXELDATAGATED   
 *
 * @BRIEF        Pixel Data Gated Enabled (secondary LCD output) 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__PIXELDATAGATED          BITFIELD(4, 4)
#define DISPC__DISPC_CONFIG2__PIXELDATAGATED__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__PIXELGATED   
 *
 * @BRIEF        Pixel Gated Enable (only for TFT) (secondary LCD output) 
 *               wr: VFP start period of secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__PIXELGATED              BITFIELD(0, 0)
#define DISPC__DISPC_CONFIG2__PIXELGATED__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES2__YUVCHROMARESAMPLING   
 *
 * @BRIEF        The YUV chrominance can be re-sampled using averaging of the 
 *               adjacent chrominance samples, duplication of the chrominance 
 *               samples, both without using the poly-phase filter for 4:2:2  
 *               input or can be calculated using the polyphase filter for 
 *               4:2:2/4:2:0. The poly-phase flter is mandatoryfor the 4:2:0 
 *               format.This bit controls the order in which the processing 
 *               is done on the video pipe. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES2__YUVCHROMARESAMPLING BITFIELD(8, 8)
#define DISPC__DISPC_VID1_ATTRIBUTES2__YUVCHROMARESAMPLING__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES2__VC1_RANGE_CBCR   
 *
 * @BRIEF        Defines the VC1 range value for the CbCr component from 0 to 
 *               7. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES2__VC1_RANGE_CBCR BITFIELD(6, 4)
#define DISPC__DISPC_VID1_ATTRIBUTES2__VC1_RANGE_CBCR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES2__VC1_RANGE_Y   
 *
 * @BRIEF        Defines the VC1 range value for the Y component from 0 to 7. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES2__VC1_RANGE_Y    BITFIELD(3, 1)
#define DISPC__DISPC_VID1_ATTRIBUTES2__VC1_RANGE_Y__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES2__VC1ENABLE   
 *
 * @BRIEF        Enable/disable the VC1 range mapping processing. The 
 *               bit-field is ignored if the format is not one of the 
 *               supported YUV formats. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES2__VC1ENABLE      BITFIELD(0, 0)
#define DISPC__DISPC_VID1_ATTRIBUTES2__VC1ENABLE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES2__YUVCHROMARESAMPLING   
 *
 * @BRIEF        The YUV chrominance can be re-sampled using averaging of the 
 *               adjacent chrominance samples, duplication of the chrominance 
 *               samples, both without using the poly-phase filter for 4:2:2  
 *               input or can be calculated using the polyphase filter for 
 *               4:2:2/4:2:0. The poly-phase flter is mandatoryfor the 4:2:0 
 *               format.This bit controls the order in which the processing 
 *               is done on the video pipe. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES2__YUVCHROMARESAMPLING BITFIELD(8, 8)
#define DISPC__DISPC_VID2_ATTRIBUTES2__YUVCHROMARESAMPLING__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES2__VC1_RANGE_CBCR   
 *
 * @BRIEF        Defines the VC1 range value for the CbCr component from 0 to 
 *               7. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES2__VC1_RANGE_CBCR BITFIELD(6, 4)
#define DISPC__DISPC_VID2_ATTRIBUTES2__VC1_RANGE_CBCR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES2__VC1_RANGE_Y   
 *
 * @BRIEF        Defines the VC1 range value for the Y component from 0 to 7. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES2__VC1_RANGE_Y    BITFIELD(3, 1)
#define DISPC__DISPC_VID2_ATTRIBUTES2__VC1_RANGE_Y__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES2__VC1ENABLE   
 *
 * @BRIEF        Enable/disable the VC1 range mapping processing. The 
 *               bit-field is ignored if the format is not one of the 
 *               supported YUV formats. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES2__VC1ENABLE      BITFIELD(0, 0)
#define DISPC__DISPC_VID2_ATTRIBUTES2__VC1ENABLE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES2__YUVCHROMARESAMPLING   
 *
 * @BRIEF        The YUV chrominance can be re-sampled using averaging of the 
 *               adjacent chrominance samples, duplication of the chrominance 
 *               samples, both without using the poly-phase filter for 4:2:2  
 *               input or can be calculated using the polyphase filter for 
 *               4:2:2/4:2:0. The poly-phase flter is mandatoryfor the 4:2:0 
 *               format.This bit controls the order in which the processing 
 *               is done on the video pipe. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES2__YUVCHROMARESAMPLING BITFIELD(8, 8)
#define DISPC__DISPC_VID3_ATTRIBUTES2__YUVCHROMARESAMPLING__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES2__VC1_RANGE_CBCR   
 *
 * @BRIEF        Defines the VC1 range value for the CbCr component from 0 to 
 *               7. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES2__VC1_RANGE_CBCR BITFIELD(6, 4)
#define DISPC__DISPC_VID3_ATTRIBUTES2__VC1_RANGE_CBCR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES2__VC1_RANGE_Y   
 *
 * @BRIEF        Defines the VC1 range value for the Y component from 0 to 7. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES2__VC1_RANGE_Y    BITFIELD(3, 1)
#define DISPC__DISPC_VID3_ATTRIBUTES2__VC1_RANGE_Y__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES2__VC1ENABLE   
 *
 * @BRIEF        Enable/disable the VC1 range mapping processing. The 
 *               bit-field is ignored if the format is not one of the 
 *               supported YUV formats. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES2__VC1ENABLE      BITFIELD(0, 0)
#define DISPC__DISPC_VID3_ATTRIBUTES2__VC1ENABLE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GAMMA_TABLE0__INDEX   
 *
 * @BRIEF        Defines the location in the table where the bit-field VALUE 
 *               is stored. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GAMMA_TABLE0__INDEX              BITFIELD(31, 24)
#define DISPC__DISPC_GAMMA_TABLE0__INDEX__POS         24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GAMMA_TABLE0__VALUE_R   
 *
 * @BRIEF        8-bit value used to defined the value to store at the 
 *               location in the table defined by the bit-field INDEX. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GAMMA_TABLE0__VALUE_R            BITFIELD(23, 16)
#define DISPC__DISPC_GAMMA_TABLE0__VALUE_R__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GAMMA_TABLE0__VALUE_G   
 *
 * @BRIEF        8-bit value used to defined the value to store at the 
 *               location in the table defined by the bit-field INDEX. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GAMMA_TABLE0__VALUE_G            BITFIELD(15, 8)
#define DISPC__DISPC_GAMMA_TABLE0__VALUE_G__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GAMMA_TABLE0__VALUE_B   
 *
 * @BRIEF        8-bit value used to defined the value to store at the 
 *               location in the table defined by the bit-field INDEX. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GAMMA_TABLE0__VALUE_B            BITFIELD(7, 0)
#define DISPC__DISPC_GAMMA_TABLE0__VALUE_B__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GAMMA_TABLE1__INDEX   
 *
 * @BRIEF        Defines the location in the table where the bit-field VALUE 
 *               is stored. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GAMMA_TABLE1__INDEX              BITFIELD(31, 24)
#define DISPC__DISPC_GAMMA_TABLE1__INDEX__POS         24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GAMMA_TABLE1__VALUE_R   
 *
 * @BRIEF        8-bit value used to defined the value to store at the 
 *               location in the table defined by the bit-field INDEX. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GAMMA_TABLE1__VALUE_R            BITFIELD(23, 16)
#define DISPC__DISPC_GAMMA_TABLE1__VALUE_R__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GAMMA_TABLE1__VALUE_G   
 *
 * @BRIEF        8-bit value used to defined the value to store at the 
 *               location in the table defined by the bit-field INDEX. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GAMMA_TABLE1__VALUE_G            BITFIELD(15, 8)
#define DISPC__DISPC_GAMMA_TABLE1__VALUE_G__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GAMMA_TABLE1__VALUE_B   
 *
 * @BRIEF        8-bit value used to defined the value to store at the 
 *               location in the table defined by the bit-field INDEX. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GAMMA_TABLE1__VALUE_B            BITFIELD(7, 0)
#define DISPC__DISPC_GAMMA_TABLE1__VALUE_B__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GAMMA_TABLE2__INDEX   
 *
 * @BRIEF        Resets the interal index counter to zero. Each access to the 
 *               register increments the address for the next storage 
 *               location  into the table memory. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GAMMA_TABLE2__INDEX              BITFIELD(31, 31)
#define DISPC__DISPC_GAMMA_TABLE2__INDEX__POS         31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GAMMA_TABLE2__VALUE_R   
 *
 * @BRIEF        8-bit value used to defined the value to store at the 
 *               location in the table defined by the bit-field INDEX. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GAMMA_TABLE2__VALUE_R            BITFIELD(29, 20)
#define DISPC__DISPC_GAMMA_TABLE2__VALUE_R__POS       20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GAMMA_TABLE2__VALUE_G   
 *
 * @BRIEF        8-bit value used to defined the value to store at the 
 *               location in the table defined by the bit-field INDEX. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GAMMA_TABLE2__VALUE_G            BITFIELD(19, 10)
#define DISPC__DISPC_GAMMA_TABLE2__VALUE_G__POS       10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GAMMA_TABLE2__VALUE_B   
 *
 * @BRIEF        8-bit value used to defined the value to store at the 
 *               location in the table defined by the bit-field INDEX. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GAMMA_TABLE2__VALUE_B            BITFIELD(9, 0)
#define DISPC__DISPC_GAMMA_TABLE2__VALUE_B__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR2__FIRVINC   
 *
 * @BRIEF        Vertical increment of the up/down-sampling filter for Cb and 
 *               Cr. 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR2__FIRVINC               BITFIELD(28, 16)
#define DISPC__DISPC_VID1_FIR2__FIRVINC__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR2__FIRHINC   
 *
 * @BRIEF        Horizontal increment of the up/down-sampling filter for Cb 
 *               and Cr. 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR2__FIRHINC               BITFIELD(12, 0)
#define DISPC__DISPC_VID1_FIR2__FIRHINC__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ACCU2__VERTICALACCU   
 *
 * @BRIEF        Vertical initialization accu value                         
 *               Encoded value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ACCU2__VERTICALACCU         BITFIELD(26, 16)
#define DISPC__DISPC_VID1_ACCU2__VERTICALACCU__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ACCU2__HORIZONTALACCU   
 *
 * @BRIEF        Horizontal initialization accu value                         
 *                                                 
 *               Encoded value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ACCU2__HORIZONTALACCU       BITFIELD(10, 0)
#define DISPC__DISPC_VID1_ACCU2__HORIZONTALACCU__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_H2__FIRHC3   
 *
 * @BRIEF        Signed coefficient C3 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_H2__FIRHC3         BITFIELD(31, 24)
#define DISPC__DISPC_VID1_FIR_COEF_H2__FIRHC3__POS    24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_H2__FIRHC2   
 *
 * @BRIEF        Unsigned coefficient C2 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_H2__FIRHC2         BITFIELD(23, 16)
#define DISPC__DISPC_VID1_FIR_COEF_H2__FIRHC2__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_H2__FIRHC1   
 *
 * @BRIEF        Signed coefficient C1 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_H2__FIRHC1         BITFIELD(15, 8)
#define DISPC__DISPC_VID1_FIR_COEF_H2__FIRHC1__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_H2__FIRHC0   
 *
 * @BRIEF        Signed coefficient C0 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_H2__FIRHC0         BITFIELD(7, 0)
#define DISPC__DISPC_VID1_FIR_COEF_H2__FIRHC0__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_HV2__FIRVC2   
 *
 * @BRIEF        Signed coefficient C2 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_HV2__FIRVC2        BITFIELD(31, 24)
#define DISPC__DISPC_VID1_FIR_COEF_HV2__FIRVC2__POS   24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_HV2__FIRVC1   
 *
 * @BRIEF        Unsigned coefficient C1 for the vertical up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_HV2__FIRVC1        BITFIELD(23, 16)
#define DISPC__DISPC_VID1_FIR_COEF_HV2__FIRVC1__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_HV2__FIRVC0   
 *
 * @BRIEF        Signed coefficient C0 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_HV2__FIRVC0        BITFIELD(15, 8)
#define DISPC__DISPC_VID1_FIR_COEF_HV2__FIRVC0__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_HV2__FIRHC4   
 *
 * @BRIEF        Signed coefficient C4 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_HV2__FIRHC4        BITFIELD(7, 0)
#define DISPC__DISPC_VID1_FIR_COEF_HV2__FIRHC4__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_V2__FIRVC22   
 *
 * @BRIEF        Signed coefficient C22 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_V2__FIRVC22        BITFIELD(15, 8)
#define DISPC__DISPC_VID1_FIR_COEF_V2__FIRVC22__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_FIR_COEF_V2__FIRVC00   
 *
 * @BRIEF        Signed coefficient C00 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_FIR_COEF_V2__FIRVC00        BITFIELD(7, 0)
#define DISPC__DISPC_VID1_FIR_COEF_V2__FIRVC00__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR2__FIRVINC   
 *
 * @BRIEF        Vertical increment of the up/down-sampling filter for Cb and 
 *               Cr. 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR2__FIRVINC               BITFIELD(28, 16)
#define DISPC__DISPC_VID2_FIR2__FIRVINC__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR2__FIRHINC   
 *
 * @BRIEF        Horizontal increment of the up/down-sampling filter for Cb 
 *               and Cr. 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR2__FIRHINC               BITFIELD(12, 0)
#define DISPC__DISPC_VID2_FIR2__FIRHINC__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ACCU2__VERTICALACCU   
 *
 * @BRIEF        Vertical initialization accu value                         
 *               Encoded value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ACCU2__VERTICALACCU         BITFIELD(26, 16)
#define DISPC__DISPC_VID2_ACCU2__VERTICALACCU__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ACCU2__HORIZONTALACCU   
 *
 * @BRIEF        Horizontal initialization accu value                         
 *                                                 
 *               Encoded value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ACCU2__HORIZONTALACCU       BITFIELD(10, 0)
#define DISPC__DISPC_VID2_ACCU2__HORIZONTALACCU__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_H2__FIRHC3   
 *
 * @BRIEF        Signed coefficient C3 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_H2__FIRHC3         BITFIELD(31, 24)
#define DISPC__DISPC_VID2_FIR_COEF_H2__FIRHC3__POS    24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_H2__FIRHC2   
 *
 * @BRIEF        Unsigned coefficient C2 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_H2__FIRHC2         BITFIELD(23, 16)
#define DISPC__DISPC_VID2_FIR_COEF_H2__FIRHC2__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_H2__FIRHC1   
 *
 * @BRIEF        Signed coefficient C1 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_H2__FIRHC1         BITFIELD(15, 8)
#define DISPC__DISPC_VID2_FIR_COEF_H2__FIRHC1__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_H2__FIRHC0   
 *
 * @BRIEF        Signed coefficient C0 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_H2__FIRHC0         BITFIELD(7, 0)
#define DISPC__DISPC_VID2_FIR_COEF_H2__FIRHC0__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_HV2__FIRVC2   
 *
 * @BRIEF        Signed coefficient C2 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_HV2__FIRVC2        BITFIELD(31, 24)
#define DISPC__DISPC_VID2_FIR_COEF_HV2__FIRVC2__POS   24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_HV2__FIRVC1   
 *
 * @BRIEF        Unsigned coefficient C1 for the vertical up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_HV2__FIRVC1        BITFIELD(23, 16)
#define DISPC__DISPC_VID2_FIR_COEF_HV2__FIRVC1__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_HV2__FIRVC0   
 *
 * @BRIEF        Signed coefficient C0 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_HV2__FIRVC0        BITFIELD(15, 8)
#define DISPC__DISPC_VID2_FIR_COEF_HV2__FIRVC0__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_HV2__FIRHC4   
 *
 * @BRIEF        Signed coefficient C4 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_HV2__FIRHC4        BITFIELD(7, 0)
#define DISPC__DISPC_VID2_FIR_COEF_HV2__FIRHC4__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_V2__FIRVC22   
 *
 * @BRIEF        Signed coefficient C22 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_V2__FIRVC22        BITFIELD(15, 8)
#define DISPC__DISPC_VID2_FIR_COEF_V2__FIRVC22__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_FIR_COEF_V2__FIRVC00   
 *
 * @BRIEF        Signed coefficient C00 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_FIR_COEF_V2__FIRVC00        BITFIELD(7, 0)
#define DISPC__DISPC_VID2_FIR_COEF_V2__FIRVC00__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR2__FIRVINC   
 *
 * @BRIEF        Vertical increment of the up/down-sampling filter for Cb and 
 *               Cr. 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR2__FIRVINC               BITFIELD(28, 16)
#define DISPC__DISPC_VID3_FIR2__FIRVINC__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR2__FIRHINC   
 *
 * @BRIEF        Horizontal increment of the up/down-sampling filter for Cb 
 *               and Cr. 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR2__FIRHINC               BITFIELD(12, 0)
#define DISPC__DISPC_VID3_FIR2__FIRHINC__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ACCU2__VERTICALACCU   
 *
 * @BRIEF        Vertical initialization accu value                         
 *               Encoded value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ACCU2__VERTICALACCU         BITFIELD(26, 16)
#define DISPC__DISPC_VID3_ACCU2__VERTICALACCU__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ACCU2__HORIZONTALACCU   
 *
 * @BRIEF        Horizontal initialization accu value                         
 *                                                 
 *               Encoded value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ACCU2__HORIZONTALACCU       BITFIELD(10, 0)
#define DISPC__DISPC_VID3_ACCU2__HORIZONTALACCU__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_H2__FIRHC3   
 *
 * @BRIEF        Signed coefficient C3 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_H2__FIRHC3         BITFIELD(31, 24)
#define DISPC__DISPC_VID3_FIR_COEF_H2__FIRHC3__POS    24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_H2__FIRHC2   
 *
 * @BRIEF        Unsigned coefficient C2 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_H2__FIRHC2         BITFIELD(23, 16)
#define DISPC__DISPC_VID3_FIR_COEF_H2__FIRHC2__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_H2__FIRHC1   
 *
 * @BRIEF        Signed coefficient C1 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_H2__FIRHC1         BITFIELD(15, 8)
#define DISPC__DISPC_VID3_FIR_COEF_H2__FIRHC1__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_H2__FIRHC0   
 *
 * @BRIEF        Signed coefficient C0 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_H2__FIRHC0         BITFIELD(7, 0)
#define DISPC__DISPC_VID3_FIR_COEF_H2__FIRHC0__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_HV2__FIRVC2   
 *
 * @BRIEF        Signed coefficient C2 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_HV2__FIRVC2        BITFIELD(31, 24)
#define DISPC__DISPC_VID3_FIR_COEF_HV2__FIRVC2__POS   24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_HV2__FIRVC1   
 *
 * @BRIEF        Unsigned coefficient C1 for the vertical up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_HV2__FIRVC1        BITFIELD(23, 16)
#define DISPC__DISPC_VID3_FIR_COEF_HV2__FIRVC1__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_HV2__FIRVC0   
 *
 * @BRIEF        Signed coefficient C0 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_HV2__FIRVC0        BITFIELD(15, 8)
#define DISPC__DISPC_VID3_FIR_COEF_HV2__FIRVC0__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_HV2__FIRHC4   
 *
 * @BRIEF        Signed coefficient C4 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_HV2__FIRHC4        BITFIELD(7, 0)
#define DISPC__DISPC_VID3_FIR_COEF_HV2__FIRHC4__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_V2__FIRVC22   
 *
 * @BRIEF        Signed coefficient C22 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_V2__FIRVC22        BITFIELD(15, 8)
#define DISPC__DISPC_VID3_FIR_COEF_V2__FIRVC22__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_FIR_COEF_V2__FIRVC00   
 *
 * @BRIEF        Signed coefficient C00 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_FIR_COEF_V2__FIRVC00        BITFIELD(7, 0)
#define DISPC__DISPC_VID3_FIR_COEF_V2__FIRVC00__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR2__FIRVINC   
 *
 * @BRIEF        Vertical increment of the up/down-sampling filter for Cb and 
 *               Cr. 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR2__FIRVINC                 BITFIELD(28, 16)
#define DISPC__DISPC_WB_FIR2__FIRVINC__POS            16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR2__FIRHINC   
 *
 * @BRIEF        Horizontal increment of the up/down-sampling filter for Cb 
 *               and Cr. 
 *               Encoded value (from 1 to 4096). The value 0 is invalid. The 
 *               values greater than 4096 are invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR2__FIRHINC                 BITFIELD(12, 0)
#define DISPC__DISPC_WB_FIR2__FIRHINC__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ACCU2__VERTICALACCU   
 *
 * @BRIEF        Vertical initialization accu value                         
 *               Encoded value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ACCU2__VERTICALACCU           BITFIELD(26, 16)
#define DISPC__DISPC_WB_ACCU2__VERTICALACCU__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ACCU2__HORIZONTALACCU   
 *
 * @BRIEF        Horizontal initialization accu value                         
 *                                                 
 *               Encoded value (from -1024 to 1023). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ACCU2__HORIZONTALACCU         BITFIELD(10, 0)
#define DISPC__DISPC_WB_ACCU2__HORIZONTALACCU__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_H2__FIRHC3   
 *
 * @BRIEF        Signed coefficient C3 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_H2__FIRHC3           BITFIELD(31, 24)
#define DISPC__DISPC_WB_FIR_COEF_H2__FIRHC3__POS      24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_H2__FIRHC2   
 *
 * @BRIEF        Unsigned coefficient C2 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_H2__FIRHC2           BITFIELD(23, 16)
#define DISPC__DISPC_WB_FIR_COEF_H2__FIRHC2__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_H2__FIRHC1   
 *
 * @BRIEF        Signed coefficient C1 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_H2__FIRHC1           BITFIELD(15, 8)
#define DISPC__DISPC_WB_FIR_COEF_H2__FIRHC1__POS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_H2__FIRHC0   
 *
 * @BRIEF        Signed coefficient C0 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_H2__FIRHC0           BITFIELD(7, 0)
#define DISPC__DISPC_WB_FIR_COEF_H2__FIRHC0__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_HV2__FIRVC2   
 *
 * @BRIEF        Signed coefficient C2 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_HV2__FIRVC2          BITFIELD(31, 24)
#define DISPC__DISPC_WB_FIR_COEF_HV2__FIRVC2__POS     24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_HV2__FIRVC1   
 *
 * @BRIEF        Unsigned coefficient C1 for the vertical up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_HV2__FIRVC1          BITFIELD(23, 16)
#define DISPC__DISPC_WB_FIR_COEF_HV2__FIRVC1__POS     16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_HV2__FIRVC0   
 *
 * @BRIEF        Signed coefficient C0 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_HV2__FIRVC0          BITFIELD(15, 8)
#define DISPC__DISPC_WB_FIR_COEF_HV2__FIRVC0__POS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_HV2__FIRHC4   
 *
 * @BRIEF        Signed coefficient C4 for the horizontal up/down-scaling 
 *               with the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_HV2__FIRHC4          BITFIELD(7, 0)
#define DISPC__DISPC_WB_FIR_COEF_HV2__FIRHC4__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_V2__FIRVC22   
 *
 * @BRIEF        Signed coefficient C22 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_V2__FIRVC22          BITFIELD(15, 8)
#define DISPC__DISPC_WB_FIR_COEF_V2__FIRVC22__POS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_FIR_COEF_V2__FIRVC00   
 *
 * @BRIEF        Signed coefficient C00 for the vertical up/down-scaling with 
 *               the phase n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_FIR_COEF_V2__FIRVC00          BITFIELD(7, 0)
#define DISPC__DISPC_WB_FIR_COEF_V2__FIRVC00__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__WB_BOTTOM_BUFFER   
 *
 * @BRIEF        Write-back DMA BOTTOM buffer (half of the full DMA buffer) 
 *               allocation to one of the pipelines. By default to write-back 
 *               pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__WB_BOTTOM_BUFFER  BITFIELD(29, 27)
#define DISPC__DISPC_GLOBAL_BUFFER__WB_BOTTOM_BUFFER__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__WB_TOP_BUFFER   
 *
 * @BRIEF        Write-back DMA TOP buffer (half of the full DMA buffer) 
 *               allocation to one of the pipelines. By default to write-back 
 *               pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__WB_TOP_BUFFER     BITFIELD(26, 24)
#define DISPC__DISPC_GLOBAL_BUFFER__WB_TOP_BUFFER__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID3_BOTTOM_BUFFER   
 *
 * @BRIEF        Video3 DMA BOTTOM buffer (half of the full DMA buffer) 
 *               allocation to one of the pipelines. By default to video3 
 *               pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID3_BOTTOM_BUFFER BITFIELD(23, 21)
#define DISPC__DISPC_GLOBAL_BUFFER__VID3_BOTTOM_BUFFER__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID3_TOP_BUFFER   
 *
 * @BRIEF        Video3 DMA TOP buffer (half of the full DMA buffer) 
 *               allocation to one of the pipelines. By default to video3 
 *               pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID3_TOP_BUFFER   BITFIELD(20, 18)
#define DISPC__DISPC_GLOBAL_BUFFER__VID3_TOP_BUFFER__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID2_BOTTOM_BUFFER   
 *
 * @BRIEF        Video2 DMA BOTTOM buffer (half of the full DMA buffer) 
 *               allocation to one of the pipelines. By default to video2 
 *               pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID2_BOTTOM_BUFFER BITFIELD(17, 15)
#define DISPC__DISPC_GLOBAL_BUFFER__VID2_BOTTOM_BUFFER__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID2_TOP_BUFFER   
 *
 * @BRIEF        Video2 DMA TOP buffer (half of the full DMA buffer) 
 *               allocation to one of the pipelines. By default to video2 
 *               pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID2_TOP_BUFFER   BITFIELD(14, 12)
#define DISPC__DISPC_GLOBAL_BUFFER__VID2_TOP_BUFFER__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID1_BOTTOM_BUFFER   
 *
 * @BRIEF        Video1 DMA BOTTOM buffer (half of the full DMA buffer) 
 *               allocation to one of the pipelines. By default to video1 
 *               pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID1_BOTTOM_BUFFER BITFIELD(11, 9)
#define DISPC__DISPC_GLOBAL_BUFFER__VID1_BOTTOM_BUFFER__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID1_TOP_BUFFER   
 *
 * @BRIEF        Video1 DMA TOP buffer (half of the full DMA buffer) 
 *               allocation to one of the pipelines. By default to video 1 
 *               pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID1_TOP_BUFFER   BITFIELD(8, 6)
#define DISPC__DISPC_GLOBAL_BUFFER__VID1_TOP_BUFFER__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__GFX_BOTTOM_BUFFER   
 *
 * @BRIEF        Graphics DMA BOTTOM buffer (half of the full DMA buffer) 
 *               allocation to one of the pipelines. By default to graphics 
 *               pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__GFX_BOTTOM_BUFFER BITFIELD(5, 3)
#define DISPC__DISPC_GLOBAL_BUFFER__GFX_BOTTOM_BUFFER__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__GFX_TOP_BUFFER   
 *
 * @BRIEF        Graphics DMA TOP buffer (half of the full DMA buffer) 
 *               allocation to one of the pipelines. By default to graphics 
 *               pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__GFX_TOP_BUFFER    BITFIELD(2, 0)
#define DISPC__DISPC_GLOBAL_BUFFER__GFX_TOP_BUFFER__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DIVISOR__LCD   
 *
 * @BRIEF        Display Controller Logic Clock Divisor                       
 *                              
 *               Value (from 1 to 255) to specify the frequency of the 
 *               Display Controller logic clock based on the function clock. 
 *               The value 0 is invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DIVISOR__LCD                     BITFIELD(23, 16)
#define DISPC__DISPC_DIVISOR__LCD__POS                16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DIVISOR__ENABLE   
 *
 * @BRIEF        When the bit-field is set to 1, the bit-field LCD is used to 
 *               generated the core functional clock from the input clock. 
 *               When the bit-field is set to 0, the value DISPC_DIVISOR1.LCD 
 *               is used instead. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DIVISOR__ENABLE                  BITFIELD(0, 0)
#define DISPC__DISPC_DIVISOR__ENABLE__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES2__RESERVED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES2__RESERVED         BITFIELD(31, 8)
#define DISPC__DISPC_WB_ATTRIBUTES2__RESERVED__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES2__WBDELAYCOUNT   
 *
 * @BRIEF        Delays the WB pipe flush after the end of the frame.delay = 
 *               n x (1/F_clk) n = 0:255 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES2__WBDELAYCOUNT     BITFIELD(7, 0)
#define DISPC__DISPC_WB_ATTRIBUTES2__WBDELAYCOUNT__POS 0

    /* 
     * List of register bitfields values for component DISPC
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__MIDLEMODE__FSTANDBY
 *
 * @BRIEF        Force-standby.MStandby is only asserted when the module is 
 *               disabled.                                                    
 *                       MStandby is only asserted when the module is 
 *               disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__MIDLEMODE__FSTANDBY   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__MIDLEMODE__NSTANDBY
 *
 * @BRIEF        No-Standby:MStandby is never asserted - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__MIDLEMODE__NSTANDBY   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__MIDLEMODE__SSTANDBY
 *
 * @BRIEF        Smart-Standby.MStandby is asserted based on the internal 
 *               activity of the module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__MIDLEMODE__SSTANDBY   0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__MIDLEMODE__RES
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__MIDLEMODE__RES        0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__CLOCKACTIVITY__OCPFUNCOFF
 *
 * @BRIEF        OCP and Functional clocks can be switched off - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__CLOCKACTIVITY__OCPFUNCOFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__CLOCKACTIVITY__FUNCOFF
 *
 * @BRIEF        Functional clocks can be switched off and OCP clocks are 
 *               mantained during wake up period - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__CLOCKACTIVITY__FUNCOFF 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__CLOCKACTIVITY__OCPOFF
 *
 * @BRIEF        OCP clocks can be switched off and Functional clocks are 
 *               maintained during wake up period - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__CLOCKACTIVITY__OCPOFF 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__CLOCKACTIVITY__OCPFUNCON
 *
 * @BRIEF        OCP and Functional clocks are maintained during wake up 
 *               period - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__CLOCKACTIVITY__OCPFUNCON 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__WARMRESET__NORMAL
 *
 * @BRIEF        Normal mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__WARMRESET__NORMAL     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__WARMRESET__WARMRESET
 *
 * @BRIEF        the warmreset is set - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__WARMRESET__WARMRESET  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__SIDLEMODE__FIDLE
 *
 * @BRIEF        Force-idle.An idle request is acknowledged unconditionally - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__SIDLEMODE__FIDLE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__SIDLEMODE__NIDLE
 *
 * @BRIEF        No-idle. An idle request is never acknowledged - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__SIDLEMODE__NIDLE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__SIDLEMODE__SIDLE
 *
 * @BRIEF        Smart-idle. Acknowledgement to an idle request is given 
 *               based on the internal activity of the module. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__SIDLEMODE__SIDLE      0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__SIDLEMODE__RES
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__SIDLEMODE__RES        0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__ENWAKEUP__WAKEUPDIS
 *
 * @BRIEF        Wakeup is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__ENWAKEUP__WAKEUPDIS   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__ENWAKEUP__WAKEUPENB
 *
 * @BRIEF        Wakeup is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__ENWAKEUP__WAKEUPENB   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__SOFTRESET__NMODE
 *
 * @BRIEF        Normal mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__SOFTRESET__NMODE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__SOFTRESET__RST
 *
 * @BRIEF        The module is reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__SOFTRESET__RST        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__AUTOIDLE__CLKFREE
 *
 * @BRIEF        OCP clock is free-running - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__AUTOIDLE__CLKFREE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSCONFIG__AUTOIDLE__CLKGATED
 *
 * @BRIEF        Automatic OCP L3 and L4 clocks gating strategy is applied, 
 *               based on the OCP interface activity..  Automatic functional 
 *               clock gating is also applied to the functional clock based 
 *               on the module activity  (for instance 
 *               DISPC_<pipe>_ATTRIBUTES.ENALE) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSCONFIG__AUTOIDLE__CLKGATED    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSSTATUS__RESETDONE__RSTONGOING
 *
 * @BRIEF        Internal module reset is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSSTATUS__RESETDONE__RSTONGOING 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SYSSTATUS__RESETDONE__RSTCOMP
 *
 * @BRIEF        Reset completed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SYSSTATUS__RESETDONE__RSTCOMP    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__WBUNCOMPLETEERROR_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__WBUNCOMPLETEERROR_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__WBUNCOMPLETEERROR_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (Pending) 
 *               WRITE: Status bit is reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__WBUNCOMPLETEERROR_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__WBBUFFEROVERFLOW_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__WBBUFFEROVERFLOW_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__WBBUFFEROVERFLOW_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__WBBUFFEROVERFLOW_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__FRAMEDONETV_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__FRAMEDONETV_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__FRAMEDONETV_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__FRAMEDONETV_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__FRAMEDONEWB_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__FRAMEDONEWB_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__FRAMEDONEWB_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__FRAMEDONEWB_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__FRAMEDONE2_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__FRAMEDONE2_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__FRAMEDONE2_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__FRAMEDONE2_IRQ__TRUE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__ACBIASCOUNTSTATUS2_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__ACBIASCOUNTSTATUS2_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__ACBIASCOUNTSTATUS2_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__ACBIASCOUNTSTATUS2_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID3BUFFERUNDERFLOW_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID3BUFFERUNDERFLOW_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID3BUFFERUNDERFLOW_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID3BUFFERUNDERFLOW_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID3ENDWINDOW_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID3ENDWINDOW_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID3ENDWINDOW_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID3ENDWINDOW_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VSYNC2_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VSYNC2_IRQ__FALSE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VSYNC2_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VSYNC2_IRQ__TRUE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__SYNCLOST2_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__SYNCLOST2_IRQ__FALSE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__SYNCLOST2_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__SYNCLOST2_IRQ__TRUE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__WAKEUP_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__WAKEUP_IRQ__FALSE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__WAKEUP_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__WAKEUP_IRQ__TRUE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__SYNCLOSTTV_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__SYNCLOSTTV_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__SYNCLOSTTV_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__SYNCLOSTTV_IRQ__TRUE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__SYNCLOST1_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__SYNCLOST1_IRQ__FALSE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__SYNCLOST1_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__SYNCLOST1_IRQ__TRUE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID2ENDWINDOW_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID2ENDWINDOW_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID2ENDWINDOW_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID2ENDWINDOW_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID2BUFFERUNDERFLOW_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID2BUFFERUNDERFLOW_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID2BUFFERUNDERFLOW_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID2BUFFERUNDERFLOW_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID1ENDWINDOW_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID1ENDWINDOW_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID1ENDWINDOW_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID1ENDWINDOW_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID1BUFFERUNDERFLOW_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID1BUFFERUNDERFLOW_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VID1BUFFERUNDERFLOW_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VID1BUFFERUNDERFLOW_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__OCPERROR_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__OCPERROR_IRQ__FALSE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__OCPERROR_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__OCPERROR_IRQ__TRUE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__PALETTEGAMMALOADING_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__PALETTEGAMMALOADING_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__PALETTEGAMMALOADING_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__PALETTEGAMMALOADING_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__GFXENDWINDOW_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__GFXENDWINDOW_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__GFXENDWINDOW_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__GFXENDWINDOW_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__GFXBUFFERUNDERFLOW_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__GFXBUFFERUNDERFLOW_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__GFXBUFFERUNDERFLOW_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__GFXBUFFERUNDERFLOW_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__PROGRAMMEDLINENUMBER_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__PROGRAMMEDLINENUMBER_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__PROGRAMMEDLINENUMBER_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__PROGRAMMEDLINENUMBER_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__ACBIASCOUNTSTATUS1_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__ACBIASCOUNTSTATUS1_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__ACBIASCOUNTSTATUS1_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__ACBIASCOUNTSTATUS1_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__EVSYNC_ODD_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__EVSYNC_ODD_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__EVSYNC_ODD_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__EVSYNC_ODD_IRQ__TRUE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__EVSYNC_EVEN_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__EVSYNC_EVEN_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__EVSYNC_EVEN_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__EVSYNC_EVEN_IRQ__TRUE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VSYNC1_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VSYNC1_IRQ__FALSE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__VSYNC1_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__VSYNC1_IRQ__TRUE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__FRAMEDONE1_IRQ__FALSE
 *
 * @BRIEF        READS: Event is false. 
 *               WRITES: Status bit unchanged. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__FRAMEDONE1_IRQ__FALSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQSTATUS__FRAMEDONE1_IRQ__TRUE
 *
 * @BRIEF        READS: Event is true (pending). 
 *               WRITES: Status bit is reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQSTATUS__FRAMEDONE1_IRQ__TRUE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__WBUNCOMPLETEERROR_EN__MASKED
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__WBUNCOMPLETEERROR_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__WBUNCOMPLETEERROR_EN__GENINT
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__WBUNCOMPLETEERROR_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__WBBUFFEROVERFLOW_EN__MASKED
 *
 * @BRIEF        WBBufferOverflow is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__WBBUFFEROVERFLOW_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__WBBUFFEROVERFLOW_EN__GENINT
 *
 * @BRIEF        WBBufferOverflow generates an interrupt when it occurs - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__WBBUFFEROVERFLOW_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__FRAMEDONETV_EN__MASKED
 *
 * @BRIEF        Frame Done for the TV output is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__FRAMEDONETV_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__FRAMEDONETV_EN__GENINT
 *
 * @BRIEF        Frame Done for the TV output generates an interrupt when it 
 *               occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__FRAMEDONETV_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__FRAMEDONEWB_EN__MASKED
 *
 * @BRIEF        Frame Done for the write-back is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__FRAMEDONEWB_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__FRAMEDONEWB_EN__GENINT
 *
 * @BRIEF        Frame Done for the write-back generates an interrupt when it 
 *               occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__FRAMEDONEWB_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__FRAMEDONE2_EN__MASKED
 *
 * @BRIEF        Frame Done for the secondary LCD is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__FRAMEDONE2_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__FRAMEDONE2_EN__GENINT
 *
 * @BRIEF        Frame Done for the secondary LCD generates an interrupt when 
 *               it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__FRAMEDONE2_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__ACBIASCOUNTSTATUS2_EN__MASKED
 *
 * @BRIEF        ACBiasCountStatus  for the secondary LCD output is masked - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__ACBIASCOUNTSTATUS2_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__ACBIASCOUNTSTATUS2_EN__GENINT
 *
 * @BRIEF        ACBiasCountStatus  for the secondary LCD output generates an 
 *               interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__ACBIASCOUNTSTATUS2_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VID3BUFFERUNDERFLOW_EN__MASKED
 *
 * @BRIEF        Vid3BufferUnderflow  is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VID3BUFFERUNDERFLOW_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VID3BUFFERUNDERFLOW_EN__GENINT
 *
 * @BRIEF        Vid3BufferUnderflow generates an interrupt when it occurs - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VID3BUFFERUNDERFLOW_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VID3ENDWINDOW_EN__MASKED
 *
 * @BRIEF        Vid3EndWindow  is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VID3ENDWINDOW_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VID3ENDWINDOW_EN__GENINT
 *
 * @BRIEF        Vid3EndWindow generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VID3ENDWINDOW_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VSYNC2_EN__MASKED
 *
 * @BRIEF        VSYNC for the secondary LCD output  is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VSYNC2_EN__MASKED     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VSYNC2_EN__GENINT
 *
 * @BRIEF        VSYNC for the secondary LCD output generates an interrupt 
 *               when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VSYNC2_EN__GENINT     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__SYNCLOST2_EN__MASKED
 *
 * @BRIEF        Synchronization Lost on the secondary LCD output is masked - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__SYNCLOST2_EN__MASKED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__SYNCLOST2_EN__GENINT
 *
 * @BRIEF        Synchronization Lost on the secondary LCD output generates 
 *               an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__SYNCLOST2_EN__GENINT  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__WAKEUP_EN__MASKED
 *
 * @BRIEF        WakeUp  is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__WAKEUP_EN__MASKED     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__WAKEUP_EN__GENINT
 *
 * @BRIEF        WakeUp  generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__WAKEUP_EN__GENINT     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__SYNCLOSTTV_EN__MASKED
 *
 * @BRIEF        Synchronization Lost on the TV output is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__SYNCLOSTTV_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__SYNCLOSTTV_EN__GENINT
 *
 * @BRIEF        Synchronization Lost on the TV output generates an interrupt 
 *               when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__SYNCLOSTTV_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__SYNCLOST1_EN__MASKED
 *
 * @BRIEF        SyncLost for the primary LCD output is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__SYNCLOST1_EN__MASKED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__SYNCLOST1_EN__GENINT
 *
 * @BRIEF        SyncLost for the primary LCD output generates an interrupt 
 *               when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__SYNCLOST1_EN__GENINT  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VID2ENDWINDOW_EN__MASKED
 *
 * @BRIEF        Vid2EndWindow  is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VID2ENDWINDOW_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VID2ENDWINDOW_EN__GENINT
 *
 * @BRIEF        Vid2EndWindow generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VID2ENDWINDOW_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VID2BUFFERUNDERFLOW_EN__MASKED
 *
 * @BRIEF        Vid2BufferUnderflow is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VID2BUFFERUNDERFLOW_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VID2BUFFERUNDERFLOW_EN__GENINT
 *
 * @BRIEF        Vid2BufferUnderflow generates an interrupt when it occurs - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VID2BUFFERUNDERFLOW_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__ENDVID1WINDOW_EN__MASKED
 *
 * @BRIEF        EndVid1Window is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__ENDVID1WINDOW_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__ENDVID1WINDOW_EN__GENINT
 *
 * @BRIEF        EndVid1Window generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__ENDVID1WINDOW_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VID1BUFFERUNDERFLOW_EN__MASKED
 *
 * @BRIEF        Vid1BufferUnderflow is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VID1BUFFERUNDERFLOW_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VID1BUFFERUNDERFLOW_EN__GENINT
 *
 * @BRIEF        Vid1BufferUnderflow generates an interrupt when it occurs - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VID1BUFFERUNDERFLOW_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__OCPERROR_EN__MASKED
 *
 * @BRIEF        OCPError  is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__OCPERROR_EN__MASKED   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__OCPERROR_EN__GENINT
 *
 * @BRIEF        OCPError  generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__OCPERROR_EN__GENINT   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__PALETTEGAMMA_EN__MASKED
 *
 * @BRIEF        PaletteGamma  is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__PALETTEGAMMA_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__PALETTEGAMMA_EN__GENINT
 *
 * @BRIEF        PaletteGamma generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__PALETTEGAMMA_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__GFXENDWINDOW_EN__MASKED
 *
 * @BRIEF        GfxEndWindow  is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__GFXENDWINDOW_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__GFXENDWINDOW_EN__GENINT
 *
 * @BRIEF        GfxEndWindow  generates an interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__GFXENDWINDOW_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__GFXBUFFERUNDERFLOW_EN__MASKED
 *
 * @BRIEF        GfxBufferUnderflow is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__GFXBUFFERUNDERFLOW_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__GFXBUFFERUNDERFLOW_EN__GENINT
 *
 * @BRIEF        GfxBufferUnderflow generates an interrupt when it occurs - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__GFXBUFFERUNDERFLOW_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__PROGRAMMEDLINENUMBER_EN__MASKED
 *
 * @BRIEF        ProgrammedLineNumber  is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__PROGRAMMEDLINENUMBER_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__PROGRAMMEDLINENUMBER_EN__GENINT
 *
 * @BRIEF        ProgrammedLineNumber  generates an interrupt when it occurs 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__PROGRAMMEDLINENUMBER_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__ACBIASCOUNTSTATUS1_EN__MASKED
 *
 * @BRIEF        ACBiasCountStatus  for the primary LCD output is masked - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__ACBIASCOUNTSTATUS1_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__ACBIASCOUNTSTATUS1_EN__GENINT
 *
 * @BRIEF        ACBiasCountStatus  for the primary LCD output generates an 
 *               interrupt when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__ACBIASCOUNTSTATUS1_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__EVSYNC_ODD_EN__MASKED
 *
 * @BRIEF        EVSYNC_ODD for the TV output  is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__EVSYNC_ODD_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__EVSYNC_ODD_EN__GENINT
 *
 * @BRIEF        EVSYNC_ODD for the TV output  generates an interrupt when it 
 *               occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__EVSYNC_ODD_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__EVSYNC_EVEN_EN__MASKED
 *
 * @BRIEF        EVSYNC_EVEN for the TV output  is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__EVSYNC_EVEN_EN__MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__EVSYNC_EVEN_EN__GENINT
 *
 * @BRIEF        EVSYNC_EVEN for the TV output  generates an interrupt when 
 *               it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__EVSYNC_EVEN_EN__GENINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VSYNC1_EN__MASKED
 *
 * @BRIEF        VSYNC for the primary LCD output  is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VSYNC1_EN__MASKED     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__VSYNC1_EN__GENINT
 *
 * @BRIEF        VSYNC for the primary LCD output generates an interrupt when 
 *               it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__VSYNC1_EN__GENINT     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__FRAMEDONE_EN__MASKED
 *
 * @BRIEF        FrameDone for the primary LCD output  is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__FRAMEDONE_EN__MASKED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_IRQENABLE__FRAMEDONE_EN__GENINT
 *
 * @BRIEF        FrameDone for the primary LCD output generates an interrupt 
 *               when it occurs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_IRQENABLE__FRAMEDONE_EN__GENINT  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__SPATIALTEMPORALDITHERINGFRAMES__ONEFRAME
 *
 * @BRIEF        Spatial only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__SPATIALTEMPORALDITHERINGFRAMES__ONEFRAME 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__SPATIALTEMPORALDITHERINGFRAMES__TWOFRAMES
 *
 * @BRIEF        Spatial and temporal over 2 frames - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__SPATIALTEMPORALDITHERINGFRAMES__TWOFRAMES 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__SPATIALTEMPORALDITHERINGFRAMES__FOURFRAMES
 *
 * @BRIEF        Spatial and temporal over 4 frames - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__SPATIALTEMPORALDITHERINGFRAMES__FOURFRAMES 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__SPATIALTEMPORALDITHERINGFRAMES__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__SPATIALTEMPORALDITHERINGFRAMES__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMUNUSEDBITS__LOWLEVEL
 *
 * @BRIEF        low level (0) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMUNUSEDBITS__LOWLEVEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMUNUSEDBITS__HIGHLEVEL
 *
 * @BRIEF        high level (1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMUNUSEDBITS__HIGHLEVEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMUNUSEDBITS__UNCHANGED
 *
 * @BRIEF        unchanged from previous state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMUNUSEDBITS__UNCHANGED 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMUNUSEDBITS__RES
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMUNUSEDBITS__RES     0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMCYCLEFORMAT__1CYCPERPIX
 *
 * @BRIEF        1 cycle for 1 pixel - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMCYCLEFORMAT__1CYCPERPIX 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMCYCLEFORMAT__2CYCPERPIX
 *
 * @BRIEF        2 cycles for 1 pixel - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMCYCLEFORMAT__2CYCPERPIX 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMCYCLEFORMAT__3CYCPERPIX
 *
 * @BRIEF        3 cycles for 1 pixel - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMCYCLEFORMAT__3CYCPERPIX 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMCYCLEFORMAT__3CYCPER2PIX
 *
 * @BRIEF        3 cycles for 2 pixels - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMCYCLEFORMAT__3CYCPER2PIX 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMPARALLELMODE__8BPARAINT
 *
 * @BRIEF        8-bit parallel output interface selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMPARALLELMODE__8BPARAINT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMPARALLELMODE__9BPARAINT
 *
 * @BRIEF        9-bit parallel output interface selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMPARALLELMODE__9BPARAINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMPARALLELMODE__12BPARAINT
 *
 * @BRIEF        12-bit parallel output interface selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMPARALLELMODE__12BPARAINT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMPARALLELMODE__16BPARAINT
 *
 * @BRIEF        16-bit parallel output interface selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMPARALLELMODE__16BPARAINT 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMENABLE__TDMDIS
 *
 * @BRIEF        TDM disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMENABLE__TDMDIS      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TDMENABLE__TDMENB
 *
 * @BRIEF        TDM enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TDMENABLE__TDMENB      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GPOUT1__RESET
 *
 * @BRIEF        The GPout1 is reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GPOUT1__RESET          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GPOUT1__SET
 *
 * @BRIEF        The GPout1 is set - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GPOUT1__SET            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GPOUT0__RESET
 *
 * @BRIEF        The GPout0 is reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GPOUT0__RESET          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GPOUT0__SET
 *
 * @BRIEF        The GPout0 is set - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GPOUT0__SET            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GPIN1__RESET
 *
 * @BRIEF        The GPin1 has been reset - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GPIN1__RESET           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GPIN1__SET
 *
 * @BRIEF        The GPin1 has been set - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GPIN1__SET             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GPIN0__GPIN0RST
 *
 * @BRIEF        The GPin0 has been reset - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GPIN0__GPIN0RST        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GPIN0__GPIN0SET
 *
 * @BRIEF        The GPin0 has been set - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GPIN0__GPIN0SET        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__OVERLAYOPTIMIZATION__GDBVWFM
 *
 * @BRIEF        All the data for all the enabled pipelines are fetched from 
 *               memory regardless of the overlay/alpha blending 
 *               configuration. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__OVERLAYOPTIMIZATION__GDBVWFM 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__OVERLAYOPTIMIZATION__GDBVWNFM
 *
 * @BRIEF        The data not used by the overlay manager because of overlap 
 *               between layers with no alpha blending between them shall not 
 *               be fetched from memory in order to optimize the bandwidth. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__OVERLAYOPTIMIZATION__GDBVWNFM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__STALLMODE__NMODE
 *
 * @BRIEF        Normal mode selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__STALLMODE__NMODE       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__STALLMODE__RFBIMODE
 *
 * @BRIEF        STALL mode selected. The Display Controller sends the data 
 *               without considering the VSYNC/HSYNC. The LCD output is 
 *               disabled at the end of the transfer of the frame. The S/W 
 *               has to re-enable the LCD output in order to generate a new 
 *               frame. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__STALLMODE__RFBIMODE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__SECURE__NSECMODE
 *
 * @BRIEF        Non-secure mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__SECURE__NSECMODE       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__SECURE__SECMODE
 *
 * @BRIEF        Secure mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__SECURE__SECMODE        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TFTDATALINES__OALSB12B
 *
 * @BRIEF        12-bit output aligned on the LSB of the pixel data interface 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TFTDATALINES__OALSB12B 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TFTDATALINES__OALSB16B
 *
 * @BRIEF        16-bit output aligned on the LSB of the pixel data interface 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TFTDATALINES__OALSB16B 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TFTDATALINES__OALSB18B
 *
 * @BRIEF        18-bit output aligned on the LSB of the pixel data interface 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TFTDATALINES__OALSB18B 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TFTDATALINES__OALSB24B
 *
 * @BRIEF        24-bit output aligned on the LSB of the pixel data interface 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TFTDATALINES__OALSB24B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__STDITHERENABLE__STDITHDIS
 *
 * @BRIEF        Spatial/Temporal dithering logic disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__STDITHERENABLE__STDITHDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__STDITHERENABLE__STDITHENB
 *
 * @BRIEF        Spatial/Temporal dithering logic enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__STDITHERENABLE__STDITHENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GOTV__HFUISR
 *
 * @BRIEF        The hardware has finished updating the internal shadow 
 *               registers of the pipeline(s) associated with the TV output 
 *               using the user values. The hardware resets the bit when the 
 *               update is completed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GOTV__HFUISR           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GOTV__UFPSR
 *
 * @BRIEF        The user has finished to program the shadow registers of the 
 *               pipeline(s) associated with the TV output and the hardware 
 *               can update the internal registers at the external VSYNC. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GOTV__UFPSR            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GOLCD__HFUISR
 *
 * @BRIEF        The hardware has finished updating the internal shadow 
 *               registers of the pipeline(s) connected to the LCD output 
 *               using the user values. The hardware resets the bit when the 
 *               update is completed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GOLCD__HFUISR          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__GOLCD__UFPSR
 *
 * @BRIEF        The user has finished to program the shadow registers of the 
 *               pipeline(s) associated with the LCD output and the hardware 
 *               can update the internal registers at the VFP start period - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__GOLCD__UFPSR           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__M8B__4PIXTOPANEL
 *
 * @BRIEF        Pixel data [3:0] is used to output four pixel values to the 
 *               panel at each pixel clock transition. (only in Passive Mono 
 *               4-bit mode). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__M8B__4PIXTOPANEL       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__M8B__8PIXTOPANEL
 *
 * @BRIEF        Pixel data [7:0] is used to output eight pixel values to the 
 *               panel each pixel clock transition. (only in Passive Mono 
 *               8-bit mode). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__M8B__8PIXTOPANEL       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__STNTFT__STNDISPENB
 *
 * @BRIEF        Passive or STN display operation enabled. STN dither logic 
 *               is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__STNTFT__STNDISPENB     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__STNTFT__ATFTDISENB
 *
 * @BRIEF        Active or TFT display operation enabled. STN Dither logic 
 *               and output FIFO bypassed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__STNTFT__ATFTDISENB     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__MONOCOLOR__COLOPENB
 *
 * @BRIEF        Color operation enabled (STN mode only) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__MONOCOLOR__COLOPENB    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__MONOCOLOR__MONOPENB
 *
 * @BRIEF        Monochrome operation enabled (STN mode only) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__MONOCOLOR__MONOPENB    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TVENABLE__DIGOPDIS
 *
 * @BRIEF        TV output disabled (at the end of the current field if 
 *               interlace output when the bit is reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TVENABLE__DIGOPDIS     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__TVENABLE__DIGOPENB
 *
 * @BRIEF        TV output enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__TVENABLE__DIGOPENB     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__LCDENABLE__LCDOPDIS
 *
 * @BRIEF        LCD output disabled (at the end of the frame when the bit is 
 *               reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__LCDENABLE__LCDOPDIS    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL1__LCDENABLE__LCDOPENB
 *
 * @BRIEF        LCD output enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL1__LCDENABLE__LCDOPENB    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__FULLRANGE__LIMRANGE
 *
 * @BRIEF        Limited range selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__FULLRANGE__LIMRANGE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__FULLRANGE__FULLRANGE
 *
 * @BRIEF        Full range selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__FULLRANGE__FULLRANGE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__COLORCONVENABLE__COLSPCDIS
 *
 * @BRIEF        Disable Color Space Conversion RGB to YUV - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__COLORCONVENABLE__COLSPCDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__COLORCONVENABLE__COLSPCENB
 *
 * @BRIEF        Enable Color Space Conversion RGB to YUV - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__COLORCONVENABLE__COLSPCENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__FIDFIRST__EVEN
 *
 * @BRIEF        First field is even. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__FIDFIRST__EVEN          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__FIDFIRST__ODD
 *
 * @BRIEF        Odd field is first. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__FIDFIRST__ODD           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__OUTPUTMODEENABLE__DISABLE
 *
 * @BRIEF        Progressive mode selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__OUTPUTMODEENABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__OUTPUTMODEENABLE__ENABLE
 *
 * @BRIEF        Interlace mode selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__OUTPUTMODEENABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__BT1120ENABLE__DISABLE
 *
 * @BRIEF        BT-1120 is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__BT1120ENABLE__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__BT1120ENABLE__ENABLE
 *
 * @BRIEF        BT-1120 is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__BT1120ENABLE__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__BT656ENABLE__DISABLE
 *
 * @BRIEF        BT-656 is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__BT656ENABLE__DISABLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__BT656ENABLE__ENABLE
 *
 * @BRIEF        BT-656 is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__BT656ENABLE__ENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__TVALPHABLENDERENABLE__DISABLE
 *
 * @BRIEF        Alpha blender is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__TVALPHABLENDERENABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__TVALPHABLENDERENABLE__ENABLE
 *
 * @BRIEF        The alpha blender is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__TVALPHABLENDERENABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__LCDALPHABLENDERENABLE__DISABLE
 *
 * @BRIEF        Alpha blender is disabled. The color key alpha blending is 
 *               used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__LCDALPHABLENDERENABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__LCDALPHABLENDERENABLE__ENABLE
 *
 * @BRIEF        The alpha blender is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__LCDALPHABLENDERENABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__BUFFERFILLING__FIFOFILLINGDIS
 *
 * @BRIEF        Each DMA buffer is re-filled when it reaches LOW threshold. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__BUFFERFILLING__FIFOFILLINGDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__BUFFERFILLING__FIFOFILLINGENB
 *
 * @BRIEF        All DMA buffers are re-filled up to high threshold when at 
 *               least one of them reaches the LOW threshold. (only active 
 *               DMA buffers shall be considered and when reaching the end of 
 *               the frame the DMA buffer goes to empty condition so no need 
 *               to fill it again). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__BUFFERFILLING__FIFOFILLINGENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__BUFFERHANDCHECK__HANDCHECKDIS
 *
 * @BRIEF        Only the STALL signal  (generated by RFBI, DSI1 or DSI2 
 *               depending on which IP uses the LCD output) is used 
 *               regardless of the DMA buffer fullness information in order 
 *               to provide data to the RFBI,DSI1 or DS2 module. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__BUFFERHANDCHECK__HANDCHECKDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__BUFFERHANDCHECK__HANDCHECKENB
 *
 * @BRIEF        The STALL signal  (generated by RFBI, DSI1 or DSI2 depending 
 *               on which IP uses the LCD output) is used in combination with 
 *               the DMA buffer fullness information in order to provide data 
 *               to the RFBI, DSI1 or DSI2 module only when it does not 
 *               generated buffer underflow. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__BUFFERHANDCHECK__HANDCHECKENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__CPR__CPRDIS
 *
 * @BRIEF        Color Phase Rotation Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__CPR__CPRDIS             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__CPR__CPRENB
 *
 * @BRIEF        Color Phase Rotation Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__CPR__CPRENB             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__BUFFERMERGE__MERGEDIS
 *
 * @BRIEF        DMA buffer merge disabled 
 *               Each DMA buffer is dedicated to one pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__BUFFERMERGE__MERGEDIS   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__BUFFERMERGE__MERGEENB
 *
 * @BRIEF        DMA buffer merge enabled 
 *               All the DMA buffers are merged into a single one to be used 
 *               by the single active pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__BUFFERMERGE__MERGEENB   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__TCKTVSELECTION__GDTCK
 *
 * @BRIEF        Destination transparency color key selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__TCKTVSELECTION__GDTCK   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__TCKTVSELECTION__VSTCK
 *
 * @BRIEF        Source transparency color key selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__TCKTVSELECTION__VSTCK   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__TCKTVENABLE__DISTCK
 *
 * @BRIEF        Disable the transparency color key for the TV output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__TCKTVENABLE__DISTCK     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__TCKTVENABLE__ENBTCK
 *
 * @BRIEF        Enable the transparency color key for the TV output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__TCKTVENABLE__ENBTCK     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__TCKLCDSELECTION__GDTK
 *
 * @BRIEF        Destination transparency color key selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__TCKLCDSELECTION__GDTK   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__TCKLCDSELECTION__VSTK
 *
 * @BRIEF        Source transparency color key selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__TCKLCDSELECTION__VSTK   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__TCKLCDENABLE__DISTCK
 *
 * @BRIEF        Disable the transparency color key for the LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__TCKLCDENABLE__DISTCK    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__TCKLCDENABLE__ENBTCK
 *
 * @BRIEF        Enable the transparency color key for the LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__TCKLCDENABLE__ENBTCK    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__GAMATABLEENABLE__GAMMATABLEEN
 *
 * @BRIEF        Gamma table LDC2 & TV are bypassed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__GAMATABLEENABLE__GAMMATABLEEN 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__GAMATABLEENABLE__GAMMATABLEDIS
 *
 * @BRIEF        Gamma table LCD2 & TV are enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__GAMATABLEENABLE__GAMMATABLEDIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__ACBIASGATED__ACBGDIS
 *
 * @BRIEF        AcBias Gated Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__ACBIASGATED__ACBGDIS    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__ACBIASGATED__ACBGENB
 *
 * @BRIEF        AcBias Gated Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__ACBIASGATED__ACBGENB    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__VSYNCGATED__VGDIS
 *
 * @BRIEF        VSYNC Gated Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__VSYNCGATED__VGDIS       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__VSYNCGATED__VGENB
 *
 * @BRIEF        VSYNC Gated Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__VSYNCGATED__VGENB       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__HSYNCGATED__HGDIS
 *
 * @BRIEF        HSYNC Gated Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__HSYNCGATED__HGDIS       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__HSYNCGATED__HGENB
 *
 * @BRIEF        HSYNC Gated Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__HSYNCGATED__HGENB       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__PIXELCLOCKGATED__PCGDIS
 *
 * @BRIEF        Pixel Clock Gated Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__PIXELCLOCKGATED__PCGDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__PIXELCLOCKGATED__PCGENB
 *
 * @BRIEF        Pixel Clock Gated Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__PIXELCLOCKGATED__PCGENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__PIXELDATAGATED__PDGDIS
 *
 * @BRIEF        Pixel Data Gated Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__PIXELDATAGATED__PDGDIS  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__PIXELDATAGATED__PDGENB
 *
 * @BRIEF        Pixel Data Gated Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__PIXELDATAGATED__PDGENB  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__PALETTEGAMMATABLE__LUTPALLETTE
 *
 * @BRIEF        LUT used as palette (only if graphics format is  BITMAP1, 2, 
 *               4, and 8) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__PALETTEGAMMATABLE__LUTPALLETTE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__PALETTEGAMMATABLE__LUTGTABLE
 *
 * @BRIEF        LUT used as gamma table (only if graphics format is NOT 
 *               BITMAP1, 2, 4, and 8 or no graphics window present) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__PALETTEGAMMATABLE__LUTGTABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__LOADMODE__PGTABLEFR
 *
 * @BRIEF        Palette/Gamma Table and data are loaded every frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__LOADMODE__PGTABLEFR     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__LOADMODE__PGTABUSETB
 *
 * @BRIEF        Palette/Gamma Table to be loaded.The user sets the bit when 
 *               the palette/gamma table has to be loaded. H/W resets the bit 
 *               to 0x2 when table has been loaded. 
 *               (DISPC_GFX_ATTRIBUTES.ENABLE has to be set to 1). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__LOADMODE__PGTABUSETB    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__LOADMODE__FRDATLEFR
 *
 * @BRIEF        Frame data only loaded every frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__LOADMODE__FRDATLEFR     0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__LOADMODE__DLOFRSW
 *
 * @BRIEF        Palette/Gamma Table and frame data loaded on first frame 
 *               then switch to 0x2 (H/W). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__LOADMODE__DLOFRSW       0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__PIXELGATED__PCLKTOGA
 *
 * @BRIEF        Pixel clock always toggles (only in TFT mode) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__PIXELGATED__PCLKTOGA    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG1__PIXELGATED__PCLKTOGV
 *
 * @BRIEF        Pixel clock only toggles when there is valid data to 
 *               display. (only in TFT mode) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG1__PIXELGATED__PCLKTOGV    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__ALIGN__NOTALIGNED
 *
 * @BRIEF        VSYNC and HSYNC are not aligned - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__ALIGN__NOTALIGNED     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__ALIGN__ALIGNED
 *
 * @BRIEF        VSYNC and HSYNC assertions are aligned. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__ALIGN__ALIGNED        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__ONOFF__DOPEDPCK
 *
 * @BRIEF        HSYNC and VSYNC are driven on opposite edges of pixel clock 
 *               than pixel data - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__ONOFF__DOPEDPCK       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__ONOFF__DBIT16
 *
 * @BRIEF        HSYNC and VSYNC are driven according to bit 16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__ONOFF__DBIT16         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__RF__DFEDPCK
 *
 * @BRIEF        HSYNC and VSYNC are driven on falling edge of pixel clock 
 *               (if bit 17 set to 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__RF__DFEDPCK           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__RF__DRIEDPCK
 *
 * @BRIEF        HSYNC and VSYNC are driven on rising edge of pixel clock (if 
 *               bit 17 set to 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__RF__DRIEDPCK          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__IEO__ACBAHIGH
 *
 * @BRIEF        Ac-bias is active high (active display mode) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__IEO__ACBAHIGH         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__IEO__ACBALOW
 *
 * @BRIEF        Ac-bias is active low (active display mode) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__IEO__ACBALOW          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__IPC__DRPCK
 *
 * @BRIEF        Data is driven on the LCD data lines on the  
 *               rising-edge of the pixel clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__IPC__DRPCK            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__IPC__DFPCK
 *
 * @BRIEF        Data is driven on the LCD data lines on the  
 *               falling-edge of the pixel clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__IPC__DFPCK            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__IHS__LCKPINAH
 *
 * @BRIEF        Line clock pin is active high and inactive low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__IHS__LCKPINAH         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__IHS__LCKPINAL
 *
 * @BRIEF        Line clock pin is active low and inactive high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__IHS__LCKPINAL         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__IVS__FCKPINAH
 *
 * @BRIEF        Frame clock pin is active high and inactive low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__IVS__FCKPINAH         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ1__IVS__FCKPINAL
 *
 * @BRIEF        Frame clock pin is active low and inactive high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ1__IVS__FCKPINAL         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_TV__DELTA_LPP__SAME
 *
 * @BRIEF        Same size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_TV__DELTA_LPP__SAME         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_TV__DELTA_LPP__PLUSONE
 *
 * @BRIEF        Odd size = Even size +1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_TV__DELTA_LPP__PLUSONE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_TV__DELTA_LPP__MINUSONE
 *
 * @BRIEF        Odd size = Even Size -1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_TV__DELTA_LPP__MINUSONE     0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_LCD1__DELTA_LPP__SAME
 *
 * @BRIEF        same size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_LCD1__DELTA_LPP__SAME       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_LCD1__DELTA_LPP__PLUSONE
 *
 * @BRIEF        Odd size = Even size +1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_LCD1__DELTA_LPP__PLUSONE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_LCD1__DELTA_LPP__MINUSONE
 *
 * @BRIEF        Odd size = Even Size -1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_LCD1__DELTA_LPP__MINUSONE   0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT2__PRIMARYLCDSEL
 *
 * @BRIEF        primary LCD output selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT2__PRIMARYLCDSEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT2__SECONDARYLCDSEL
 *
 * @BRIEF        Secondary LCD output selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT2__SECONDARYLCDSEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT2__WRITEBACKSEL1
 *
 * @BRIEF        Write-back output to the memory selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT2__WRITEBACKSEL1 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__BURSTTYPE__INC
 *
 * @BRIEF        INC burst type is used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__BURSTTYPE__INC   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__BURSTTYPE__BLCK
 *
 * @BRIEF        2D block burst type is used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__BURSTTYPE__BLCK  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__PREMULTIPLYALPHA__NONPREMULTIPLIEDALPHA
 *
 * @BRIEF        Non premultiplyalpha data color component - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__PREMULTIPLYALPHA__NONPREMULTIPLIEDALPHA 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__PREMULTIPLYALPHA__PREMULTIPLIEDALPHA
 *
 * @BRIEF        Premultiplyalpha data color component - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__PREMULTIPLYALPHA__PREMULTIPLIEDALPHA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ZORDER__ZORDER0
 *
 * @BRIEF        Z-order 0: layer above solid background color and below 
 *               layer with higher Z-order values. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ZORDER__ZORDER0  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ZORDER__ZORDER1
 *
 * @BRIEF        Z-order 1: layer above layer with z-order value of 0 and 
 *               below layers with z-order values of 2 and 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ZORDER__ZORDER1  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ZORDER__ZORDER2
 *
 * @BRIEF        Z-order 2: layer above layers with z-order value of 0 and 1 
 *               and below layer with z-order value of 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ZORDER__ZORDER2  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ZORDER__ZORDER3
 *
 * @BRIEF        Z-order 3: layer above all the other layers - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ZORDER__ZORDER3  0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ZORDERENABLE__ZORDERDIS
 *
 * @BRIEF        Z-order disabled. The Z-order of the layer is 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ZORDERENABLE__ZORDERDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ZORDERENABLE__ZORDERENB
 *
 * @BRIEF        Z-order enabled. The Z-order is defined by the bit-field 
 *               Zorder (bits #26 and #27). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ZORDERENABLE__ZORDERENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ANTIFLICKER__AFDIS
 *
 * @BRIEF        Anti-flicker disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ANTIFLICKER__AFDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ANTIFLICKER__AFENB
 *
 * @BRIEF        Anti-flicker enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ANTIFLICKER__AFENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTODIS
 *
 * @BRIEF        The transition from Selfrefresh "disabled" to "enabled" is 
 *               controlled by SW - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTODIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTOEN
 *
 * @BRIEF        The transition from Selfrefresh "disabled" to "enabled" is 
 *               controlled only by HW - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTOEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__SELFREFRESH__SELFREFRESHDIS
 *
 * @BRIEF        The graphics pipeline accesses the interconnect to fetch 
 *               data from the system memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__SELFREFRESH__SELFREFRESHDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__SELFREFRESH__SELFREFRESHENB
 *
 * @BRIEF        The graphics pipeline does not need anymore to fetch data 
 *               from memory. Only the graphics DMA buffer is used. It takes 
 *               effect after the frame has been loaded in the DMA buffer. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__SELFREFRESH__SELFREFRESHENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ARBITRATION__NORMALPRIO
 *
 * @BRIEF        The graphics pipeline is one of the normal priority 
 *               pipeline.  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ARBITRATION__NORMALPRIO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ARBITRATION__HIGHPRIO
 *
 * @BRIEF        The graphics pipeline is one of the high priority pipeline.  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ARBITRATION__HIGHPRIO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ROTATION__NOROT
 *
 * @BRIEF        No rotation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ROTATION__NOROT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ROTATION__ROT90
 *
 * @BRIEF        Rotation by 90 degrees - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ROTATION__ROT90  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ROTATION__ROT180
 *
 * @BRIEF        Rotation by 180 degrees - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ROTATION__ROT180 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ROTATION__ROT270
 *
 * @BRIEF        Rotation by 270 degrees - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ROTATION__ROT270 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__BUFPRELOAD__DEFVAL
 *
 * @BRIEF        H/W prefetches pixels up to the preload value defined in the 
 *               preload register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__BUFPRELOAD__DEFVAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__BUFPRELOAD__HIGHTHRES
 *
 * @BRIEF        H/W prefetches pixels up to high threshold value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__BUFPRELOAD__HIGHTHRES 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__NIBBLEMODE__NIBMDIS
 *
 * @BRIEF        Nibble mode is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__NIBBLEMODE__NIBMDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__NIBBLEMODE__NIBMENB
 *
 * @BRIEF        Nibble mode is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__NIBBLEMODE__NIBMENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT__LCDOPSEL
 *
 * @BRIEF        LCD output or WB to the memory selected. bit-fields #31 and 
 *               #30 defines the output associated (primary, secondary or 
 *               write-back). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT__LCDOPSEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT__TVOPSEL
 *
 * @BRIEF        TV output selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__CHANNELOUT__TVOPSEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__BURSTSIZE__BURST2X128
 *
 * @BRIEF        2x128bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__BURSTSIZE__BURST2X128 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__BURSTSIZE__BURST4X128
 *
 * @BRIEF        4x128bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__BURSTSIZE__BURST4X128 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__BURSTSIZE__BURST8X128
 *
 * @BRIEF        8x128bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__BURSTSIZE__BURST8X128 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__BURSTSIZE__RES
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__BURSTSIZE__RES   0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__REPLICATIONENABLE__GRLOGENB
 *
 * @BRIEF        Disable Graphics replication logic. The conversion to 
 *               ARGB32-8888 is done by adding 0's for the LSBs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__REPLICATIONENABLE__GRLOGENB 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__REPLICATIONENABLE__GRLOGDIS
 *
 * @BRIEF        Enable Graphics replication logic. The conversion to 
 *               ARGB32-8888 is done by duplicating the MSBs for the LSBs - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__REPLICATIONENABLE__GRLOGDIS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__BITMAP1
 *
 * @BRIEF        BITMAP1 (CLUT is required to be used) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__BITMAP1  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__BITMAP2
 *
 * @BRIEF        BITMAP2 (CLUT is required to be used) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__BITMAP2  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__BITMAP4
 *
 * @BRIEF        BITMAP4 (CLUT is required to be used) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__BITMAP4  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__BITMAP8
 *
 * @BRIEF        BITMAP8 (CLUT is required to be used) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__BITMAP8  0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__XRGB12
 *
 * @BRIEF        xRGB12-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__XRGB12   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__ARGB16
 *
 * @BRIEF        ARGB16-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__ARGB16   0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__RGB16
 *
 * @BRIEF        RGB16-565 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__RGB16    0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__ARGB16_1
 *
 * @BRIEF        ARGB16-1555 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__ARGB16_1 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__XRGB24
 *
 * @BRIEF        xRGB24-8888 (32-bit container) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__XRGB24   0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__RGB24P
 *
 * @BRIEF        RGB24-888 (24-bit container) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__RGB24P   0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__RGBX12
 *
 * @BRIEF        RGBx12-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__RGBX12   0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__RGBA12
 *
 * @BRIEF        RGBA12-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__RGBA12   0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__ARGB32
 *
 * @BRIEF        ARGB32-8888 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__ARGB32   0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__RGBA32
 *
 * @BRIEF        RGBA32-8888 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__RGBA32   0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__RGBX24
 *
 * @BRIEF        RGBx24-8888 (24-bit RGB aligned on MSB of the 32-bit 
 *               container) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__RGBX24   0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__XRGB15
 *
 * @BRIEF        xRGB15-1555 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__FORMAT__XRGB15   0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ENABLE__GRAPHICSDIS
 *
 * @BRIEF        Graphics disabled (graphics pipeline inactive and graphics 
 *               window not present) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ENABLE__GRAPHICSDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GFX_ATTRIBUTES__ENABLE__GRAPHICSENB
 *
 * @BRIEF        Graphics enabled (graphics pipeline active and graphics 
 *               window present on the screen) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GFX_ATTRIBUTES__ENABLE__GRAPHICSENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT2__PRIMARYLCDSEL
 *
 * @BRIEF        primary LCD output selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT2__PRIMARYLCDSEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT2__SECONDARYLCDSEL
 *
 * @BRIEF        Secondary LCD output selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT2__SECONDARYLCDSEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT2__WRITEBACKSEL1
 *
 * @BRIEF        Write-back output to the memory selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT2__WRITEBACKSEL1 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__BURSTTYPE__INC
 *
 * @BRIEF        INC burst type is used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__BURSTTYPE__INC  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__BURSTTYPE__BLCK
 *
 * @BRIEF        2D block burst type is used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__BURSTTYPE__BLCK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__PREMULTIPHYALPHA__NONPREMULTIPLIEDALPHA
 *
 * @BRIEF        Non premultiplyalpha data color component - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__PREMULTIPHYALPHA__NONPREMULTIPLIEDALPHA 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__PREMULTIPHYALPHA__PREMULTIPLIEDALPHA
 *
 * @BRIEF        Premultiplyalpha data color component - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__PREMULTIPHYALPHA__PREMULTIPLIEDALPHA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ZORDER__ZORDER0
 *
 * @BRIEF        Z-order 0: layer above solid background color and below 
 *               layer with higher Z-order values. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ZORDER__ZORDER0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ZORDER__ZORDER1
 *
 * @BRIEF        Z-order 1: layer above layer with z-order value of 0 and 
 *               below layers with z-order values of 2 and 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ZORDER__ZORDER1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ZORDER__ZORDER2
 *
 * @BRIEF        Z-order 2: layer above layers with z-order value of 0 and 1 
 *               and below layer with z-order value of 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ZORDER__ZORDER2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ZORDER__ZORDER3
 *
 * @BRIEF        Z-order 3: layer above all the other layers - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ZORDER__ZORDER3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ZORDERENABLE__ZORDERDIS
 *
 * @BRIEF        Z-order disabled. The Z-order of the layer is 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ZORDERENABLE__ZORDERDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ZORDERENABLE__ZORDERENB
 *
 * @BRIEF        Z-order enabled. The Z-order is defined by the bit-field 
 *               Zorder (bits #26 and #27). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ZORDERENABLE__ZORDERENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__SELFREFRESH__SELFREFRESHDIS
 *
 * @BRIEF        The video pipeline accesses the interconnect to fetch data 
 *               from the system memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__SELFREFRESH__SELFREFRESHDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__SELFREFRESH__SELFREFRESHENB
 *
 * @BRIEF        The video pipeline does not need anymore to fetch data from 
 *               memory. Only the DMA buffer associated with the video1 is 
 *               used. It takes effect after the frame has been loaded in the 
 *               DMA buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__SELFREFRESH__SELFREFRESHENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ARBITRATION__NORMALPRIO
 *
 * @BRIEF        The video pipeline is one of the normal priority pipeline.  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ARBITRATION__NORMALPRIO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ARBITRATION__HIGHPRIO
 *
 * @BRIEF        The video pipeline is one of the high priority pipeline.  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ARBITRATION__HIGHPRIO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__DOUBLESTRIDE__INITIAL
 *
 * @BRIEF        The CbCr stride value is equal to the Y stride. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__DOUBLESTRIDE__INITIAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__DOUBLESTRIDE__DOUBLE
 *
 * @BRIEF        The CbCr stride value is double to the Y stride. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__DOUBLESTRIDE__DOUBLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__VERTICALTAPS__TAPS3
 *
 * @BRIEF        3 taps are used for the vertical filtering logic. The 2 
 *               other taps are not used. 
 *               The associated bit-fields for the 2 other taps coefficients  
 *               do not need to be initialized. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__VERTICALTAPS__TAPS3 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__VERTICALTAPS__TAPS5
 *
 * @BRIEF        5 taps are used for the vertical filtering logic. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__VERTICALTAPS__TAPS5 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__BUFPRELOAD__DEFVAL
 *
 * @BRIEF        H/W prefetches pixels up to the preload value defined in the 
 *               preload register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__BUFPRELOAD__DEFVAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__BUFPRELOAD__HIGHTHRES
 *
 * @BRIEF        H/W prefetches pixels up to high threshold value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__BUFPRELOAD__HIGHTHRES 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTODIS
 *
 * @BRIEF        The transition from SELFREFRESH ?disabled? to ?enabled? is 
 *               controlled by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTODIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTOEN
 *
 * @BRIEF        The transition from SELFREFRESH ?disabled? to ?enabled? is 
 *               controlled only by HW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTOEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT__LCDOP
 *
 * @BRIEF        LCD output or WB to the memory selected. bit-fields #31 and 
 *               #30 defines the output associated (primary, secondary or 
 *               write-back). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT__LCDOP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT__TVOP
 *
 * @BRIEF        TV output selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__CHANNELOUT__TVOP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__BURSTSIZE__BURST2X128B
 *
 * @BRIEF        2x128bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__BURSTSIZE__BURST2X128B 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__BURSTSIZE__BURST4X128B
 *
 * @BRIEF        4x128bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__BURSTSIZE__BURST4X128B 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__BURSTSIZE__BURST8X128B
 *
 * @BRIEF        8x128bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__BURSTSIZE__BURST8X128B 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__BURSTSIZE__RES
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__BURSTSIZE__RES  0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ROTATION__NOROT
 *
 * @BRIEF        No rotation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ROTATION__NOROT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ROTATION__ROT90
 *
 * @BRIEF        Rotation by 90 degrees - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ROTATION__ROT90 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ROTATION__ROT180
 *
 * @BRIEF        Rotation by 180 degrees - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ROTATION__ROT180 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ROTATION__ROT270
 *
 * @BRIEF        Rotation by 270 degrees - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ROTATION__ROT270 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FULLRANGE__LIMRANGE
 *
 * @BRIEF        Limited range selected: 16 subtracted from Y before color 
 *               space conversion - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FULLRANGE__LIMRANGE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FULLRANGE__FULLRANGE
 *
 * @BRIEF        Full range selected: Y is not modified before the color 
 *               space conversion - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FULLRANGE__FULLRANGE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__REPLICATIONENABLE__VREPLDIS
 *
 * @BRIEF        Disable Video replication logic - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__REPLICATIONENABLE__VREPLDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__REPLICATIONENABLE__VREPLENB
 *
 * @BRIEF        Enable Video replication logic - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__REPLICATIONENABLE__VREPLENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__COLORCONVENABLE__COLSPCDIS
 *
 * @BRIEF        Disable Color Space Conversion YUV to RGB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__COLORCONVENABLE__COLSPCDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__COLORCONVENABLE__COLSPCENB
 *
 * @BRIEF        Enable Color Space Conversion YUV to RGB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__COLORCONVENABLE__COLSPCENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__RESIZEENABLE__RESIZEPROC
 *
 * @BRIEF        Disable both horizontal and vertical resize processing - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__RESIZEENABLE__RESIZEPROC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__RESIZEENABLE__HRESIZE
 *
 * @BRIEF        Enable the horizontal resize processing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__RESIZEENABLE__HRESIZE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__RESIZEENABLE__VRESIZE
 *
 * @BRIEF        Enable the vertical resize processing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__RESIZEENABLE__VRESIZE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__RESIZEENABLE__HVRESIZE
 *
 * @BRIEF        Enable both horizontal and vertical resize processing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__RESIZEENABLE__HVRESIZE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__NV12
 *
 * @BRIEF        NV12 4:2:0  2 buffers (Y + UV) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__NV12    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__RGBX12
 *
 * @BRIEF        RGB12x-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__RGBX12  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__RGBA12
 *
 * @BRIEF        RGBA12-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__RGBA12  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__XRGB12
 *
 * @BRIEF        xRGB12-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__XRGB12  0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__ARGB16
 *
 * @BRIEF        ARGB16-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__ARGB16  0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__RGB16
 *
 * @BRIEF        RGB16-565 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__RGB16   0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__ARGB16_1
 *
 * @BRIEF        ARGB16-1555 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__ARGB16_1 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__XRGB24
 *
 * @BRIEF        xRGB24-8888 (32-bit container) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__XRGB24  0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__RGB24P
 *
 * @BRIEF        RGB24-888 (24-bit container) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__RGB24P  0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__YUV2
 *
 * @BRIEF        YUV2 4:2:2 co-sited - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__YUV2    0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__UYVY
 *
 * @BRIEF        UYVY 4:2:2 co-sited - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__UYVY    0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__ARGB32
 *
 * @BRIEF        ARGB32-8888 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__ARGB32  0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__RGBA32
 *
 * @BRIEF        RGBA32-8888 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__RGBA32  0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__RGBX24
 *
 * @BRIEF        RGBx24-8888 (24-bit RGB aligned on MSB of the 32-bit 
 *               container) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__RGBX24  0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__XRGB15
 *
 * @BRIEF        xRGB15-1555 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__FORMAT__XRGB15  0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ENABLE__VIDEODIS
 *
 * @BRIEF        Video disabled (video pipeline inactive and window not 
 *               present) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ENABLE__VIDEODIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES__ENABLE__VIDEOENB
 *
 * @BRIEF        Video enabled (video pipeline active and window present on 
 *               the screen) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES__ENABLE__VIDEOENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT2__PRIMARYLCDSEL
 *
 * @BRIEF        primary LCD output selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT2__PRIMARYLCDSEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT2__SECONDARYLCDSEL
 *
 * @BRIEF        Secondary LCD output selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT2__SECONDARYLCDSEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT2__WRITEBACKSEL1
 *
 * @BRIEF        Write-back output to the memory selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT2__WRITEBACKSEL1 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__BURSTTYPE__INC
 *
 * @BRIEF        INC burst type is used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__BURSTTYPE__INC  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__BURSTTYPE__BLCK
 *
 * @BRIEF        2D block burst type is used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__BURSTTYPE__BLCK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__PREMULTIPLYALPHA__NONPREMULTIPLIEDALPHA
 *
 * @BRIEF        Non premultiplyalpha data color component - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__PREMULTIPLYALPHA__NONPREMULTIPLIEDALPHA 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__PREMULTIPLYALPHA__PREMULTIPLIEDALPHA
 *
 * @BRIEF        Premultiplyalpha data color component - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__PREMULTIPLYALPHA__PREMULTIPLIEDALPHA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ZORDER__ZORDER0
 *
 * @BRIEF        Z-order 0: layer above solid background color and below 
 *               layer with higher Z-order values. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ZORDER__ZORDER0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ZORDER__ZORDER1
 *
 * @BRIEF        Z-order 1: layer above layer with z-order value of 0 and 
 *               below layers with z-order values of 2 and 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ZORDER__ZORDER1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ZORDER__ZORDER2
 *
 * @BRIEF        Z-order 2: layer above layers with z-order value of 0 and 1 
 *               and below layer with z-order value of 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ZORDER__ZORDER2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ZORDER__ZORDER3
 *
 * @BRIEF        Z-order 3: layer above all the other layers - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ZORDER__ZORDER3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ZORDERENABLE__ZORDERDIS
 *
 * @BRIEF        Z-order disabled. The Z-order of the layer is 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ZORDERENABLE__ZORDERDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ZORDERENABLE__ZORDERENB
 *
 * @BRIEF        Z-order enabled. The Z-order is defined by the bit-field 
 *               Zorder (bits #26 and #27). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ZORDERENABLE__ZORDERENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__SELFREFRESH__SELFREFRESHDIS
 *
 * @BRIEF        The video pipeline accesses the interconnect to fetch data 
 *               from the system memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__SELFREFRESH__SELFREFRESHDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__SELFREFRESH__SELFREFRESHENB
 *
 * @BRIEF        The video pipeline does not need anymore to fetch data from 
 *               memory. Only the DMA buffer associated with the video2 is 
 *               used. It takes effect after the frame has been loaded in the 
 *               DMA buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__SELFREFRESH__SELFREFRESHENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ARBITRATION__NORMALPRIO
 *
 * @BRIEF        The video pipeline is one of the normal priority pipeline.  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ARBITRATION__NORMALPRIO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ARBITRATION__HIGHPRIO
 *
 * @BRIEF        The video pipeline is one of the high priority pipeline.  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ARBITRATION__HIGHPRIO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__DOUBLESTRIDE__INITIAL
 *
 * @BRIEF        The CbCr stride value is equal to the Y stride. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__DOUBLESTRIDE__INITIAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__DOUBLESTRIDE__DOUBLE
 *
 * @BRIEF        The CbCr stride value is double to the Y stride. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__DOUBLESTRIDE__DOUBLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__VERTICALTAPS__TAPS3
 *
 * @BRIEF        3 taps are used for the vertical filtering logic. The 2 
 *               other taps are not used. 
 *               The associated bit-fields for the 2 other taps coefficients  
 *               do not need to be initialized. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__VERTICALTAPS__TAPS3 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__VERTICALTAPS__TAPS5
 *
 * @BRIEF        5 taps are used for the vertical filtering logic. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__VERTICALTAPS__TAPS5 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__BUFPRELOAD__DEFVAL
 *
 * @BRIEF        H/W prefetches pixels up to the preload value defined in the 
 *               preload register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__BUFPRELOAD__DEFVAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__BUFPRELOAD__HIGHTHRES
 *
 * @BRIEF        H/W prefetches pixels up to high threshold value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__BUFPRELOAD__HIGHTHRES 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTODIS
 *
 * @BRIEF        The transition from SELFREFRESH ?disabled? to ?enabled? is 
 *               controlled by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTODIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTOEN
 *
 * @BRIEF        The transition from SELFREFRESH ?disabled? to ?enabled? is 
 *               controlled only by HW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTOEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT__LCDOP
 *
 * @BRIEF        LCD output or WB to the memory selected. bit-fields #31 and 
 *               #30 defines the output associated (primary, secondary or 
 *               write-back). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT__LCDOP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT__TVOP
 *
 * @BRIEF        TV output selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__CHANNELOUT__TVOP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__BURSTSIZE__BURST2X128B
 *
 * @BRIEF        2x128bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__BURSTSIZE__BURST2X128B 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__BURSTSIZE__BURST4X128B
 *
 * @BRIEF        4x128bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__BURSTSIZE__BURST4X128B 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__BURSTSIZE__BURST8X128B
 *
 * @BRIEF        8x128bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__BURSTSIZE__BURST8X128B 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__BURSTSIZE__RES
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__BURSTSIZE__RES  0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ROTATION__NOROT
 *
 * @BRIEF        No rotation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ROTATION__NOROT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ROTATION__ROT90
 *
 * @BRIEF        Rotation by 90 degrees - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ROTATION__ROT90 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ROTATION__ROT180
 *
 * @BRIEF        Rotation by 180 degrees - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ROTATION__ROT180 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ROTATION__ROT270
 *
 * @BRIEF        Rotation by 270 degrees - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ROTATION__ROT270 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FULLRANGE__LIMRANGE
 *
 * @BRIEF        Limited range selected: 16 subtracted from Y before color 
 *               space conversion - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FULLRANGE__LIMRANGE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FULLRANGE__FULLRANGE
 *
 * @BRIEF        Full range selected: Y is not modified before the color 
 *               space conversion - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FULLRANGE__FULLRANGE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__REPLICATIONENABLE__VREPLDIS
 *
 * @BRIEF        Disable Video replication logic - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__REPLICATIONENABLE__VREPLDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__REPLICATIONENABLE__VREPLENB
 *
 * @BRIEF        Enable Video replication logic - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__REPLICATIONENABLE__VREPLENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__COLORCONVENABLE__COLSPCDIS
 *
 * @BRIEF        Disable Color Space Conversion YUV to RGB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__COLORCONVENABLE__COLSPCDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__COLORCONVENABLE__COLSPCENB
 *
 * @BRIEF        Enable Color Space Conversion YUV to RGB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__COLORCONVENABLE__COLSPCENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__RESIZEENABLE__RESIZEPROC
 *
 * @BRIEF        Disable both horizontal and vertical resize processing - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__RESIZEENABLE__RESIZEPROC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__RESIZEENABLE__HRESIZE
 *
 * @BRIEF        Enable the horizontal resize processing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__RESIZEENABLE__HRESIZE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__RESIZEENABLE__VRESIZE
 *
 * @BRIEF        Enable the vertical resize processing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__RESIZEENABLE__VRESIZE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__RESIZEENABLE__HVRESIZE
 *
 * @BRIEF        Enable both horizontal and vertical resize processing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__RESIZEENABLE__HVRESIZE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__NV12
 *
 * @BRIEF        NV12 4:2:0  2 buffers (Y + UV) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__NV12    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__RGBX12
 *
 * @BRIEF        RGB12x-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__RGBX12  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__RGBA12
 *
 * @BRIEF        RGBA12-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__RGBA12  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__XRGB12
 *
 * @BRIEF        xRGB12-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__XRGB12  0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__ARGB16
 *
 * @BRIEF        ARGB16-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__ARGB16  0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__RGB16
 *
 * @BRIEF        RGB16-565 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__RGB16   0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__ARGB16_1
 *
 * @BRIEF        ARGB16-1555 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__ARGB16_1 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__XRGB24
 *
 * @BRIEF        xRGB24-8888 (32-bit container) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__XRGB24  0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__RGB24
 *
 * @BRIEF        RGB24-888 (24-bit container) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__RGB24   0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__YUV2
 *
 * @BRIEF        YUV2 4:2:2 co-sited - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__YUV2    0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__UYVY
 *
 * @BRIEF        UYVY 4:2:2 co-sited - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__UYVY    0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__ARGB32
 *
 * @BRIEF        ARGB32-8888 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__ARGB32  0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__RGBA32
 *
 * @BRIEF        RGBA32-8888 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__RGBA32  0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__RGBX24
 *
 * @BRIEF        RGBx24-8888 (24-bit RGB aligned on MSB of the 32-bit 
 *               container) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__RGBX24  0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__XRGB15
 *
 * @BRIEF        xRGB15-1555 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__FORMAT__XRGB15  0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ENABLE__VIDEODIS
 *
 * @BRIEF        Video disabled (video pipeline inactive and window not 
 *               present) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ENABLE__VIDEODIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES__ENABLE__VIDEOENB
 *
 * @BRIEF        Video enabled (video pipeline active and window present on 
 *               the screen) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES__ENABLE__VIDEOENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__SPATIALTEMPORALDITHERINGFRAMES__ONEFRAME
 *
 * @BRIEF        Spatial only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__SPATIALTEMPORALDITHERINGFRAMES__ONEFRAME 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__SPATIALTEMPORALDITHERINGFRAMES__TWOFRAMES
 *
 * @BRIEF        Spatial and temporal over 2 frames - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__SPATIALTEMPORALDITHERINGFRAMES__TWOFRAMES 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__SPATIALTEMPORALDITHERINGFRAMES__FOURFRAMES
 *
 * @BRIEF        Spatial and temporal over 4 frames - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__SPATIALTEMPORALDITHERINGFRAMES__FOURFRAMES 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__SPATIALTEMPORALDITHERINGFRAMES__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__SPATIALTEMPORALDITHERINGFRAMES__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMUNUSEDBITS__LOWLEVEL
 *
 * @BRIEF        low level (0) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMUNUSEDBITS__LOWLEVEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMUNUSEDBITS__HIGHLEVEL
 *
 * @BRIEF        high level (1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMUNUSEDBITS__HIGHLEVEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMUNUSEDBITS__UNCHANGED
 *
 * @BRIEF        unchanged from previous state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMUNUSEDBITS__UNCHANGED 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMUNUSEDBITS__RES
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMUNUSEDBITS__RES     0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMCYCLEFORMAT__1CYCPERPIX
 *
 * @BRIEF        1 cycle for 1 pixel - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMCYCLEFORMAT__1CYCPERPIX 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMCYCLEFORMAT__2CYCPERPIX
 *
 * @BRIEF        2 cycles for 1 pixel - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMCYCLEFORMAT__2CYCPERPIX 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMCYCLEFORMAT__3CYCPERPIX
 *
 * @BRIEF        3 cycles for 1 pixel - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMCYCLEFORMAT__3CYCPERPIX 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMCYCLEFORMAT__3CYCPER2PIX
 *
 * @BRIEF        3 cycles for 2 pixels - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMCYCLEFORMAT__3CYCPER2PIX 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMPARALLELMODE__8BPARAINT
 *
 * @BRIEF        8-bit parallel output interface selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMPARALLELMODE__8BPARAINT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMPARALLELMODE__9BPARAINT
 *
 * @BRIEF        9-bit parallel output interface selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMPARALLELMODE__9BPARAINT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMPARALLELMODE__12BPARAINT
 *
 * @BRIEF        12-bit parallel output interface selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMPARALLELMODE__12BPARAINT 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMPARALLELMODE__16BPARAINT
 *
 * @BRIEF        16-bit parallel output interface selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMPARALLELMODE__16BPARAINT 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMENABLE__TDMDIS
 *
 * @BRIEF        TDM disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMENABLE__TDMDIS      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TDMENABLE__TDMENB
 *
 * @BRIEF        TDM enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TDMENABLE__TDMENB      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TVOVERLAYOPTIMIZATION__GDBVWFM
 *
 * @BRIEF        All the data for all the enabled pipelines are fetched from 
 *               memory regardless of the overlay/alpha blending 
 *               configuration. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TVOVERLAYOPTIMIZATION__GDBVWFM 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TVOVERLAYOPTIMIZATION__GDBVWNFM
 *
 * @BRIEF        The data not used by the overlay manager because of overlap 
 *               between layers with no alpha blending between them shall not 
 *               be fetched from memory in order to optimize the bandwidth. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TVOVERLAYOPTIMIZATION__GDBVWNFM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__OVERLAYOPTIMIZATION__GDBVWFM
 *
 * @BRIEF        All the data for all the enabled pipelines are fetched from 
 *               memory regardless of the overlay/alpha blending 
 *               configuration. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__OVERLAYOPTIMIZATION__GDBVWFM 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__OVERLAYOPTIMIZATION__GDBVWNFM
 *
 * @BRIEF        The data not used by the overlay manager because of overlap 
 *               between layers with no alpha blending between them shall not 
 *               be fetched from memory in order to optimize the bandwidth. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__OVERLAYOPTIMIZATION__GDBVWNFM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__STALLMODE__NMODE
 *
 * @BRIEF        Normal mode selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__STALLMODE__NMODE       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__STALLMODE__RFBIMODE
 *
 * @BRIEF        STALL mode selected. The Display Controller sends the data 
 *               without considering the VSYNC/HSYNC. The LCD output is 
 *               disabled at the end of the transfer of the frame. The S/W 
 *               has to re-enable the LCD output in order to generate a new 
 *               frame. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__STALLMODE__RFBIMODE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TFTDATALINES__OALSB12B
 *
 * @BRIEF        12-bit output aligned on the LSB of the pixel data interface 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TFTDATALINES__OALSB12B 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TFTDATALINES__OALSB16B
 *
 * @BRIEF        16-bit output aligned on the LSB of the pixel data interface 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TFTDATALINES__OALSB16B 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TFTDATALINES__OALSB18B
 *
 * @BRIEF        18-bit output aligned on the LSB of the pixel data interface 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TFTDATALINES__OALSB18B 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__TFTDATALINES__OALSB24B
 *
 * @BRIEF        24-bit output aligned on the LSB of the pixel data interface 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__TFTDATALINES__OALSB24B 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__STDITHERENABLE__STDITHDIS
 *
 * @BRIEF        Spatial/Temporal dithering logic disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__STDITHERENABLE__STDITHDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__STDITHERENABLE__STDITHENB
 *
 * @BRIEF        Spatial/Temporal dithering logic enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__STDITHERENABLE__STDITHENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__GOWB__HFUISR
 *
 * @BRIEF        The hardware has finished updating the internal shadow 
 *               registers of the pipeline(s) connected to the write-back 
 *               pipeline using the user values. The hardware resets the bit 
 *               when the update is completed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__GOWB__HFUISR           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__GOWB__UFPSR
 *
 * @BRIEF        The user has finished to program the shadow registers of the 
 *               pipeline(s) associated with the write-back pipeline and the 
 *               hardware can update the internal registers immediatly - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__GOWB__UFPSR            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__GOLCD__HFUISR
 *
 * @BRIEF        The hardware has finished updating the internal shadow 
 *               registers of the pipeline(s) connected to the LCD output 
 *               using the user values. The hardware resets the bit when the 
 *               update is completed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__GOLCD__HFUISR          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__GOLCD__UFPSR
 *
 * @BRIEF        The user has finished to program the shadow registers of the 
 *               pipeline(s) associated with the LCD output and the hardware 
 *               can update the internal registers at the VFP start period - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__GOLCD__UFPSR           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__M8B__4PIXTOPANEL
 *
 * @BRIEF        Pixel data [3:0] is used to output four pixel values to the 
 *               panel at each pixel clock transition. (only in Passive Mono 
 *               4-bit mode). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__M8B__4PIXTOPANEL       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__M8B__8PIXTOPANEL
 *
 * @BRIEF        Pixel data [7:0] is used to output eight pixel values to the 
 *               panel each pixel clock transition. (only in Passive Mono 
 *               8-bit mode). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__M8B__8PIXTOPANEL       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__STNTFT__STNDISPENB
 *
 * @BRIEF        Passive Matrix display operation enabled. Passive Matix 
 *               dither logic is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__STNTFT__STNDISPENB     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__STNTFT__ATFTDISENB
 *
 * @BRIEF        Active Matrix display operation enabled. Passive Matrix 
 *               Dither logic and output FIFO bypassed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__STNTFT__ATFTDISENB     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__MONOCOLOR__COLOPENB
 *
 * @BRIEF        Color operation enabled (Passive Matrix mode only) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__MONOCOLOR__COLOPENB    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__MONOCOLOR__MONOPENB
 *
 * @BRIEF        Monochrome operation enabled (Passive Matrix mode only) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__MONOCOLOR__MONOPENB    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__LCDENABLE__LCDOPDIS
 *
 * @BRIEF        LCD output disabled (at the end of the frame when the bit is 
 *               reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__LCDENABLE__LCDOPDIS    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONTROL2__LCDENABLE__LCDOPENB
 *
 * @BRIEF        LCD output enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONTROL2__LCDENABLE__LCDOPENB    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT2__PRIMARYLCDSEL
 *
 * @BRIEF        primary LCD output selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT2__PRIMARYLCDSEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT2__SECONDARYLCDSEL
 *
 * @BRIEF        Secondary LCD output selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT2__SECONDARYLCDSEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT2__WRITEBACKSEL1
 *
 * @BRIEF        Write-back output to the memory selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT2__WRITEBACKSEL1 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__BURSTTYPE__INC
 *
 * @BRIEF        INC burst type is used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__BURSTTYPE__INC  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__BURSTTYPE__BLCK
 *
 * @BRIEF        2D block burst type is used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__BURSTTYPE__BLCK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__PREMULTIPLYALPHA__NONPREMULTIPLIEDALPHA
 *
 * @BRIEF        Non premultiplyalpha data color component - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__PREMULTIPLYALPHA__NONPREMULTIPLIEDALPHA 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__PREMULTIPLYALPHA__PREMULTIPLIEDALPHA
 *
 * @BRIEF        Premultiplyalpha data color component - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__PREMULTIPLYALPHA__PREMULTIPLIEDALPHA 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ZORDER__ZORDER0
 *
 * @BRIEF        Z-order 0: layer above solid background color and below 
 *               layer with higher Z-order values. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ZORDER__ZORDER0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ZORDER__ZORDER1
 *
 * @BRIEF        Z-order 1: layer above layer with z-order value of 0 and 
 *               below layers with z-order values of 2 and 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ZORDER__ZORDER1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ZORDER__ZORDER2
 *
 * @BRIEF        Z-order 2: layer above layers with z-order value of 0 and 1 
 *               and below layer with z-order value of 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ZORDER__ZORDER2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ZORDER__ZORDER3
 *
 * @BRIEF        Z-order 3: layer above all the other layers - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ZORDER__ZORDER3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ZORDERENABLE__ZORDERDIS
 *
 * @BRIEF        Z-order disabled. The Z-order of the layer is 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ZORDERENABLE__ZORDERDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ZORDERENABLE__ZORDERENB
 *
 * @BRIEF        Z-order enabled. The Z-order is defined by the bit-field 
 *               Zorder (bits #26 and #27). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ZORDERENABLE__ZORDERENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__SELFREFRESH__SELFREFRESHDIS
 *
 * @BRIEF        The video pipeline accesses the interconnect to fetch data 
 *               from the system memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__SELFREFRESH__SELFREFRESHDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__SELFREFRESH__SELFREFRESHENB
 *
 * @BRIEF        The video pipeline does not need anymore to fetch data from 
 *               memory. Only the DMA buffer associated with the video3 is 
 *               used. It takes effect after the frame has been loaded in the 
 *               DMA buffer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__SELFREFRESH__SELFREFRESHENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ARBITRATION__NORMALPRIO
 *
 * @BRIEF        The video pipeline is one of the normal priority pipeline.  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ARBITRATION__NORMALPRIO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ARBITRATION__HIGHPRIO
 *
 * @BRIEF        The video pipeline is one of the high priority pipeline.  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ARBITRATION__HIGHPRIO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__DOUBLESTRIDE__INITIAL
 *
 * @BRIEF        The CbCr stride value is equal to the Y stride. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__DOUBLESTRIDE__INITIAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__DOUBLESTRIDE__DOUBLE
 *
 * @BRIEF        The CbCr stride value is double to the Y stride. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__DOUBLESTRIDE__DOUBLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__VERTICALTAPS__TAPS3
 *
 * @BRIEF        3 taps are used for the vertical filtering logic. The 2 
 *               other taps are not used. 
 *               The associated bit-fields for the 2 other taps coefficients  
 *               do not need to be initialized. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__VERTICALTAPS__TAPS3 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__VERTICALTAPS__TAPS5
 *
 * @BRIEF        5 taps are used for the vertical filtering logic. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__VERTICALTAPS__TAPS5 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__BUFPRELOAD__DEFVAL
 *
 * @BRIEF        H/W prefetches pixels up to the preload value defined in the 
 *               preload register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__BUFPRELOAD__DEFVAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__BUFPRELOAD__HIGHTHRES
 *
 * @BRIEF        H/W prefetches pixels up to high threshold value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__BUFPRELOAD__HIGHTHRES 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTODIS
 *
 * @BRIEF        The transition fromSELFREFRESH ?disabled? to ?enabled? is 
 *               controlled by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTODIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTOEN
 *
 * @BRIEF        The transition from SELFREFRESH ?disabled? to ?enabled? is 
 *               controlled only by HW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__SELFREFRESHAUTO__SELFREFRESHAUTOEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT__LCDOP
 *
 * @BRIEF        LCD output or WB to the memory selected. bit-fields #31 and 
 *               #30 defines the output associated (primary, secondary or 
 *               write-back). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT__LCDOP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT__TVOP
 *
 * @BRIEF        TV output selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__CHANNELOUT__TVOP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__BURSTSIZE__BURST2X128B
 *
 * @BRIEF        2x128bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__BURSTSIZE__BURST2X128B 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__BURSTSIZE__BURST4X128B
 *
 * @BRIEF        4x128bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__BURSTSIZE__BURST4X128B 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__BURSTSIZE__BURST8X128B
 *
 * @BRIEF        8x128bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__BURSTSIZE__BURST8X128B 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__BURSTSIZE__RES
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__BURSTSIZE__RES  0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ROTATION__NOROT
 *
 * @BRIEF        No rotation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ROTATION__NOROT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ROTATION__ROT90
 *
 * @BRIEF        Rotation by 90 degrees - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ROTATION__ROT90 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ROTATION__ROT180
 *
 * @BRIEF        Rotation by 180 degrees - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ROTATION__ROT180 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ROTATION__ROT270
 *
 * @BRIEF        Rotation by 270 degrees - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ROTATION__ROT270 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FULLRANGE__LIMRANGE
 *
 * @BRIEF        Limited range selected: 16 subtracted from Y before color 
 *               space conversion - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FULLRANGE__LIMRANGE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FULLRANGE__FULLRANGE
 *
 * @BRIEF        Full range selected: Y is not modified before the color 
 *               space conversion - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FULLRANGE__FULLRANGE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__REPLICATIONENABLE__VREPLDIS
 *
 * @BRIEF        Disable Video replication logic - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__REPLICATIONENABLE__VREPLDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__REPLICATIONENABLE__VREPLENB
 *
 * @BRIEF        Enable Video replication logic - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__REPLICATIONENABLE__VREPLENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__COLORCONVENABLE__COLSPCDIS
 *
 * @BRIEF        Disable Color Space Conversion YUV to RGB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__COLORCONVENABLE__COLSPCDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__COLORCONVENABLE__COLSPCENB
 *
 * @BRIEF        Enable Color Space Conversion YUV to RGB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__COLORCONVENABLE__COLSPCENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__RESIZEENABLE__RESIZEPROC
 *
 * @BRIEF        Disable both horizontal and vertical resize processing - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__RESIZEENABLE__RESIZEPROC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__RESIZEENABLE__HRESIZE
 *
 * @BRIEF        Enable the horizontal resize processing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__RESIZEENABLE__HRESIZE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__RESIZEENABLE__VRESIZE
 *
 * @BRIEF        Enable the vertical resize processing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__RESIZEENABLE__VRESIZE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__RESIZEENABLE__HVRESIZE
 *
 * @BRIEF        Enable both horizontal and vertical resize processing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__RESIZEENABLE__HVRESIZE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__NV12
 *
 * @BRIEF        NV12 4:2:0  2 buffers (Y + UV) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__NV12    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__RGBX12
 *
 * @BRIEF        RGB12x-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__RGBX12  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__RGBA12
 *
 * @BRIEF        RGBA12-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__RGBA12  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__XRGB12
 *
 * @BRIEF        xRGB12-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__XRGB12  0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__ARGB16
 *
 * @BRIEF        ARGB16-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__ARGB16  0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__RGB16
 *
 * @BRIEF        RGB16-565 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__RGB16   0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__ARGB16_1
 *
 * @BRIEF        ARGB16-1555 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__ARGB16_1 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__XRGB24
 *
 * @BRIEF        RGB24-8888 (32-bit container) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__XRGB24  0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__RGB24
 *
 * @BRIEF        RGB24-888 (24-bit container) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__RGB24   0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__YUV2
 *
 * @BRIEF        YUV2 4:2:2 co-sited - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__YUV2    0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__UYVY
 *
 * @BRIEF        UYVY 4:2:2 co-sited - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__UYVY    0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__ARGB32
 *
 * @BRIEF        ARGB32-8888 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__ARGB32  0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__RGBA32
 *
 * @BRIEF        RGBA32-8888 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__RGBA32  0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__RGBX24
 *
 * @BRIEF        RGBx24-8888 (24-bit RGB aligned on MSB of the 32-bit 
 *               container) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__RGBX24  0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__XRGB15
 *
 * @BRIEF        xRGB15-1555 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__FORMAT__XRGB15  0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ENABLE__VIDEODIS
 *
 * @BRIEF        Video disabled (video pipeline inactive and window not 
 *               present) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ENABLE__VIDEODIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES__ENABLE__VIDEOENB
 *
 * @BRIEF        Video enabled (video pipeline active and window present on 
 *               the screen) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES__ENABLE__VIDEOENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_LCD2__DELTA_LPP__SAME
 *
 * @BRIEF        same size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_LCD2__DELTA_LPP__SAME       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_LCD2__DELTA_LPP__PLUSONE
 *
 * @BRIEF        odd size = even size +1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_LCD2__DELTA_LPP__PLUSONE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_SIZE_LCD2__DELTA_LPP__MINUSONE
 *
 * @BRIEF        Odd size = even size -1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_SIZE_LCD2__DELTA_LPP__MINUSONE   0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__ALIGN__NOTALIGNED
 *
 * @BRIEF        VSYNC and HSYNC are not aligned - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__ALIGN__NOTALIGNED     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__ALIGN__ALIGNED
 *
 * @BRIEF        VSYNC and HSYNC assertions are aligned. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__ALIGN__ALIGNED        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__ONOFF__DOPEDPCK
 *
 * @BRIEF        HSYNC and VSYNC are driven on opposite edges of pixel clock 
 *               than pixel data - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__ONOFF__DOPEDPCK       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__ONOFF__DBIT16
 *
 * @BRIEF        HSYNC and VSYNC are driven according to bit 16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__ONOFF__DBIT16         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__RF__DFEDPCK
 *
 * @BRIEF        HSYNC and VSYNC are driven on falling edge of pixel clock 
 *               (if bit 17 set to 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__RF__DFEDPCK           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__RF__DRIEDPCK
 *
 * @BRIEF        HSYNC and VSYNC are driven on rising edge of pixel clock (if 
 *               bit 17 set to 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__RF__DRIEDPCK          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__IEO__ACBAHIGH
 *
 * @BRIEF        Ac-bias is active high (active display mode) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__IEO__ACBAHIGH         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__IEO__ACBALOW
 *
 * @BRIEF        Ac-bias is active low (active display mode) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__IEO__ACBALOW          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__IPC__DRPCK
 *
 * @BRIEF        Data is driven on the LCD data lines on the  
 *               rising-edge of the pixel clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__IPC__DRPCK            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__IPC__DFPCK
 *
 * @BRIEF        Data is driven on the LCD data lines on the  
 *               falling-edge of the pixel clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__IPC__DFPCK            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__IHS__LCKPINAH
 *
 * @BRIEF        Line clock pin is active high and inactive low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__IHS__LCKPINAH         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__IHS__LCKPINAL
 *
 * @BRIEF        Line clock pin is active low and inactive high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__IHS__LCKPINAL         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__IVS__FCKPINAH
 *
 * @BRIEF        Frame clock pin is active high and inactive low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__IVS__FCKPINAH         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_POL_FREQ2__IVS__FCKPINAL
 *
 * @BRIEF        Frame clock pin is active low and inactive high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_POL_FREQ2__IVS__FCKPINAL         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__IDLESIZE__IDLESINGLE
 *
 * @BRIEF        The number of idles between requests is defined by 
 *               IDLENUMBER as number of cycles. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__IDLESIZE__IDLESINGLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__IDLESIZE__IDLEBURST
 *
 * @BRIEF        The number of idles between requests is defined by 
 *               IDLENUMBER multiplied by burst size as number of cycles. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__IDLESIZE__IDLEBURST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ALL
 *
 * @BRIEF        All frames are captures until the write-back channel is 
 *               disabled or there is no more data generated by the overlay 
 *               or the pipeline attached to the write-back channel. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ALL  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ONLY1
 *
 * @BRIEF        Only one frame is captured. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ONLY1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ONLY1_2
 *
 * @BRIEF        Only one out of two frames is captured. The first one is 
 *               captured then the second one is skipped and so on. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ONLY1_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ONLY1_3
 *
 * @BRIEF        Only one out of three frames is captured. The first one is 
 *               captured then the second one is skipped and so on. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ONLY1_3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ONLY1_4
 *
 * @BRIEF        Only one out of four frames is captured. The first one is 
 *               captured then the second one is skipped and so on. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ONLY1_4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ONLY1_5
 *
 * @BRIEF        Only one out of five frames is captured. The first one is 
 *               captured then the second one is skipped and so on. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ONLY1_5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ONLY1_6
 *
 * @BRIEF        Only one out of six frames is captured. The first one is 
 *               captured then the second one is skipped and so on. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ONLY1_6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ONLY1_7
 *
 * @BRIEF        Only one out of seven frames is captured. The first one is 
 *               captured then the second one is skipped and so on. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CAPTUREMODE__ONLY1_7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__ARBITRATION__NORMALPRIO
 *
 * @BRIEF        The  write-back pipeline is one of the normal priority 
 *               pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__ARBITRATION__NORMALPRIO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__ARBITRATION__HIGHPRIO
 *
 * @BRIEF        The write-back pipeline is one of the high priority 
 *               pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__ARBITRATION__HIGHPRIO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__DOUBLESTRIDE__INITIAL
 *
 * @BRIEF        The CbCr stride value is equal to the Y stride. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__DOUBLESTRIDE__INITIAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__DOUBLESTRIDE__DOUBLE
 *
 * @BRIEF        The CbCr stride value is double to the Y stride. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__DOUBLESTRIDE__DOUBLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__VERTICALTAPS__TAPS3
 *
 * @BRIEF        3 taps are used for the vertical filtering logic. The 2 
 *               other taps are not used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__VERTICALTAPS__TAPS3 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__VERTICALTAPS__TAPS5
 *
 * @BRIEF        5 taps are used for the vertical filtering logic. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__VERTICALTAPS__TAPS5 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__WRITEBACKMODE__CAPTURE
 *
 * @BRIEF        Capture mode (default mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__WRITEBACKMODE__CAPTURE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__WRITEBACKMODE__MEM2MEM
 *
 * @BRIEF        Memory to memory mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__WRITEBACKMODE__MEM2MEM 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN__LCD1
 *
 * @BRIEF        Primary LCD overlay output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN__LCD1   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN__LCD2
 *
 * @BRIEF        Secondary LCD output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN__LCD2   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN__TV
 *
 * @BRIEF        TV overlay output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN__TV     0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN__GFX
 *
 * @BRIEF        Graphics pipeline output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN__GFX    0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN__VID1
 *
 * @BRIEF        Video1 pipeline output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN__VID1   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN__VID2
 *
 * @BRIEF        Video2 pipeline output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN__VID2   0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN__VID3
 *
 * @BRIEF        Video3 pipeline output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__CHANNELIN__VID3   0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__BURSTSIZE__BURST2X128B
 *
 * @BRIEF        2x128bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__BURSTSIZE__BURST2X128B 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__BURSTSIZE__BURST4X128B
 *
 * @BRIEF        4x128bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__BURSTSIZE__BURST4X128B 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__BURSTSIZE__BURST8X128B
 *
 * @BRIEF        8x128bit bursts - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__BURSTSIZE__BURST8X128B 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__BURSTSIZE__RES
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__BURSTSIZE__RES    0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__ROTATION__NOROT
 *
 * @BRIEF        RESERVED - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__ROTATION__NOROT   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__ROTATION__ROT90
 *
 * @BRIEF        RESERVED - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__ROTATION__ROT90   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__ROTATION__ROT180
 *
 * @BRIEF        RESERVED - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__ROTATION__ROT180  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__ROTATION__ROT270
 *
 * @BRIEF        RESERVED - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__ROTATION__ROT270  0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FULLRANGE__LIMRANGE
 *
 * @BRIEF        Limited range selected: 16 subtracted from Y before color 
 *               space conversion - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FULLRANGE__LIMRANGE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FULLRANGE__FULLRANGE
 *
 * @BRIEF        Full range selected: Y is not modified before the color 
 *               space conversion - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FULLRANGE__FULLRANGE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__TRUNCATIONENABLE__WBTRUNCDIS
 *
 * @BRIEF        Disable truncation logic - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__TRUNCATIONENABLE__WBTRUNCDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__TRUNCATIONENABLE__WBTRUNCENB
 *
 * @BRIEF        Enable truncation logic from ARGB32 to the pixel format 
 *               defined in the field FORMAT. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__TRUNCATIONENABLE__WBTRUNCENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__COLORCONVENABLE__COLSPCDIS
 *
 * @BRIEF        Disable Color Space Conversion RGB to YUV - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__COLORCONVENABLE__COLSPCDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__COLORCONVENABLE__COLSPCENB
 *
 * @BRIEF        Enable Color Space Conversion RGB to YUV - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__COLORCONVENABLE__COLSPCENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__BURSTTYPE__1D_BURST
 *
 * @BRIEF        INC burst type is used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__BURSTTYPE__1D_BURST 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__BURSTTYPE__2D_BURST
 *
 * @BRIEF        2D block burst type is used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__BURSTTYPE__2D_BURST 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__RESIZEENABLE__RESIZEPROC
 *
 * @BRIEF        Disable the resize processing  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__RESIZEENABLE__RESIZEPROC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__RESIZEENABLE__HRESIZE
 *
 * @BRIEF        Enable the horizontal resize processing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__RESIZEENABLE__HRESIZE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__RESIZEENABLE__VRESIZE
 *
 * @BRIEF        Enable the vertical resize processing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__RESIZEENABLE__VRESIZE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__RESIZEENABLE__HVRESIZE
 *
 * @BRIEF        Enable both horizontal and vertical resize processing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__RESIZEENABLE__HVRESIZE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT__NV12
 *
 * @BRIEF        NV12 4:2:0  2 buffers (Y + UV) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__NV12      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT__RGBX12
 *
 * @BRIEF        RGB12x-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__RGBX12    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT__RGBA12
 *
 * @BRIEF        RGBA12-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__RGBA12    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT__XRGB12
 *
 * @BRIEF        xRGB12-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__XRGB12    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT__ARGB16
 *
 * @BRIEF        ARGB16-4444 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__ARGB16    0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT__RGB16
 *
 * @BRIEF        RGB16-565 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__RGB16     0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT__ARGB16_1
 *
 * @BRIEF        ARGB16-1555 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__ARGB16_1  0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT__XRGB24
 *
 * @BRIEF        xRGB24-8888 (32-bit container) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__XRGB24    0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT__RGB24
 *
 * @BRIEF        RGB24-888 (24-bit container) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__RGB24     0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT__YUV2
 *
 * @BRIEF        YUV2 4:2:2 co-sited - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__YUV2      0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT__UYVY
 *
 * @BRIEF        UYVY 4:2:2 co-sited - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__UYVY      0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT__ARGB32
 *
 * @BRIEF        ARGB32-8888 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__ARGB32    0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT__RGBA32
 *
 * @BRIEF        RGBA32-8888 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__RGBA32    0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT__RGBX24
 *
 * @BRIEF        RGBx24-8888 (24-bit RGB aligned on MSB of the 32-bit 
 *               container) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__RGBX24    0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__FORMAT__XRGB15
 *
 * @BRIEF        xRGB15-1555 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__FORMAT__XRGB15    0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__ENABLE__WBDIS
 *
 * @BRIEF        Write-back disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__ENABLE__WBDIS     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_WB_ATTRIBUTES__ENABLE__WBENB
 *
 * @BRIEF        Write-back enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_WB_ATTRIBUTES__ENABLE__WBENB     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__FULLRANGE__LIMRANGE
 *
 * @BRIEF        Limited range selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__FULLRANGE__LIMRANGE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__FULLRANGE__FULLRANGE
 *
 * @BRIEF        Full range selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__FULLRANGE__FULLRANGE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__COLORCONVENABLE__COLSPCDIS
 *
 * @BRIEF        Disable Color Space Conversion RGB to YUV - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__COLORCONVENABLE__COLSPCDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__COLORCONVENABLE__COLSPCENB
 *
 * @BRIEF        Enable Color Space Conversion RGB to YUV - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__COLORCONVENABLE__COLSPCENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__FIDFIRST__EVEN
 *
 * @BRIEF        First field is even. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__FIDFIRST__EVEN          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__FIDFIRST__ODD
 *
 * @BRIEF        Odd field is first. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__FIDFIRST__ODD           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__OUTPUTMODEENABLE__DISABLE
 *
 * @BRIEF        Progressive mode selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__OUTPUTMODEENABLE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__OUTPUTMODEENABLE__ENABLE
 *
 * @BRIEF        Interlace mode selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__OUTPUTMODEENABLE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__BT1120ENABLE__DISABLE
 *
 * @BRIEF        BT-1120 is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__BT1120ENABLE__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__BT1120ENABLE__ENABLE
 *
 * @BRIEF        BT-1120 is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__BT1120ENABLE__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__BT656ENABLE__DISABLE
 *
 * @BRIEF        BT-656 is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__BT656ENABLE__DISABLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__BT656ENABLE__ENABLE
 *
 * @BRIEF        BT-656 is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__BT656ENABLE__ENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__BUFFERHANDCHECK__HANDCHECKDIS
 *
 * @BRIEF        Only the STALL signal  (generated by RFBI or DSI2 depending 
 *               on which IP uses the LCD output) is used regardless of the 
 *               DMA buffer fullness information in order to provide data to 
 *               the RFBI or DS2 module. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__BUFFERHANDCHECK__HANDCHECKDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__BUFFERHANDCHECK__HANDCHECKENB
 *
 * @BRIEF        The STALL signal  (generated by RFBI or DSI2 depending on 
 *               which IP uses the LCD output) is used in combination with 
 *               the DMA buffer fullness information in order to provide data 
 *               to the RFBI or DSI2 module only when it does not generated 
 *               buffer underflow. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__BUFFERHANDCHECK__HANDCHECKENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__CPR__CPRDIS
 *
 * @BRIEF        Color Phase Rotation Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__CPR__CPRDIS             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__CPR__CPRENB
 *
 * @BRIEF        Color Phase Rotation Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__CPR__CPRENB             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__TCKLCDSELECTION__GDTK
 *
 * @BRIEF        Destination transparency color key selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__TCKLCDSELECTION__GDTK   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__TCKLCDSELECTION__VSTK
 *
 * @BRIEF        Source transparency color key selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__TCKLCDSELECTION__VSTK   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__TCKLCDENABLE__DISTCK
 *
 * @BRIEF        Disable the transparency color key for the LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__TCKLCDENABLE__DISTCK    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__TCKLCDENABLE__ENBTCK
 *
 * @BRIEF        Enable the transparency color key for the LCD - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__TCKLCDENABLE__ENBTCK    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__ACBIASGATED__ACBGDIS
 *
 * @BRIEF        AcBias Gated Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__ACBIASGATED__ACBGDIS    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__ACBIASGATED__ACBGENB
 *
 * @BRIEF        AcBias Gated Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__ACBIASGATED__ACBGENB    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__VSYNCGATED__VGDIS
 *
 * @BRIEF        VSYNC Gated Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__VSYNCGATED__VGDIS       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__VSYNCGATED__VGENB
 *
 * @BRIEF        VSYNC Gated Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__VSYNCGATED__VGENB       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__HSYNCGATED__HGDIS
 *
 * @BRIEF        HSYNC Gated Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__HSYNCGATED__HGDIS       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__HSYNCGATED__HGENB
 *
 * @BRIEF        HSYNC Gated Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__HSYNCGATED__HGENB       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__PIXELCLOCKGATED__PCGDIS
 *
 * @BRIEF        Pixel Clock Gated Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__PIXELCLOCKGATED__PCGDIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__PIXELCLOCKGATED__PCGENB
 *
 * @BRIEF        Pixel Clock Gated Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__PIXELCLOCKGATED__PCGENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__PIXELDATAGATED__PDGDIS
 *
 * @BRIEF        Pixel Data Gated Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__PIXELDATAGATED__PDGDIS  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__PIXELDATAGATED__PDGENB
 *
 * @BRIEF        Pixel Data Gated Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__PIXELDATAGATED__PDGENB  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__PIXELGATED__PCLKTOGA
 *
 * @BRIEF        Pixel clock always toggles (only in TFT mode) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__PIXELGATED__PCLKTOGA    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_CONFIG2__PIXELGATED__PCLKTOGV
 *
 * @BRIEF        Pixel clock only toggles when there is valid data to 
 *               display. (only in TFT mode) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_CONFIG2__PIXELGATED__PCLKTOGV    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES2__YUVCHROMARESAMPLING__AVERAGE
 *
 * @BRIEF        When input is 4:2:2, the missing chrominance samples are 
 *               calculated by averaging the adjacent samples if 
 *               DISPC_VID1_ATTRIBUTES. ROTATION=0 or 2 otherwise the 
 *               chrominance samples are duplicated in case of 
 *               DISPC_VID1_ATTRIBUTES.ROTATION=1 or 3 ref:  figure 40 config 
 *               #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES2__YUVCHROMARESAMPLING__AVERAGE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES2__YUVCHROMARESAMPLING__FILTER
 *
 * @BRIEF        For 4:2:2 (or 4:2:0), the missing chrominance samples are  
 *               calculated by filtering the adjacent samples (5-tap 
 *               poly-phase filter) 
 *               ref: figure 41 config #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES2__YUVCHROMARESAMPLING__FILTER 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES2__VC1ENABLE__VC1DIS
 *
 * @BRIEF        VC1range mapping disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES2__VC1ENABLE__VC1DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID1_ATTRIBUTES2__VC1ENABLE__VC1ENB
 *
 * @BRIEF        VC1 range mapping enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID1_ATTRIBUTES2__VC1ENABLE__VC1ENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES2__YUVCHROMARESAMPLING__AVERAGE
 *
 * @BRIEF        When input is in $:2:2, the missing chrominance samples are  
 *               calculated by averaging the adjacent samples if 
 *               DISPC_VID1_ATTRIBUTES. ROTATION=0 or 2 otherwise the 
 *               chrominance samples are duplicated in case of 
 *               DISPC_VID1_ATTRIBUTES.ROTATION=1 or 3. Ref:  figure 40 
 *               config #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES2__YUVCHROMARESAMPLING__AVERAGE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES2__YUVCHROMARESAMPLING__FILTER
 *
 * @BRIEF        For 4:2:2 (or 4:2:0), the missing chrominance samples are  
 *               calculated by filtering the adjacent samples (5-tap 
 *               poly-phase filter) 
 *               ref: figure 41 config #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES2__YUVCHROMARESAMPLING__FILTER 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES2__VC1ENABLE__VC1DIS
 *
 * @BRIEF        VC1range mapping disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES2__VC1ENABLE__VC1DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID2_ATTRIBUTES2__VC1ENABLE__VC1ENB
 *
 * @BRIEF        VC1 range mapping enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID2_ATTRIBUTES2__VC1ENABLE__VC1ENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES2__YUVCHROMARESAMPLING__AVERAGE
 *
 * @BRIEF        When input is in $:2:2, the missing chrominance samples are  
 *               calculated by averaging the adjacent samples if 
 *               DISPC_VID1_ATTRIBUTES. ROTATION=0 or 2 otherwise the 
 *               chrominance samples are duplicated in case of 
 *               DISPC_VID1_ATTRIBUTES.ROTATION=1 or 3. Ref:  figure 40 
 *               config #1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES2__YUVCHROMARESAMPLING__AVERAGE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES2__YUVCHROMARESAMPLING__FILTER
 *
 * @BRIEF        For 4:2:2 (or 4:2:0), the missing chrominance samples are  
 *               calculated by filtering the adjacent samples (5-tap 
 *               poly-phase filter) 
 *               ref: figure 41 config #2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES2__YUVCHROMARESAMPLING__FILTER 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES2__VC1ENABLE__VC1DIS
 *
 * @BRIEF        VC1range mapping disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES2__VC1ENABLE__VC1DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_VID3_ATTRIBUTES2__VC1ENABLE__VC1ENB
 *
 * @BRIEF        VC1 range mapping enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_VID3_ATTRIBUTES2__VC1ENABLE__VC1ENB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__WB_BOTTOM_BUFFER__GFX
 *
 * @BRIEF        DMA buffer allocated to the graphics pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__WB_BOTTOM_BUFFER__GFX 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__WB_BOTTOM_BUFFER__VID1
 *
 * @BRIEF        DMA buffer allocated to the video1 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__WB_BOTTOM_BUFFER__VID1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__WB_BOTTOM_BUFFER__VID2
 *
 * @BRIEF        DMA buffer allocated to the vdieo2 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__WB_BOTTOM_BUFFER__VID2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__WB_BOTTOM_BUFFER__VID3
 *
 * @BRIEF        DMA buffer allocated to the vdieo3 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__WB_BOTTOM_BUFFER__VID3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__WB_BOTTOM_BUFFER__WB
 *
 * @BRIEF        DMA buffer allocated to the write-back pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__WB_BOTTOM_BUFFER__WB 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__WB_TOP_BUFFER__GFX
 *
 * @BRIEF        DMA buffer allocated to the graphics pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__WB_TOP_BUFFER__GFX 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__WB_TOP_BUFFER__VID1
 *
 * @BRIEF        DMA buffer allocated to the video1 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__WB_TOP_BUFFER__VID1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__WB_TOP_BUFFER__VID2
 *
 * @BRIEF        DMA buffer allocated to the vdieo2 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__WB_TOP_BUFFER__VID2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__WB_TOP_BUFFER__VID3
 *
 * @BRIEF        DMA buffer allocated to the vdieo3 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__WB_TOP_BUFFER__VID3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__WB_TOP_BUFFER__WB
 *
 * @BRIEF        DMA buffer allocated to the write-back pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__WB_TOP_BUFFER__WB 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID3_BOTTOM_BUFFER__GFX
 *
 * @BRIEF        DMA buffer allocated to the graphics pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID3_BOTTOM_BUFFER__GFX 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID3_BOTTOM_BUFFER__VID1
 *
 * @BRIEF        DMA buffer allocated to the video1 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID3_BOTTOM_BUFFER__VID1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID3_BOTTOM_BUFFER__VID2
 *
 * @BRIEF        DMA buffer allocated to the vdieo2 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID3_BOTTOM_BUFFER__VID2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID3_BOTTOM_BUFFER__VID3
 *
 * @BRIEF        DMA buffer allocated to the vdieo3 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID3_BOTTOM_BUFFER__VID3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID3_BOTTOM_BUFFER__WB
 *
 * @BRIEF        DMA buffer allocated to the write-back pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID3_BOTTOM_BUFFER__WB 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID3_TOP_BUFFER__GFX
 *
 * @BRIEF        DMA buffer allocated to the graphics pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID3_TOP_BUFFER__GFX 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID3_TOP_BUFFER__VID1
 *
 * @BRIEF        DMA buffer allocated to the video1 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID3_TOP_BUFFER__VID1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID3_TOP_BUFFER__VID2
 *
 * @BRIEF        DMA buffer allocated to the vdieo2 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID3_TOP_BUFFER__VID2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID3_TOP_BUFFER__VID3
 *
 * @BRIEF        DMA buffer allocated to the vdieo3 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID3_TOP_BUFFER__VID3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID3_TOP_BUFFER__WB
 *
 * @BRIEF        DMA buffer allocated to the write-back pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID3_TOP_BUFFER__WB 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID2_BOTTOM_BUFFER__GFX
 *
 * @BRIEF        DMA buffer allocated to the graphics pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID2_BOTTOM_BUFFER__GFX 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID2_BOTTOM_BUFFER__VID1
 *
 * @BRIEF        DMA buffer allocated to the video1 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID2_BOTTOM_BUFFER__VID1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID2_BOTTOM_BUFFER__VID2
 *
 * @BRIEF        DMA buffer allocated to the vdieo2 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID2_BOTTOM_BUFFER__VID2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID2_BOTTOM_BUFFER__VID3
 *
 * @BRIEF        DMA buffer allocated to the vdieo3 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID2_BOTTOM_BUFFER__VID3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID2_BOTTOM_BUFFER__WB
 *
 * @BRIEF        DMA buffer allocated to the write-back pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID2_BOTTOM_BUFFER__WB 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID2_TOP_BUFFER__GFX
 *
 * @BRIEF        DMA buffer allocated to the graphics pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID2_TOP_BUFFER__GFX 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID2_TOP_BUFFER__VID1
 *
 * @BRIEF        DMA buffer allocated to the video1 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID2_TOP_BUFFER__VID1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID2_TOP_BUFFER__VID2
 *
 * @BRIEF        DMA buffer allocated to the vdieo2 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID2_TOP_BUFFER__VID2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID2_TOP_BUFFER__VID3
 *
 * @BRIEF        DMA buffer allocated to the vdieo3 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID2_TOP_BUFFER__VID3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID2_TOP_BUFFER__WB
 *
 * @BRIEF        DMA buffer allocated to the write-back pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID2_TOP_BUFFER__WB 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID1_BOTTOM_BUFFER__GFX
 *
 * @BRIEF        DMA buffer allocated to the graphics pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID1_BOTTOM_BUFFER__GFX 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID1_BOTTOM_BUFFER__VID1
 *
 * @BRIEF        DMA buffer allocated to the video1 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID1_BOTTOM_BUFFER__VID1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID1_BOTTOM_BUFFER__VID2
 *
 * @BRIEF        DMA buffer allocated to the vdieo2 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID1_BOTTOM_BUFFER__VID2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID1_BOTTOM_BUFFER__VID3
 *
 * @BRIEF        DMA buffer allocated to the vdieo3 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID1_BOTTOM_BUFFER__VID3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID1_BOTTOM_BUFFER__WB
 *
 * @BRIEF        DMA buffer allocated to the write-back pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID1_BOTTOM_BUFFER__WB 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID1_TOP_BUFFER__GFX
 *
 * @BRIEF        DMA buffer allocated to the graphics pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID1_TOP_BUFFER__GFX 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID1_TOP_BUFFER__VID1
 *
 * @BRIEF        DMA buffer allocated to the video1 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID1_TOP_BUFFER__VID1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID1_TOP_BUFFER__VID2
 *
 * @BRIEF        DMA buffer allocated to the vdieo2 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID1_TOP_BUFFER__VID2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID1_TOP_BUFFER__VID3
 *
 * @BRIEF        DMA buffer allocated to the vdieo3 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID1_TOP_BUFFER__VID3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__VID1_TOP_BUFFER__WB
 *
 * @BRIEF        DMA buffer allocated to the write-back pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__VID1_TOP_BUFFER__WB 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__GFX_BOTTOM_BUFFER__GFX
 *
 * @BRIEF        DMA buffer allocated to the graphics pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__GFX_BOTTOM_BUFFER__GFX 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__GFX_BOTTOM_BUFFER__VID1
 *
 * @BRIEF        DMA buffer allocated to the video1 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__GFX_BOTTOM_BUFFER__VID1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__GFX_BOTTOM_BUFFER__VID2
 *
 * @BRIEF        DMA buffer allocated to the vdieo2 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__GFX_BOTTOM_BUFFER__VID2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__GFX_BOTTOM_BUFFER__VID3
 *
 * @BRIEF        DMA buffer allocated to the vdieo3 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__GFX_BOTTOM_BUFFER__VID3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__GFX_BOTTOM_BUFFER__WB
 *
 * @BRIEF        DMA buffer allocated to the write-back pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__GFX_BOTTOM_BUFFER__WB 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__GFX_TOP_BUFFER__GFX
 *
 * @BRIEF        DMA buffer allocated to the graphics pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__GFX_TOP_BUFFER__GFX 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__GFX_TOP_BUFFER__VID1
 *
 * @BRIEF        DMA buffer allocated to the video1 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__GFX_TOP_BUFFER__VID1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__GFX_TOP_BUFFER__VID2
 *
 * @BRIEF        DMA buffer allocated to the vdieo2 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__GFX_TOP_BUFFER__VID2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__GFX_TOP_BUFFER__VID3
 *
 * @BRIEF        DMA buffer allocated to the vdieo3 pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__GFX_TOP_BUFFER__VID3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_GLOBAL_BUFFER__GFX_TOP_BUFFER__WB
 *
 * @BRIEF        DMA buffer allocated to the write-back pipeline. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_GLOBAL_BUFFER__GFX_TOP_BUFFER__WB 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DIVISOR__ENABLE__DISABLE
 *
 * @BRIEF        DISPC_DIVISOR1.LCD bit-field is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DIVISOR__ENABLE__DISABLE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DISPC__DISPC_DIVISOR__ENABLE__ENABLE
 *
 * @BRIEF        DISPC_DIVISOR.LCD bit-field is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DISPC__DISPC_DIVISOR__ENABLE__ENABLE          0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __DISPC_CRED_H */
