<stg><name>hls_2DFilter</name>


<trans_list>

<trans id="182" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:0  %IN_WINDOW_val_val_0_3 = alloca i8

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_val_0_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:1  %IN_WINDOW_val_val_0_2 = alloca i8

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_val_0_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:2  %IN_WINDOW_val_val_0_1 = alloca i8

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_val_0_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:3  %IN_WINDOW_val_0_val = alloca i8

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_0_val"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:4  %IN_WINDOW_val_val_1_3 = alloca i8

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_val_1_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:5  %IN_WINDOW_val_val_1_2 = alloca i8

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_val_1_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:6  %IN_WINDOW_val_val_1_1 = alloca i8

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_val_1_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:7  %IN_WINDOW_val_1_val = alloca i8

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_1_val"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:8  %IN_WINDOW_val_val_2_3 = alloca i8

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_val_2_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:9  %IN_WINDOW_val_val_2_2 = alloca i8

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_val_2_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:10  %IN_WINDOW_val_2_val = alloca i8

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_2_val"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader:11  %IN_WINDOW_val_2_val_1 = alloca i8

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_2_val_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i1* %output_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i7* %input_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:14  %line_buffer_0_0_va = alloca [1284 x i7], align 1

]]></Node>
<StgValue><ssdm name="line_buffer_0_0_va"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:15  %line_buffer_1_0_va = alloca [1284 x i7], align 1

]]></Node>
<StgValue><ssdm name="line_buffer_1_0_va"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:16  %line_buffer_2_0_va = alloca [1284 x i7], align 1

]]></Node>
<StgValue><ssdm name="line_buffer_2_0_va"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:17  %line_buffer_3_0_va = alloca [1284 x i7], align 1

]]></Node>
<StgValue><ssdm name="line_buffer_3_0_va"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:18  %line_buffer_4_0_va = alloca [1284 x i7], align 1

]]></Node>
<StgValue><ssdm name="line_buffer_4_0_va"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.preheader:19  %line_buffer_4_0_va_1 = getelementptr [1284 x i7]* %line_buffer_4_0_va, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="line_buffer_4_0_va_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.preheader:20  %line_buffer_4_0_va_2 = getelementptr [1284 x i7]* %line_buffer_4_0_va, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_4_0_va_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.preheader:21  %line_buffer_4_0_va_3 = getelementptr [1284 x i7]* %line_buffer_4_0_va, i64 0, i64 1280

]]></Node>
<StgValue><ssdm name="line_buffer_4_0_va_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.preheader:22  %line_buffer_4_0_va_4 = getelementptr [1284 x i7]* %line_buffer_4_0_va, i64 0, i64 1279

]]></Node>
<StgValue><ssdm name="line_buffer_4_0_va_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.preheader:23  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %row = phi i10 [ %row_1, %7 ], [ 0, %arrayctor.loop.preheader ]

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond2 = icmp eq i10 %row, -301

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 723, i64 723, i64 723)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %row_1 = add i10 %row, 1

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %8, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp_s = icmp ult i10 %row, -304

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_1 = icmp ugt i10 %row, 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %tmp_4 = icmp eq i10 %row, 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %col = phi i11 [ 0, %1 ], [ %col_1, %.loopexit ]

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8">
<![CDATA[
:1  %IN_WINDOW_val_0_val_1 = load i8* %IN_WINDOW_val_val_0_2

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_0_val_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
:2  %IN_WINDOW_val_0_val_2 = load i8* %IN_WINDOW_val_val_0_1

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_0_val_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8">
<![CDATA[
:3  %IN_WINDOW_val_0_val_3 = load i8* %IN_WINDOW_val_0_val

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_0_val_3"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8">
<![CDATA[
:4  %IN_WINDOW_val_1_val_1 = load i8* %IN_WINDOW_val_val_1_2

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_1_val_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
:5  %IN_WINDOW_val_1_val_2 = load i8* %IN_WINDOW_val_val_1_1

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_1_val_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
:6  %IN_WINDOW_val_1_val_3 = load i8* %IN_WINDOW_val_1_val

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_1_val_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
:7  %IN_WINDOW_val_2_val_2 = load i8* %IN_WINDOW_val_val_2_2

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_2_val_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
:8  %IN_WINDOW_val_2_val_3 = load i8* %IN_WINDOW_val_2_val

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_2_val_3"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8">
<![CDATA[
:9  %IN_WINDOW_val_2_val_4 = load i8* %IN_WINDOW_val_2_val_1

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_2_val_4"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:10  %exitcond3 = icmp eq i11 %col, -768

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:11  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12  %col_1 = add i11 %col, 1

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond3, label %7, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_s, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_5 = icmp eq i11 %col, 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_5, label %.preheader20.0, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_6 = icmp eq i11 %col, -769

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_6, label %.preheader18.0, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_7 = add i11 %col, 2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.loopexit19:0  br label %.loopexit21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.loopexit21:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:0  br i1 %tmp_1, label %.preheader42.0, label %._crit_edge25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
.preheader42.0:0  %IN_WINDOW_val_val_0_s = load i8* %IN_WINDOW_val_val_0_3

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_val_0_s"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8">
<![CDATA[
.preheader42.0:1  %IN_WINDOW_val_val_1_s = load i8* %IN_WINDOW_val_val_1_3

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_val_1_s"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
.preheader42.0:2  %IN_WINDOW_val_val_2_s = load i8* %IN_WINDOW_val_val_2_3

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_val_2_s"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader42.0:3  %tmp_9 = add i11 2, %col

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="11">
<![CDATA[
.preheader42.0:4  %tmp_10 = zext i11 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader42.0:5  %line_buffer_0_0_va_1 = getelementptr [1284 x i7]* %line_buffer_0_0_va, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="line_buffer_0_0_va_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="11">
<![CDATA[
.preheader42.0:6  %line_buffer_0_0_va_2 = load i7* %line_buffer_0_0_va_1, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_0_0_va_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader42.0:8  %line_buffer_1_0_va_1 = getelementptr [1284 x i7]* %line_buffer_1_0_va, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="line_buffer_1_0_va_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="11">
<![CDATA[
.preheader42.0:9  %line_buffer_1_0_va_2 = load i7* %line_buffer_1_0_va_1, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_1_0_va_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader42.0:11  %line_buffer_2_0_va_1 = getelementptr [1284 x i7]* %line_buffer_2_0_va, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="line_buffer_2_0_va_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="11">
<![CDATA[
.preheader42.0:12  %line_buffer_2_0_va_2 = load i7* %line_buffer_2_0_va_1, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_2_0_va_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:14  %tmp_13 = shl i8 %IN_WINDOW_val_val_0_s, 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:15  %tmp_14 = shl i8 %IN_WINDOW_val_0_val_1, 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:16  %tmp_15 = shl i8 %IN_WINDOW_val_0_val_2, 2

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:17  %tmp_16 = shl i8 %IN_WINDOW_val_val_1_s, 1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:18  %tmp_17 = shl i8 %IN_WINDOW_val_1_val_2, 1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:19  %tmp_18 = shl i8 %IN_WINDOW_val_val_2_s, 2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:20  %tmp_19 = shl i8 %IN_WINDOW_val_2_val_2, 1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:21  %tmp7 = add i8 %IN_WINDOW_val_1_val_1, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:22  %tmp6 = add i8 %tmp7, %IN_WINDOW_val_val_1_s

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:23  %tmp9 = add i8 %tmp_14, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:24  %tmp8 = add i8 %tmp9, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:25  %x_mag_2_2_2_i = add i8 %tmp8, %tmp6

]]></Node>
<StgValue><ssdm name="x_mag_2_2_2_i"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:26  %tmp = add i8 %tmp_18, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:27  %tmp1 = add i8 %tmp, %IN_WINDOW_val_1_val_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:28  %tmp2 = add i8 %IN_WINDOW_val_0_val_1, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:29  %tmp3 = add i8 %tmp2, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:30  %y_mag_2_2_2_i = add i8 %tmp3, %tmp1

]]></Node>
<StgValue><ssdm name="y_mag_2_2_2_i"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="8">
<![CDATA[
.preheader42.0:31  %p_Val2_1 = sext i8 %x_mag_2_2_2_i to i32

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="8">
<![CDATA[
.preheader42.0:32  %tmp_i_cast = sext i8 %x_mag_2_2_2_i to i9

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader42.0:33  %xs_V_3 = sub i9 0, %tmp_i_cast

]]></Node>
<StgValue><ssdm name="xs_V_3"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
.preheader42.0:34  %xs_V_1_i_i_i_cast = sext i9 %xs_V_3 to i32

]]></Node>
<StgValue><ssdm name="xs_V_1_i_i_i_cast"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader42.0:35  %p_Result_3 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %xs_V_1_i_i_i_cast, i32 31, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader42.0:36  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_mag_2_2_2_i, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42.0:37  %agg_result_V_i_i_i = select i1 %p_Result_s, i32 %p_Result_3, i32 %p_Val2_1

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i_i"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="8">
<![CDATA[
.preheader42.0:38  %p_Val2_3 = sext i8 %y_mag_2_2_2_i to i32

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="8">
<![CDATA[
.preheader42.0:39  %tmp_5_i_cast = sext i8 %y_mag_2_2_2_i to i9

]]></Node>
<StgValue><ssdm name="tmp_5_i_cast"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader42.0:40  %xs_V_4 = sub i9 0, %tmp_5_i_cast

]]></Node>
<StgValue><ssdm name="xs_V_4"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="9">
<![CDATA[
.preheader42.0:41  %xs_V_1_i_i1_i_cast = sext i9 %xs_V_4 to i32

]]></Node>
<StgValue><ssdm name="xs_V_1_i_i1_i_cast"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader42.0:42  %p_Result_4 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %xs_V_1_i_i1_i_cast, i32 31, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader42.0:43  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %y_mag_2_2_2_i, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42.0:44  %agg_result_V_i_i4_i = select i1 %p_Result_2, i32 %p_Result_4, i32 %p_Val2_3

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i4_i"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.0:45  %tmp_7_i = add nsw i32 %agg_result_V_i_i_i, %agg_result_V_i_i4_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.0:46  %tmp_8_i = icmp sgt i32 %tmp_7_i, 200

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:49  store i8 %IN_WINDOW_val_2_val_4, i8* %IN_WINDOW_val_2_val

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:50  store i8 %IN_WINDOW_val_2_val_3, i8* %IN_WINDOW_val_val_2_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:51  store i8 %IN_WINDOW_val_2_val_2, i8* %IN_WINDOW_val_val_2_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:53  store i8 %IN_WINDOW_val_1_val_3, i8* %IN_WINDOW_val_val_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:54  store i8 %IN_WINDOW_val_1_val_2, i8* %IN_WINDOW_val_val_1_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:55  store i8 %IN_WINDOW_val_1_val_1, i8* %IN_WINDOW_val_val_1_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:57  store i8 %IN_WINDOW_val_0_val_3, i8* %IN_WINDOW_val_val_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:58  store i8 %IN_WINDOW_val_0_val_2, i8* %IN_WINDOW_val_val_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:59  store i8 %IN_WINDOW_val_0_val_1, i8* %IN_WINDOW_val_val_0_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge25:0  %tmp_11 = add i11 %col, 2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge25:1  %tmp_12 = zext i11 %tmp_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25:2  br i1 %tmp_4, label %.preheader16.preheader, label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:1  %line_buffer_1_0_va_4 = getelementptr [1284 x i7]* %line_buffer_1_0_va, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="line_buffer_1_0_va_4"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="11">
<![CDATA[
.preheader.0:2  %line_buffer_1_0_va_5 = load i7* %line_buffer_1_0_va_4, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_1_0_va_5"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:4  %line_buffer_2_0_va_4 = getelementptr [1284 x i7]* %line_buffer_2_0_va, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="line_buffer_2_0_va_4"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="11">
<![CDATA[
.preheader.0:5  %line_buffer_2_0_va_5 = load i7* %line_buffer_2_0_va_4, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_2_0_va_5"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:7  %line_buffer_3_0_va_2 = getelementptr [1284 x i7]* %line_buffer_3_0_va, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="line_buffer_3_0_va_2"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="11">
<![CDATA[
.preheader.0:8  %line_buffer_3_0_va_3 = load i7* %line_buffer_3_0_va_2, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_3_0_va_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="129" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %input_mat_data_V_rea = call i7 @_ssdm_op_Read.ap_fifo.volatile.i7P(i7* %input_mat_data_V)

]]></Node>
<StgValue><ssdm name="input_mat_data_V_rea"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="11">
<![CDATA[
:1  %tmp_8 = zext i11 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %line_buffer_4_0_va_5 = getelementptr [1284 x i7]* %line_buffer_4_0_va, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="line_buffer_4_0_va_5"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="7" op_1_bw="11">
<![CDATA[
:3  store i7 %input_mat_data_V_rea, i7* %line_buffer_4_0_va_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="7" op_1_bw="11">
<![CDATA[
.preheader18.0:0  store i7 %input_mat_data_V_rea, i7* %line_buffer_4_0_va_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="7" op_1_bw="11">
<![CDATA[
.preheader18.0:1  store i7 %input_mat_data_V_rea, i7* %line_buffer_4_0_va_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.0:2  br label %.loopexit19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="7" op_1_bw="11">
<![CDATA[
.preheader20.0:0  store i7 %input_mat_data_V_rea, i7* %line_buffer_4_0_va_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="7" op_1_bw="11">
<![CDATA[
.preheader20.0:1  store i7 %input_mat_data_V_rea, i7* %line_buffer_4_0_va_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.0:2  br label %.loopexit21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="11">
<![CDATA[
.preheader42.0:6  %line_buffer_0_0_va_2 = load i7* %line_buffer_0_0_va_1, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_0_0_va_2"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="7">
<![CDATA[
.preheader42.0:7  %IN_WINDOW_val_0_val_4 = zext i7 %line_buffer_0_0_va_2 to i8

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_0_val_4"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="11">
<![CDATA[
.preheader42.0:9  %line_buffer_1_0_va_2 = load i7* %line_buffer_1_0_va_1, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_1_0_va_2"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="7">
<![CDATA[
.preheader42.0:10  %IN_WINDOW_val_1_val_4 = zext i7 %line_buffer_1_0_va_2 to i8

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_1_val_4"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="11">
<![CDATA[
.preheader42.0:12  %line_buffer_2_0_va_2 = load i7* %line_buffer_2_0_va_1, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_2_0_va_2"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="7">
<![CDATA[
.preheader42.0:13  %IN_WINDOW_val_2_val_5 = zext i7 %line_buffer_2_0_va_2 to i8

]]></Node>
<StgValue><ssdm name="IN_WINDOW_val_2_val_5"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader42.0:47  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %output_mat_data_V, i1 %tmp_8_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:48  store i8 %IN_WINDOW_val_2_val_5, i8* %IN_WINDOW_val_2_val_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:52  store i8 %IN_WINDOW_val_1_val_4, i8* %IN_WINDOW_val_1_val

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42.0:56  store i8 %IN_WINDOW_val_0_val_4, i8* %IN_WINDOW_val_0_val

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.preheader42.0:60  br label %._crit_edge25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:0  %line_buffer_0_0_va_4 = getelementptr [1284 x i7]* %line_buffer_0_0_va, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="line_buffer_0_0_va_4"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="11">
<![CDATA[
.preheader.0:2  %line_buffer_1_0_va_5 = load i7* %line_buffer_1_0_va_4, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_1_0_va_5"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="7" op_1_bw="11">
<![CDATA[
.preheader.0:3  store i7 %line_buffer_1_0_va_5, i7* %line_buffer_0_0_va_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="11">
<![CDATA[
.preheader.0:5  %line_buffer_2_0_va_5 = load i7* %line_buffer_2_0_va_4, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_2_0_va_5"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="7" op_1_bw="11">
<![CDATA[
.preheader.0:6  store i7 %line_buffer_2_0_va_5, i7* %line_buffer_1_0_va_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="11">
<![CDATA[
.preheader.0:8  %line_buffer_3_0_va_3 = load i7* %line_buffer_3_0_va_2, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_3_0_va_3"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="7" op_1_bw="11">
<![CDATA[
.preheader.0:9  store i7 %line_buffer_3_0_va_3, i7* %line_buffer_2_0_va_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:10  %line_buffer_4_0_va_8 = getelementptr [1284 x i7]* %line_buffer_4_0_va, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="line_buffer_4_0_va_8"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="11">
<![CDATA[
.preheader.0:11  %line_buffer_4_0_va_9 = load i7* %line_buffer_4_0_va_8, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_4_0_va_9"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:0  %line_buffer_4_0_va_6 = getelementptr [1284 x i7]* %line_buffer_4_0_va, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="line_buffer_4_0_va_6"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="11">
<![CDATA[
.preheader16.preheader:2  %line_buffer_4_0_va_7 = load i7* %line_buffer_4_0_va_6, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_4_0_va_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="11">
<![CDATA[
.preheader.0:11  %line_buffer_4_0_va_9 = load i7* %line_buffer_4_0_va_8, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_4_0_va_9"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="7" op_1_bw="11">
<![CDATA[
.preheader.0:12  store i7 %line_buffer_4_0_va_9, i7* %line_buffer_3_0_va_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:13  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:1  %line_buffer_0_0_va_3 = getelementptr [1284 x i7]* %line_buffer_0_0_va, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="line_buffer_0_0_va_3"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="11">
<![CDATA[
.preheader16.preheader:2  %line_buffer_4_0_va_7 = load i7* %line_buffer_4_0_va_6, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_4_0_va_7"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="7" op_1_bw="11">
<![CDATA[
.preheader16.preheader:3  store i7 %line_buffer_4_0_va_7, i7* %line_buffer_0_0_va_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:4  %line_buffer_1_0_va_3 = getelementptr [1284 x i7]* %line_buffer_1_0_va, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="line_buffer_1_0_va_3"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="7" op_1_bw="11">
<![CDATA[
.preheader16.preheader:5  store i7 %line_buffer_4_0_va_7, i7* %line_buffer_1_0_va_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:6  %line_buffer_2_0_va_3 = getelementptr [1284 x i7]* %line_buffer_2_0_va, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="line_buffer_2_0_va_3"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="7" op_1_bw="11">
<![CDATA[
.preheader16.preheader:7  store i7 %line_buffer_4_0_va_7, i7* %line_buffer_2_0_va_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader16.preheader:8  %line_buffer_3_0_va_1 = getelementptr [1284 x i7]* %line_buffer_3_0_va, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="line_buffer_3_0_va_1"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="7" op_1_bw="11">
<![CDATA[
.preheader16.preheader:9  store i7 %line_buffer_4_0_va_7, i7* %line_buffer_3_0_va_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:10  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str3, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str2, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
