<?xml version="1.0" encoding="UTF-8" standalone="no"?><!--Copyright (C) 2009-2018 Arm Limited (or its affiliates). All rights reserved.--><platform_data xmlns="http://www.arm.com/project_type" xmlns:peripheral="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" info_url="" type="HARDWARE" xsi:schemaLocation="http://www.arm.com/project_type ../../../Schemas/platform_data-1.xsd">
    <project_type_list>
        <project_type type="BARE_METAL">
            <name language="en">Bare Metal Debug</name>
            <description language="en">This allows a bare-metal debug connection.</description>
            <execution_environment id="BARE_METAL">
                <name language="en">Bare Metal Debug</name>
                <description language="en">Connect to a platform using a DSTREAM</description>
                <xi:include href="../../../Include/hardware_address.xml"/>
                <param default="CDB://../../Intel SoC FPGA/Stratix 10/Stratix 10 Separate Jtag.rcf" id="config_file" type="string" visible="false"/>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_0</name>
                    <xi:include href="../../../Include/dstream_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A53_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_0</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A53_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_0</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A53_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_0</name>
                    <description language="en">Arm Debugger will connect to a Intel FPGA Download Cable to debug a bare metal application.</description>
                    <connection_type language="en">Intel FPGA Download Cable</connection_type>
                    <core connection_id="Cortex-A53_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_USBBlaster" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                    <browse_script>
                        <name language="en">CDB://../../../Scripts/device_browser.py</name>
                        <arguments>--app=browse_usb_blaster</arguments>
                    </browse_script>
                    <setup_script>
                        <name>CDB://../../../Scripts/altera_debug_server.py</name>
                        <arguments>CDB://rddi-dap_cfg-altera.txt rddi-dap_altera</arguments>
                    </setup_script>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_1</name>
                    <xi:include href="../../../Include/dstream_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A53_1" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_1</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A53_1" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_1</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A53_1" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_1</name>
                    <description language="en">Arm Debugger will connect to a Intel FPGA Download Cable to debug a bare metal application.</description>
                    <connection_type language="en">Intel FPGA Download Cable</connection_type>
                    <core connection_id="Cortex-A53_1" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_USBBlaster" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                    <browse_script>
                        <name language="en">CDB://../../../Scripts/device_browser.py</name>
                        <arguments>--app=browse_usb_blaster</arguments>
                    </browse_script>
                    <setup_script>
                        <name>CDB://../../../Scripts/altera_debug_server.py</name>
                        <arguments>CDB://rddi-dap_cfg-altera.txt rddi-dap_altera</arguments>
                    </setup_script>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_2</name>
                    <xi:include href="../../../Include/dstream_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A53_2" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_2</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A53_2" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_2</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A53_2" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_2</name>
                    <description language="en">Arm Debugger will connect to a Intel FPGA Download Cable to debug a bare metal application.</description>
                    <connection_type language="en">Intel FPGA Download Cable</connection_type>
                    <core connection_id="Cortex-A53_2" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_USBBlaster" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                    <browse_script>
                        <name language="en">CDB://../../../Scripts/device_browser.py</name>
                        <arguments>--app=browse_usb_blaster</arguments>
                    </browse_script>
                    <setup_script>
                        <name>CDB://../../../Scripts/altera_debug_server.py</name>
                        <arguments>CDB://rddi-dap_cfg-altera.txt rddi-dap_altera</arguments>
                    </setup_script>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_3</name>
                    <xi:include href="../../../Include/dstream_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A53_3" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_3</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A53_3" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_3</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A53_3" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_3</name>
                    <description language="en">Arm Debugger will connect to a Intel FPGA Download Cable to debug a bare metal application.</description>
                    <connection_type language="en">Intel FPGA Download Cable</connection_type>
                    <core connection_id="Cortex-A53_3" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_USBBlaster" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                    <browse_script>
                        <name language="en">CDB://../../../Scripts/device_browser.py</name>
                        <arguments>--app=browse_usb_blaster</arguments>
                    </browse_script>
                    <setup_script>
                        <name>CDB://../../../Scripts/altera_debug_server.py</name>
                        <arguments>CDB://rddi-dap_cfg-altera.txt rddi-dap_altera</arguments>
                    </setup_script>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53x4 SMP</name>
                    <xi:include href="../../../Include/dstream_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A53_SMP_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53x4 SMP</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A53_SMP_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53x4 SMP</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A53_SMP_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53x4 SMP</name>
                    <description language="en">Arm Debugger will connect to a Intel FPGA Download Cable to debug a bare metal application.</description>
                    <connection_type language="en">Intel FPGA Download Cable</connection_type>
                    <core connection_id="Cortex-A53_SMP_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_USBBlaster" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                    <browse_script>
                        <name language="en">CDB://../../../Scripts/device_browser.py</name>
                        <arguments>--app=browse_usb_blaster</arguments>
                    </browse_script>
                    <setup_script>
                        <name>CDB://../../../Scripts/altera_debug_server.py</name>
                        <arguments>CDB://rddi-dap_cfg-altera.txt rddi-dap_altera</arguments>
                    </setup_script>
                </activity>
            </execution_environment>
        </project_type>
        <project_type os_abstraction="LINUX_KERNEL" type="BARE_METAL">
            <name language="en">Linux Kernel Debug</name>
            <description language="en">Linux Kernel and/or Device Driver Debug</description>
            <execution_environment id="LINUX_KERNEL">
                <name language="en">Linux Kernel Debug</name>
                <description language="en">Connect to a platform using a DSTREAM</description>
                <xi:include href="../../../Include/hardware_address.xml"/>
                <param default="CDB://../../Intel SoC FPGA/Stratix 10/Stratix 10 Separate Jtag.rcf" id="config_file" type="string" visible="false"/>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_0</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A53_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_0</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A53_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_0</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A53_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_0</name>
                    <description language="en">Arm Debugger will connect to a Intel FPGA Download Cable to debug a bare metal application.</description>
                    <connection_type language="en">Intel FPGA Download Cable</connection_type>
                    <core connection_id="Cortex-A53_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_USBBlaster" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                    <browse_script>
                        <name language="en">CDB://../../../Scripts/device_browser.py</name>
                        <arguments>--app=browse_usb_blaster</arguments>
                    </browse_script>
                    <setup_script>
                        <name>CDB://../../../Scripts/altera_debug_server.py</name>
                        <arguments>CDB://rddi-dap_cfg-altera.txt rddi-dap_altera</arguments>
                    </setup_script>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_1</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A53_1" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_1</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A53_1" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_1</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A53_1" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_1</name>
                    <description language="en">Arm Debugger will connect to a Intel FPGA Download Cable to debug a bare metal application.</description>
                    <connection_type language="en">Intel FPGA Download Cable</connection_type>
                    <core connection_id="Cortex-A53_1" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_USBBlaster" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                    <browse_script>
                        <name language="en">CDB://../../../Scripts/device_browser.py</name>
                        <arguments>--app=browse_usb_blaster</arguments>
                    </browse_script>
                    <setup_script>
                        <name>CDB://../../../Scripts/altera_debug_server.py</name>
                        <arguments>CDB://rddi-dap_cfg-altera.txt rddi-dap_altera</arguments>
                    </setup_script>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_2</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A53_2" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_2</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A53_2" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_2</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A53_2" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_2</name>
                    <description language="en">Arm Debugger will connect to a Intel FPGA Download Cable to debug a bare metal application.</description>
                    <connection_type language="en">Intel FPGA Download Cable</connection_type>
                    <core connection_id="Cortex-A53_2" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_USBBlaster" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                    <browse_script>
                        <name language="en">CDB://../../../Scripts/device_browser.py</name>
                        <arguments>--app=browse_usb_blaster</arguments>
                    </browse_script>
                    <setup_script>
                        <name>CDB://../../../Scripts/altera_debug_server.py</name>
                        <arguments>CDB://rddi-dap_cfg-altera.txt rddi-dap_altera</arguments>
                    </setup_script>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_3</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A53_3" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_3</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A53_3" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_3</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A53_3" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53_3</name>
                    <description language="en">Arm Debugger will connect to a Intel FPGA Download Cable to debug a bare metal application.</description>
                    <connection_type language="en">Intel FPGA Download Cable</connection_type>
                    <core connection_id="Cortex-A53_3" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_USBBlaster" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                    <browse_script>
                        <name language="en">CDB://../../../Scripts/device_browser.py</name>
                        <arguments>--app=browse_usb_blaster</arguments>
                    </browse_script>
                    <setup_script>
                        <name>CDB://../../../Scripts/altera_debug_server.py</name>
                        <arguments>CDB://rddi-dap_cfg-altera.txt rddi-dap_altera</arguments>
                    </setup_script>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53x4 SMP</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A53_SMP_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53x4 SMP</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A53_SMP_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53x4 SMP</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A53_SMP_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A53x4 SMP</name>
                    <description language="en">Arm Debugger will connect to a Intel FPGA Download Cable to debug a bare metal application.</description>
                    <connection_type language="en">Intel FPGA Download Cable</connection_type>
                    <core connection_id="Cortex-A53_SMP_0" core_ref="Cortex-A53" soc="altera/stratix10"/>
                    <param default="CDB://../../Intel SoC FPGA/Stratix 10/dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_USBBlaster" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.trace.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                    <browse_script>
                        <name language="en">CDB://../../../Scripts/device_browser.py</name>
                        <arguments>--app=browse_usb_blaster</arguments>
                    </browse_script>
                    <setup_script>
                        <name>CDB://../../../Scripts/altera_debug_server.py</name>
                        <arguments>CDB://rddi-dap_cfg-altera.txt rddi-dap_altera</arguments>
                    </setup_script>
                </activity>
            </execution_environment>
        </project_type>
        <project_type type="GDB_SERVER">
            <name language="en">Linux Application Debug</name>
            <description language="en">This allows Linux application debug using gdbserver.</description>
                <execution_environment id="gdb_tcp" xsi:schemaLocation="http://www.arm.com/project_type ../Schemas/platform_data-1.xsd">
                <name language="en">gdbserver (TCP)</name>
                <description language="en">Connect to a platform running gdbserver using a TCP connection.</description>
                <param default="" id="gdb_address" rvc_tag="host" type="string">
                    <name language="en">Address:</name>
                    <description language="en">Address of Target (TCP/IP).</description>
                </param>
                <param default="5000" id="gdb_port" rvc_tag="port" type="string">
                    <name language="en">Port:</name>
                    <description language="en">Debug Port on Target.</description>
                </param>
                <param default="False" id="gdb_disable_acks" type="string" visible="false"/>
                <!--Uncomment one or more of the following lines to manually override the default timeout values (in milliseconds)-->
                <!--<param default="5000" id="LOGIN_TIMEOUT" type="string" visible="false"/>-->
                <!--<param default="3000" id="REMOTE_TIMEOUT" type="string" visible="false"/>-->
                <!--<param default="2000" id="LAUNCH_DEBUG_AGENT_TIMEOUT" type="string" visible="false"/>-->
                <!--<param default="500" id="POST_LAUNCH_DEBUG_AGENT_TIMEOUT" type="string" visible="false"/>-->
                <config_file>gdbserver.xml</config_file>
                <xi:include href="../../../Gdbserver/symbols_glibc_2_10_1.xml"/>
                <activity id="CONNECT_TO_GDB_SERVER" type="Debug">
                    <name language="en">Connect to already running application</name>
                    <description language="en">Arm Debugger will connect to an already running gdbserver on the target system.</description>
                    <core connection_id="0" core_definition="GDBServerPseudoCore"/>
                </activity>
                <activity id="DOWNLOAD_DEBUG" type="Debug">
                    <name language="en">Download and debug application</name>
                    <description language="en">Arm Debugger will download your application to the target system and then start a new gdbserver session to debug the application. This configuration requires ssh and gdbserver on the target platform. </description>
                    <core connection_id="0" core_definition="GDBServerPseudoCore"/>
                    <param default="False" id="DOWNLOAD_DEBUG_AGENT" type="string" visible="false"/>
                    <param default="gdbserver" id="DEBUG_AGENT" type="string" visible="false"/>
                    <setup_script>
                        <name language="en">RSE://</name>
                    </setup_script>
                </activity>
                <activity id="DEBUG_RESIDENT_APP" type="Debug">
                    <name language="en">Start gdbserver and debug target-resident application</name>
                    <description language="en">Arm Debugger will connect to the target and start a new gdbserver session to debug an application already present on the target system. This configuration requires ssh and gdbserver on the target platform. </description>
                    <core connection_id="0" core_definition="GDBServerPseudoCore"/>
                    <setup_script>
                        <name language="en">RSE://</name>
                    </setup_script>
                </activity>
            </execution_environment>
        </project_type>
        <project_type type="GDB_SERVER">
            <name language="en">Linux Application Debug for Arch64</name>
            <description language="en">This allows Linux application debug using gdbserver.</description>
            <execution_environment id="gdb_tcp_v8" xsi:schemaLocation="http://www.arm.com/project_type ../Schemas/platform_data-1.xsd">
                <name language="en">gdbserver (TCP)</name>
                <description language="en">Connect to a platform running gdbserver using a TCP connection.</description>
                <param default="CDB://../../Linux Application Debug/Application Debug/detect_arch.py" id="dtsl_config_script" type="string" visible="false"/>
                <param default="" id="gdb_address" rvc_tag="host" type="string">
                    <name language="en">Address:</name>
                    <description language="en">Address of Target (TCP/IP).</description>
                </param>
                <param default="5000" id="gdb_port" rvc_tag="port" type="string">
                    <name language="en">Port:</name>
                    <description language="en">Debug Port on Target.</description>
                </param>
                <param default="False" id="gdb_disable_acks" type="string" visible="false"/>
                <param default="True" id="gdb_native_step" type="string" visible="false"/>
                <param default="CDB://../../Linux Application Debug/Application Debug/detect_arch.py" id="dtsl_config_script" type="string" visible="false"/>
                <param default="LinuxApp" id="dtsl_config" type="string" visible="false"/>
                <config_file>gdbserver.xml</config_file>
                <xi:include href="../../../Gdbserver/symbols_glibc_2_10_1.xml"/>
                <activity id="CONNECT_TO_GDB_SERVER" type="Debug">
                    <name language="en">Connect to already running application</name>
                    <description language="en">Arm Debugger will connect to an already running gdbserver on the target system.</description>
                    <core connection_id="0" core_definition="__dynamic__"/>
                </activity>
                <activity id="DOWNLOAD_DEBUG" type="Debug">
                    <name language="en">Download and debug application</name>
                    <description language="en">Arm Debugger will download your application to the target system and then start a new gdbserver session to debug the application. This configuration requires ssh and gdbserver on the target platform. </description>
                    <core connection_id="0" core_definition="__dynamic__"/>
                    <param default="False" id="DOWNLOAD_DEBUG_AGENT" type="string" visible="false"/>
                    <param default="gdbserver" id="DEBUG_AGENT" type="string" visible="false"/>
                    <setup_script>
                        <name language="en">RSE://</name>
                    </setup_script>
                </activity>
                <activity id="DEBUG_RESIDENT_APP" type="Debug">
                    <name language="en">Start gdbserver and debug target-resident application</name>
                    <description language="en">Arm Debugger will connect to the target and start a new gdbserver session to debug an application already present on the target system. This configuration requires ssh and gdbserver on the target platform. </description>
                    <core connection_id="0" core_definition="__dynamic__"/>
                    <setup_script>
                        <name language="en">RSE://</name>
                    </setup_script>
                </activity>
            </execution_environment>
        </project_type>
    </project_type_list>
</platform_data>