AR lcd_gan_dulieu_hienthi behavioral "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/LCD_GAN_DULIEU_HENTHI.vhd" sub00/vhpl03 1543378927
AR chia_10ena behavioral "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/chia_10ENA.vhd" sub00/vhpl01 1543378925
AR lcd_khoitao_hienthi behavioral "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/LCD_KHOITAO_HIENTHI.vhd" sub00/vhpl05 1543378929
AR dich_1_hang_hienthi behavioral "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/DICH_1_HANG_HIENTHI.vhd" sub00/vhpl07 1543378931
EN lcd_khoitao_hienthi NULL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/LCD_KHOITAO_HIENTHI.vhd" sub00/vhpl04 1543378928
EN lcd_gan_dulieu_hienthi NULL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/LCD_GAN_DULIEU_HENTHI.vhd" sub00/vhpl02 1543378926
EN dich_1_hang_hienthi NULL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/DICH_1_HANG_HIENTHI.vhd" sub00/vhpl06 1543378930
EN chia_10ena NULL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/chia_10ENA.vhd" sub00/vhpl00 1543378924
