Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jan 12 14:13:27 2021
| Host         : Sudhar-Windows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32Core_timing_summary_routed.rpt -pb RV32Core_timing_summary_routed.pb -rpx RV32Core_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32Core
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 404 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decode/funct3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decode/funct3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decode/funct3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decode/opcode_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decode/opcode_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decode/opcode_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decode/opcode_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decode/opcode_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decode/opcode_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decode/opcode_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode/re1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode/re2_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode/src1[4]_INST_0_i_1/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode/src1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode/src1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode/src1_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode/src1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode/src1_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode/src2[4]_INST_0_i_1/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode/src2_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode/src2_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode/src2_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode/src2_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode/src2_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: execute/ALU_CU/ALU_control_line_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: execute/ALU_CU/ALU_control_line_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: execute/ALU_CU/ALU_control_line_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: execute/ALU_CU/ALU_control_line_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: execute/ALU_CU/ALU_control_line_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fetch/using_mem_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fetch/waiting_reg/L7/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: reg_EX_MEM0/MEM_funct3_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: reg_EX_MEM0/MEM_funct3_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: reg_EX_MEM0/MEM_funct3_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: reg_EX_MEM0/MEM_mem_read_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_alu_op_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_alu_op_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_dest_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_dest_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_dest_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_dest_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_dest_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_funct3_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_funct3_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_funct3_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_funct7_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_funct7_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_funct7_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_funct7_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_funct7_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_funct7_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_funct7_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: reg_ID_EX0/EX_load_reg/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: reg_IF_ID0/ID_instr_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: reg_IF_ID0/ID_instr_reg[1]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: reg_IF_ID0/ID_instr_reg[2]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: reg_IF_ID0/ID_instr_reg[3]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: reg_IF_ID0/ID_instr_reg[4]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: reg_IF_ID0/ID_instr_reg[5]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: reg_IF_ID0/ID_instr_reg[6]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: reg_MEM_WB0/WB_dest_reg[0]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: reg_MEM_WB0/WB_dest_reg[1]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: reg_MEM_WB0/WB_dest_reg[2]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: reg_MEM_WB0/WB_dest_reg[3]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: reg_MEM_WB0/WB_dest_reg[4]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: reg_MEM_WB0/WB_wr_enable_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: reg_PC0/PC_ready_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2521 pins that are not constrained for maximum delay. (HIGH)

 There are 14 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


