<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>VPOP -- AArch32</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">VPOP</h2>
      <p class="aml">Pop SIMD&amp;FP registers from stack loads multiple consecutive Advanced SIMD and floating-point register file registers from the stack.</p>
    <p>
        This is an alias of
        <a href="vldm.html">VLDM, VLDMDB, VLDMIA</a>.
        This means:
      </p><ul><li>
          The encodings in this description are named to match the encodings of
          <a href="vldm.html">VLDM, VLDMDB, VLDMIA</a>.
        </li><li>The description of <a href="vldm.html">VLDM, VLDMDB, VLDMIA</a> gives the operational pseudocode, any <span class="arm-defined-word">constrained unpredictable</span> behavior, and any operational information for this instruction.</li></ul>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#iclass_a1">A1</a>
       and 
      <a href="#iclass_a2">A2</a>
      )
       and 
       T32 (
      <a href="#iclass_t1">T1</a>
       and 
      <a href="#iclass_t2">T2</a>
      )
      .
    </p>
    <h3 class="classheading"><a id="iclass_a1"/>A1</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr">D</td><td class="lr">1</td><td class="lr">1</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td colspan="7" class="lr">imm8&lt;7:1&gt;</td><td class="lr">0</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="3"/><td class="droppedname">P</td><td class="droppedname">U</td><td/><td class="droppedname">W</td><td/><td colspan="4" class="droppedname">Rn</td><td colspan="4"/><td colspan="2"/><td colspan="2"/><td colspan="7"/><td class="droppedname">imm8&lt;0&gt;</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Increment After</h4><a id="VPOP_VLDM_A1"/><p class="asm-code">VPOP{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#sa_size" title="An optional data size specifier">&lt;size&gt;</a>} <a href="#sa_dreglist" title="List of consecutively numbered 64-bit SIMD&amp;FP registers to be transferred (field &quot;D:Vd&quot;)">&lt;dreglist&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="vldm.html#VLDM_A1">VLDM</a>{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#sa_size" title="An optional data size specifier">&lt;size&gt;</a>} SP!, <a href="#sa_dreglist" title="List of consecutively numbered 64-bit SIMD&amp;FP registers to be transferred (field &quot;D:Vd&quot;)">&lt;dreglist&gt;</a></p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div>
    <h3 class="classheading"><a id="iclass_a2"/>A2</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr">D</td><td class="lr">1</td><td class="lr">1</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td colspan="8" class="lr">imm8</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="3"/><td class="droppedname">P</td><td class="droppedname">U</td><td/><td class="droppedname">W</td><td/><td colspan="4" class="droppedname">Rn</td><td colspan="4"/><td colspan="2"/><td colspan="2"/><td colspan="8"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Increment After</h4><a id="VPOP_VLDM_A2"/><p class="asm-code">VPOP{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#sa_size" title="An optional data size specifier">&lt;size&gt;</a>} <a href="#sa_sreglist" title="List of consecutively numbered 32-bit SIMD&amp;FP registers to be transferred (field &quot;Vd:D&quot;)">&lt;sreglist&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="vldm.html#VLDM_A2">VLDM</a>{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#sa_size" title="An optional data size specifier">&lt;size&gt;</a>} SP!, <a href="#sa_sreglist" title="List of consecutively numbered 32-bit SIMD&amp;FP registers to be transferred (field &quot;Vd:D&quot;)">&lt;sreglist&gt;</a></p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div>
    <h3 class="classheading"><a id="iclass_t1"/>T1</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr">D</td><td class="lr">1</td><td class="lr">1</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td colspan="7" class="lr">imm8&lt;7:1&gt;</td><td class="lr">0</td></tr><tr class="secondrow"><td colspan="7"/><td class="droppedname">P</td><td class="droppedname">U</td><td/><td class="droppedname">W</td><td/><td colspan="4" class="droppedname">Rn</td><td colspan="4"/><td colspan="2"/><td colspan="2"/><td colspan="7"/><td class="droppedname">imm8&lt;0&gt;</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Increment After</h4><a id="VPOP_VLDM_T1"/><p class="asm-code">VPOP{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#sa_size" title="An optional data size specifier">&lt;size&gt;</a>} <a href="#sa_dreglist" title="List of consecutively numbered 64-bit SIMD&amp;FP registers to be transferred (field &quot;D:Vd&quot;)">&lt;dreglist&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="vldm.html#VLDM_T1">VLDM</a>{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#sa_size" title="An optional data size specifier">&lt;size&gt;</a>} SP!, <a href="#sa_dreglist" title="List of consecutively numbered 64-bit SIMD&amp;FP registers to be transferred (field &quot;D:Vd&quot;)">&lt;dreglist&gt;</a></p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div>
    <h3 class="classheading"><a id="iclass_t2"/>T2</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr">D</td><td class="lr">1</td><td class="lr">1</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td colspan="8" class="lr">imm8</td></tr><tr class="secondrow"><td colspan="7"/><td class="droppedname">P</td><td class="droppedname">U</td><td/><td class="droppedname">W</td><td/><td colspan="4" class="droppedname">Rn</td><td colspan="4"/><td colspan="2"/><td colspan="2"/><td colspan="8"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Increment After</h4><a id="VPOP_VLDM_T2"/><p class="asm-code">VPOP{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#sa_size" title="An optional data size specifier">&lt;size&gt;</a>} <a href="#sa_sreglist" title="List of consecutively numbered 32-bit SIMD&amp;FP registers to be transferred (field &quot;Vd:D&quot;)">&lt;sreglist&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="vldm.html#VLDM_T2">VLDM</a>{<a href="#sa_c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#sa_q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}{.<a href="#sa_size" title="An optional data size specifier">&lt;size&gt;</a>} SP!, <a href="#sa_sreglist" title="List of consecutively numbered 32-bit SIMD&amp;FP registers to be transferred (field &quot;Vd:D&quot;)">&lt;sreglist&gt;</a></p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;c&gt;</td><td><a id="sa_c"/>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;q&gt;</td><td><a id="sa_q"/>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;size&gt;</td><td><a id="sa_size"/>
        
          <p class="aml">An optional data size specifier. If present, it must be equal to the size in bits, 32 or 64, of the registers being transferred.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;sreglist&gt;</td><td><a id="sa_sreglist"/>
        
          <p class="aml">Is the list of consecutively numbered 32-bit SIMD&amp;FP registers to be transferred. The first register in the list is encoded in "Vd:D", and "imm8" is set to the number of registers in the list. The list must contain at least one register.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;dreglist&gt;</td><td><a id="sa_dreglist"/>
        
          <p class="aml">Is the list of consecutively numbered 64-bit SIMD&amp;FP registers to be transferred. The first register in the list is encoded in "D:Vd", and "imm8" is set to twice the number of registers in the list. The list must contain at least one register, and must not contain more than 16 registers.</p>
        
      </td></tr></table></div><div class="syntax-notes"/><div class="alias_ps_section"><h3 class="pseudocode">Operation</h3><p>The description of <a href="vldm.html">VLDM, VLDMDB, VLDMIA</a> gives the operational pseudocode for this instruction.</p></div><h3>Operational information</h3>
    <p class="aml">If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.</p>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v01_31, pseudocode v2023-06_rel, sve v2023-06_rel
      ; Build timestamp: 2023-07-04T18:06
    </p><p class="copyconf">
      Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
