ptrsStructsSeq8kB

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000097                       # Number of seconds simulated
sim_ticks                                    97022000                       # Number of ticks simulated
final_tick                                   97022000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 284688                       # Simulator instruction rate (inst/s)
host_op_rate                                   284573                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3554830909                       # Simulator tick rate (ticks/s)
host_mem_usage                                6696084                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                        7764                       # Number of instructions simulated
sim_ops                                          7764                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED     97022000                       # Cumulative time (in ticks) in various power states
system.cache.hits                                7848                       # Number of hits
system.cache.misses                              2490                       # Number of misses
system.cache.missLatency::samples                2490                       # Ticks for misses to the cache
system.cache.missLatency::mean           34812.851406                       # Ticks for misses to the cache
system.cache.missLatency::gmean          29934.493283                       # Ticks for misses to the cache
system.cache.missLatency::stdev          27785.284097                       # Ticks for misses to the cache
system.cache.missLatency::0-65535                2295     92.17%     92.17% # Ticks for misses to the cache
system.cache.missLatency::65536-131071            171      6.87%     99.04% # Ticks for misses to the cache
system.cache.missLatency::131072-196607            15      0.60%     99.64% # Ticks for misses to the cache
system.cache.missLatency::196608-262143             1      0.04%     99.68% # Ticks for misses to the cache
system.cache.missLatency::262144-327679             6      0.24%     99.92% # Ticks for misses to the cache
system.cache.missLatency::327680-393215             1      0.04%     99.96% # Ticks for misses to the cache
system.cache.missLatency::393216-458751             0      0.00%     99.96% # Ticks for misses to the cache
system.cache.missLatency::458752-524287             0      0.00%     99.96% # Ticks for misses to the cache
system.cache.missLatency::524288-589823             0      0.00%     99.96% # Ticks for misses to the cache
system.cache.missLatency::589824-655359             1      0.04%    100.00% # Ticks for misses to the cache
system.cache.missLatency::655360-720895             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::720896-786431             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::786432-851967             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::851968-917503             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::917504-983039             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::983040-1.04858e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  2490                       # Ticks for misses to the cache
system.cache.hitRatio                        0.759141                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         7342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       310528                       # Cumulative packet size per connected master and slave (bytes)
