/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series dsp driver
 *
 * Copyright (c) 2019 Samsung Electronics Co., Ltd.
 *              http://www.samsung.com/
 */

#ifndef __HW_O1_DSP_HW_O1_CTRL_H__
#define __HW_O1_DSP_HW_O1_CTRL_H__

#include "hardware/dsp-ctrl.h"

//#define ENABLE_DSP_O1_REG_SYSCTRL_S
//#define ENABLE_DSP_O1_REG_AAREG_S
#define ENABLE_DSP_O1_REG_SYSCTRL_NS
#define ENABLE_DSP_O1_REG_AAREG_NS
#define ENABLE_DSP_O1_REG_WDT
#define ENABLE_DSP_O1_REG_TIMER0
//#define ENABLE_DSP_O1_REG_TIMER1
//#define ENABLE_DSP_O1_REG_TIMER2
//#define ENABLE_DSP_O1_REG_C2AGENT0
#define ENABLE_DSP_O1_REG_CPU_SS
#define ENABLE_DSP_O1_REG_GIC
#define ENABLE_DSP_O1_REG_VPD0_CTRL
#define ENABLE_DSP_O1_REG_VPD1_CTRL
#define ENABLE_DSP_O1_REG_SDMA_CM
#define ENABLE_DSP_O1_REG_STRM_CM
#define ENABLE_DSP_O1_REG_SDMA_ND

enum dsp_o1_reg_id {
#ifdef ENABLE_DSP_O1_REG_SYSCTRL_S
	DSP_O1_SYSC_S_VERSION,
	DSP_O1_SYSC_S_IAC_CTRL,
	DSP_O1_SYSC_S_IAC_INTR,
	DSP_O1_SYSC_S_IAC_STACK_ADDR,
	DSP_O1_SYSC_S_IAC_STATUS,
	DSP_O1_SYSC_S_IAC_INTR_CNT,
	DSP_O1_SYSC_S_NSECURE_FLAG_PBOX,
	DSP_O1_SYSC_S_NSECURE_FLAG_STRM,
	DSP_O1_SYSC_S_NSECURE_FLAG_SDMA_VC,
	DSP_O1_SYSC_S_NSECURE_FLAG_GRAPH,
	DSP_O1_SYSC_S_NSECURE_FLAG_NODE$,
	DSP_O1_SYSC_S_NSECURE_FLAG_SSM,
	DSP_O1_SYSC_S_NSECURE_FLAG_INTERNAL_BUS,
	DSP_O1_SYSC_S_DBG_REG_S,
	DSP_O1_SYSC_S_INTR_SWI_STATUS_TO_CC,
	DSP_O1_SYSC_S_INTR_SWI_MSTATUS_TO_CC,
	DSP_O1_SYSC_S_INTR_SWI_ENABLE_TO_CC,
	DSP_O1_SYSC_S_INTR_SWI_SET_TO_CC,
	DSP_O1_SYSC_S_INTR_SWI_CLR_TO_CC,
	DSP_O1_SYSC_S_INTR_SWI_STATUS_TO_HOST,
	DSP_O1_SYSC_S_INTR_SWI_MSTATUS_TO_HOST,
	DSP_O1_SYSC_S_INTR_SWI_ENABLE_TO_HOST,
	DSP_O1_SYSC_S_INTR_SWI_SET_TO_HOST,
	DSP_O1_SYSC_S_INTR_SWI_CLR_TO_HOST,
	DSP_O1_SYSC_S_INTR_SWI_STATUS_TO_IAC,
	DSP_O1_SYSC_S_INTR_SWI_MSTATUS_TO_IAC,
	DSP_O1_SYSC_S_INTR_SWI_ENABLE_TO_IAC,
	DSP_O1_SYSC_S_INTR_SWI_SET_TO_IAC,
	DSP_O1_SYSC_S_INTR_SWI_CLR_TO_IAC,
	DSP_O1_SYSC_S_INTR_SWI_STATUS_TO_NPUC,
	DSP_O1_SYSC_S_INTR_SWI_MSTATUS_TO_NPUC,
	DSP_O1_SYSC_S_INTR_SWI_ENABLE_TO_NPUC,
	DSP_O1_SYSC_S_INTR_SWI_SET_TO_NPUC,
	DSP_O1_SYSC_S_INTR_SWI_CLR_TO_NPUC,
	DSP_O1_SYSC_S_INTR_MBOX_ENABLE_FR_CC,
	DSP_O1_SYSC_S_INTR_MBOX_ENABLE_TO_CC,
	DSP_O1_SYSC_S_INTR_MBOX_STATUS_FR_CC,
	DSP_O1_SYSC_S_INTR_MBOX_STATUS_TO_CC,
	DSP_O1_SYSC_S_INTR_MBOX_MSTATUS_FR_CC,
	DSP_O1_SYSC_S_INTR_MBOX_MSTATUS_TO_CC,
	DSP_O1_SYSC_S_MBOX_FR_CC_TO_HOST_INTR,
	DSP_O1_SYSC_S_MBOX_FR_CC_TO_HOST$,
	DSP_O1_SYSC_S_MBOX_FR_CC_TO_ABOX_INTR,
	DSP_O1_SYSC_S_MBOX_FR_HOST_TO_CC_INTR,
	DSP_O1_SYSC_S_MBOX_FR_HOST_TO_CC$,
	DSP_O1_SYSC_S_MBOX_FR_IAC_TO_CC_INTR,
	DSP_O1_SYSC_S_MBOX_FR_IAC_TO_CC$,
	DSP_O1_SYSC_S_MBOX_FR_ABOX_TO_CC_INTR,
	DSP_O1_SYSC_S_MBOX_FR_IVP0_0_TO_CC_INTR,
	DSP_O1_SYSC_S_MBOX_FR_IVP0_0_TO_CC$,
	DSP_O1_SYSC_S_MBOX_FR_IVP0_1_TO_CC_INTR,
	DSP_O1_SYSC_S_MBOX_FR_IVP0_1_TO_CC$,
	DSP_O1_SYSC_S_MBOX_FR_IVP1_0_TO_CC_INTR,
	DSP_O1_SYSC_S_MBOX_FR_IVP1_0_TO_CC$,
	DSP_O1_SYSC_S_MBOX_FR_IVP1_1_TO_CC_INTR,
	DSP_O1_SYSC_S_MBOX_FR_IVP1_1_TO_CC$,
	DSP_O1_SYSC_S_MBOX_FR_IVP2_0_TO_CC_INTR,
	DSP_O1_SYSC_S_MBOX_FR_IVP2_0_TO_CC$,
	DSP_O1_SYSC_S_MBOX_FR_IVP2_1_TO_CC_INTR,
	DSP_O1_SYSC_S_MBOX_FR_IVP2_1_TO_CC$,
	DSP_O1_SYSC_S_MBOX_FR_IVP3_0_TO_CC_INTR,
	DSP_O1_SYSC_S_MBOX_FR_IVP3_0_TO_CC$,
	DSP_O1_SYSC_S_MBOX_FR_IVP3_1_TO_CC_INTR,
	DSP_O1_SYSC_S_MBOX_FR_IVP3_1_TO_CC$,
#endif // ENABLE_DSP_O1_REG_SYSCTRL_S,
#ifdef ENABLE_DSP_O1_REG_AAREG_S
	DSP_O1_AAREG_S_SECURE_SEMAPHORE_REG$,
#endif // ENABLE_DSP_O1_REG_AAREG_S
#ifdef ENABLE_DSP_O1_REG_SYSCTRL_NS
	DSP_O1_SYSC_NS_VERSION,
	DSP_O1_SYSC_NS_SRESET,
	DSP_O1_SYSC_NS_CLOCK_GATE_EN,
	DSP_O1_SYSC_NS_CLOCK_CONFIG,
	DSP_O1_SYSC_NS_CACHE_AxUSER_AxQOS,
	DSP_O1_SYSC_NS_HOST_BUS_RESP_ENABLE,
	DSP_O1_SYSC_NS_WDT_CNT_EN,
	DSP_O1_SYSC_NS_IAC_CTRL,
	DSP_O1_SYSC_NS_IAC_INTR,
	DSP_O1_SYSC_NS_IAC_STACK_ADDR,
	DSP_O1_SYSC_NS_IAC_STATUS,
	DSP_O1_SYSC_NS_IAC_INTR_CNT,
	DSP_O1_SYSC_NS_IAC_SLVERRORADDR_PM,
	DSP_O1_SYSC_NS_IAC_SLVERRORADDR_DM,
	DSP_O1_SYSC_NS_IAC_PC,
	DSP_O1_SYSC_NS_IAC_EPC0,
	DSP_O1_SYSC_NS_IAC_EPC1,
	DSP_O1_SYSC_NS_IAC_EPC2,
	DSP_O1_SYSC_NS_IAC_EPC3,
	DSP_O1_SYSC_NS_DBG_ENABLE,
	DSP_O1_SYSC_NS_DBG_REG0,
	DSP_O1_SYSC_NS_DBG_REG1,
	DSP_O1_SYSC_NS_DBG_REG2,
	DSP_O1_SYSC_NS_DBG_REG3,
	DSP_O1_SYSC_NS_DBG_DATA$,
	DSP_O1_SYSC_NS_STATUS_INT_BUS_SECURE_ERROR_RD,
	DSP_O1_SYSC_NS_STATUS_INT_BUS_SECURE_ERROR_WR,
	DSP_O1_SYSC_NS_STATUS_INT_BUS_ERROR_RD,
	DSP_O1_SYSC_NS_STATUS_INT_BUS_ERROR_WR,
	DSP_O1_SYSC_NS_STATUS_IP_CLKREQ_0,
	DSP_O1_SYSC_NS_STATUS_IP_CLKREQ_1,
	DSP_O1_SYSC_NS_STATUS_CLK_GROUP,
	DSP_O1_SYSC_NS_STATUS_MOCK$,
	DSP_O1_SYSC_NS_INTR_DBG_STATUS_FR_PBOX,
	DSP_O1_SYSC_NS_INTR_DBG_MSTATUS_FR_PBOX,
	DSP_O1_SYSC_NS_INTR_DBG_ENABLE_FR_PBOX,
	DSP_O1_SYSC_NS_INTR_DBG_CLR_FR_PBOX,
	DSP_O1_SYSC_NS_INTR_SWI_STATUS_TO_CC,
	DSP_O1_SYSC_NS_INTR_SWI_MSTATUS_TO_CC,
	DSP_O1_SYSC_NS_INTR_SWI_ENABLE_TO_CC,
	DSP_O1_SYSC_NS_INTR_SWI_SET_TO_CC,
	DSP_O1_SYSC_NS_INTR_SWI_CLR_TO_CC,
	DSP_O1_SYSC_NS_INTR_SWI_STATUS_TO_HOST,
	DSP_O1_SYSC_NS_INTR_SWI_MSTATUS_TO_HOST,
	DSP_O1_SYSC_NS_INTR_SWI_ENABLE_TO_HOST,
	DSP_O1_SYSC_NS_INTR_SWI_SET_TO_HOST,
	DSP_O1_SYSC_NS_INTR_SWI_CLR_TO_HOST,
	DSP_O1_SYSC_NS_INTR_SWI_STATUS_TO_IAC,
	DSP_O1_SYSC_NS_INTR_SWI_MSTATUS_TO_IAC,
	DSP_O1_SYSC_NS_INTR_SWI_ENABLE_TO_IAC,
	DSP_O1_SYSC_NS_INTR_SWI_SET_TO_IAC,
	DSP_O1_SYSC_NS_INTR_SWI_CLR_TO_IAC,
	DSP_O1_SYSC_NS_INTR_SWI_STATUS_TO_NPUC,
	DSP_O1_SYSC_NS_INTR_SWI_MSTATUS_TO_NPUC,
	DSP_O1_SYSC_NS_INTR_SWI_ENABLE_TO_NPUC,
	DSP_O1_SYSC_NS_INTR_SWI_SET_TO_NPUC,
	DSP_O1_SYSC_NS_INTR_SWI_CLR_TO_NPUC,
	DSP_O1_SYSC_NS_INTR_DBG_STATUS_TO_SRESETN,
	DSP_O1_SYSC_NS_INTR_DBG_MSTATUS_TO_SRESETN,
	DSP_O1_SYSC_NS_INTR_DBG_ENABLE_TO_SRESETN,
	DSP_O1_SYSC_NS_INTR_DBG_CLR_TO_SRESETN,
	DSP_O1_SYSC_NS_INTR_MBOX_ENABLE_FR_CC,
	DSP_O1_SYSC_NS_INTR_MBOX_ENABLE_TO_CC,
	DSP_O1_SYSC_NS_INTR_MBOX_STATUS_FR_CC,
	DSP_O1_SYSC_NS_INTR_MBOX_STATUS_TO_CC,
	DSP_O1_SYSC_NS_INTR_MBOX_MSTATUS_FR_CC,
	DSP_O1_SYSC_NS_INTR_MBOX_MSTATUS_TO_CC,
	DSP_O1_SYSC_NS_MBOX_FR_CC_TO_HOST_INTR,
	DSP_O1_SYSC_NS_MBOX_FR_CC_TO_HOST$,
	DSP_O1_SYSC_NS_MBOX_FR_CC_TO_ABOX_INTR,
	DSP_O1_SYSC_NS_MBOX_FR_HOST_TO_CC_INTR,
	DSP_O1_SYSC_NS_MBOX_FR_HOST_TO_CC$,
	DSP_O1_SYSC_NS_MBOX_FR_IAC_TO_CC_INTR,
	DSP_O1_SYSC_NS_MBOX_FR_IAC_TO_CC$,
	DSP_O1_SYSC_NS_MBOX_FR_ABOX_TO_CC_INTR,
	DSP_O1_SYSC_NS_MBOX_FR_IVP0_0_TO_CC_INTR,
	DSP_O1_SYSC_NS_MBOX_FR_IVP0_0_TO_CC$,
	DSP_O1_SYSC_NS_MBOX_FR_IVP0_1_TO_CC_INTR,
	DSP_O1_SYSC_NS_MBOX_FR_IVP0_1_TO_CC$,
	DSP_O1_SYSC_NS_MBOX_FR_IVP1_0_TO_CC_INTR,
	DSP_O1_SYSC_NS_MBOX_FR_IVP1_0_TO_CC$,
	DSP_O1_SYSC_NS_MBOX_FR_IVP1_1_TO_CC_INTR,
	DSP_O1_SYSC_NS_MBOX_FR_IVP1_1_TO_CC$,
	DSP_O1_SYSC_NS_MBOX_FR_IVP2_0_TO_CC_INTR,
	DSP_O1_SYSC_NS_MBOX_FR_IVP2_0_TO_CC$,
	DSP_O1_SYSC_NS_MBOX_FR_IVP2_1_TO_CC_INTR,
	DSP_O1_SYSC_NS_MBOX_FR_IVP2_1_TO_CC$,
	DSP_O1_SYSC_NS_MBOX_FR_IVP3_0_TO_CC_INTR,
	DSP_O1_SYSC_NS_MBOX_FR_IVP3_0_TO_CC$,
	DSP_O1_SYSC_NS_MBOX_FR_IVP3_1_TO_CC_INTR,
	DSP_O1_SYSC_NS_MBOX_FR_IVP3_1_TO_CC$,
#endif // ENABLE_DSP_O1_REG_SYSCTRL_NS
#ifdef ENABLE_DSP_O1_REG_AAREG_NS
	DSP_O1_AAREG_NS_SEMAPHORE_REG$,
#endif // ENABLE_DSP_O1_REG_AAREG_NS
#ifdef ENABLE_DSP_O1_REG_WDT
	DSP_O1_WDT_DSPC_WTCON,
	DSP_O1_WDT_DSPC_WTDAT,
	DSP_O1_WDT_DSPC_WTCNT,
	DSP_O1_WDT_DSPC_WTCLRINT,
	DSP_O1_WDT_DSPC_WTMINCNT,
#endif // ENABLE_DSP_O1_REG_WDT
#ifdef ENABLE_DSP_O1_REG_TIMER0
	DSP_O1_TIMER0_PWM_CONFIG0,
	DSP_O1_TIMER0_PWM_CONFIG1,
	DSP_O1_TIMER0_PWM_CONTROL,
	DSP_O1_TIMER0_PWM_CNTB0,
	DSP_O1_TIMER0_PWM_CMPB0,
	DSP_O1_TIMER0_PWM_OBST0,
	DSP_O1_TIMER0_PWM_CNTB1,
	DSP_O1_TIMER0_PWM_CMPB1,
	DSP_O1_TIMER0_PWM_OBST1,
	DSP_O1_TIMER0_PWM_CNTB2,
	DSP_O1_TIMER0_PWM_CMPB2,
	DSP_O1_TIMER0_PWM_OBST2,
	DSP_O1_TIMER0_PWM_CNTB3,
	DSP_O1_TIMER0_PWM_CMPB3,
	DSP_O1_TIMER0_PWM_OBST3,
	DSP_O1_TIMER0_PWM_CNTB4,
	DSP_O1_TIMER0_PWM_OBST4,
	DSP_O1_TIMER0_TINT_CSTAT,
#endif // ENABLE_DSP_O1_REG_TIMER0
#ifdef ENABLE_DSP_O1_REG_TIMER1
#endif // ENABLE_DSP_O1_REG_TIMER1
#ifdef ENABLE_DSP_O1_REG_TIMER2
#endif // ENABLE_DSP_O1_REG_TIMER2
#ifdef ENABLE_DSP_O1_REG_C2AGENT0
#endif // ENABLE_DSP_O1_REG_C2AGENT0
#ifdef ENABLE_DSP_O1_REG_CPU_SS
	DSP_O1_CPU_SS_DSPC_CPU_REMAPS0_NS,
	DSP_O1_CPU_SS_DSPC_CPU_REMAPS1,
	DSP_O1_CPU_SS_DSPC_CPU_REMAPD0_NS,
	DSP_O1_CPU_SS_DSPC_CPU_REMAPD1,
	DSP_O1_CPU_SS_DSPC_CPU_RESET_RELEASE,
	DSP_O1_CPU_SS_DSPC_CPU_ABORTEN,
	DSP_O1_CPU_SS_DSPC_CPU_AWCACHE,
	DSP_O1_CPU_SS_DSPC_CPU_ARCACHE,
	DSP_O1_CPU_SS_DSPC_CPU_CKEN_ON,
	DSP_O1_CPU_SS_DSPC_CPU_EVENT,
	DSP_O1_CPU_SS_DSPC_CPU_RELEASE,
	DSP_O1_CPU_SS_DSPC_CPU_RELEASE_NS,
	DSP_O1_CPU_SS_DSPC_CPU_CFGEND,
	DSP_O1_CPU_SS_DSPC_CPU_CFGTE,
	DSP_O1_CPU_SS_DSPC_CPU_VINITHI,
	DSP_O1_CPU_SS_GIC_WCPU_SEL,
	DSP_O1_CPU_SS_GIC_RCPU_SEL,
	DSP_O1_CPU_SS_DSPC_CPU_EVENT_STATUS,
	DSP_O1_CPU_SS_DSPC_CPU_WFI_STATUS,
	DSP_O1_CPU_SS_DSPC_CPU_WFE_STATUS,
	DSP_O1_CPU_SS_DSPC_CPU_PC,
	DSP_O1_CPU_SS_CPU_L1RSTDISABLE,
#endif // ENABLE_DSP_O1_REG_CPU_SS
#ifdef ENABLE_DSP_O1_REG_GIC
	DSP_O1_GICD_CTLR,
	DSP_O1_GICD_TYPER,
	DSP_O1_GICD_IIDR,
	DSP_O1_GICD_IGROUPR0,
	DSP_O1_GICD_IGROUPR$,
	DSP_O1_GICD_ISENABLER0,
	DSP_O1_GICD_ISENABLER$,
	DSP_O1_GICD_ICENABLER0,
	DSP_O1_GICD_ICENABLER$,
	DSP_O1_GICD_ISPENDR0,
	DSP_O1_GICD_ISPENDR$,
	DSP_O1_GICD_ICPENDR0,
	DSP_O1_GICD_ICPENDR$,
	DSP_O1_GICD_ISACTIVER0,
	DSP_O1_GICD_ISACTIVER$,
	DSP_O1_GICD_ICACTIVER0,
	DSP_O1_GICD_ICACTIVER$,
	DSP_O1_GICD_IPRIORITYR_SGI$,
	DSP_O1_GICD_IPRIORITYR_PPI0,
	DSP_O1_GICD_IPRIORITYR_PPI1,
	DSP_O1_GICD_IPRIORITYR_SPI$,
	DSP_O1_GICD_ITARGETSR_SGI$,
	DSP_O1_GICD_ITARGETSR_PPI0,
	DSP_O1_GICD_ITARGETSR_PPI1,
	DSP_O1_GICD_ITARGETSR_SPI$,
	DSP_O1_GICD_ICFGR_SGI,
	DSP_O1_GICD_ICFGR_PPI,
	DSP_O1_GICD_ICFGR_SPI$,
	DSP_O1_GICD_PPISR,
	DSP_O1_GICD_SPISRn$,
	DSP_O1_GICD_SGIR,
	DSP_O1_GICD_CPENDSGIR$,
	DSP_O1_GICC_CTLR,
	DSP_O1_GICC_PMR,
	DSP_O1_GICC_BPR,
	DSP_O1_GICC_IAR,
	DSP_O1_GICC_EOIR,
	DSP_O1_GICC_RPR,
	DSP_O1_GICC_HPPIR,
	DSP_O1_GICC_ABPR,
	DSP_O1_GICC_AIAR,
	DSP_O1_GICC_AEOIR,
	DSP_O1_GICC_AHPPIR,
	DSP_O1_GICC_APR0,
	DSP_O1_GICC_NSAPR0,
	DSP_O1_GICC_IIDR,
	DSP_O1_GICC_DIR,
#endif // ENABLE_DSP_O1_REG_GIC
#ifdef ENABLE_DSP_O1_REG_VPD0_CTRL
	DSP_O1_VPD0_MCGEN,
	DSP_O1_VPD0_IVP_SWRESET,
	DSP_O1_VPD0_PERF_MON_ENABLE,
	DSP_O1_VPD0_PERF_MON_CLEAR,
	DSP_O1_VPD0_DBG_MON_ENABLE,
	DSP_O1_VPD0_DBG_INTR_STATUS,
	DSP_O1_VPD0_DBG_INTR_ENABLE,
	DSP_O1_VPD0_DBG_INTR_CLEAR,
	DSP_O1_VPD0_DBG_INTR_MSTATUS,
	DSP_O1_VPD0_IVP_SFR2AXI_SGMO,
	DSP_O1_VPD0_CLOCK_CONFIG,
	DSP_O1_VPD0_VM_STACK_START$,
	DSP_O1_VPD0_VM_STACK_END$,
	DSP_O1_VPD0_VM_MODE,
	DSP_O1_VPD0_PERF_IVP0_TH0_PC,
	DSP_O1_VPD0_PERF_IVP0_TH0_VALID_CNTL,
	DSP_O1_VPD0_PERF_IVP0_TH0_VALID_CNTH,
	DSP_O1_VPD0_PERF_IVP0_TH0_STALL_CNT,
	DSP_O1_VPD0_PERF_IVP0_TH1_PC,
	DSP_O1_VPD0_PERF_IVP0_TH1_VALID_CNTL,
	DSP_O1_VPD0_PERF_IVP0_TH1_VALID_CNTH,
	DSP_O1_VPD0_PERF_IVP0_TH1_STALL_CNT,
	DSP_O1_VPD0_PERF_IVP0_IC_REQL,
	DSP_O1_VPD0_PERF_IVP0_IC_REQH,
	DSP_O1_VPD0_PERF_IVP0_IC_MISS,
	DSP_O1_VPD0_PERF_IVP0_INST_CNTL$,
	DSP_O1_VPD0_PERF_IVP0_INST_CNTH$,
	DSP_O1_VPD0_PERF_IVP1_TH0_PC,
	DSP_O1_VPD0_PERF_IVP1_TH0_VALID_CNTL,
	DSP_O1_VPD0_PERF_IVP1_TH0_VALID_CNTH,
	DSP_O1_VPD0_PERF_IVP1_TH0_STALL_CNT,
	DSP_O1_VPD0_PERF_IVP1_TH1_PC,
	DSP_O1_VPD0_PERF_IVP1_TH1_VALID_CNTL,
	DSP_O1_VPD0_PERF_IVP1_TH1_VALID_CNTH,
	DSP_O1_VPD0_PERF_IVP1_TH1_STALL_CNT,
	DSP_O1_VPD0_PERF_IVP1_IC_REQL,
	DSP_O1_VPD0_PERF_IVP1_IC_REQH,
	DSP_O1_VPD0_PERF_IVP1_IC_MISS,
	DSP_O1_VPD0_PERF_IVP1_INST_CNTL$,
	DSP_O1_VPD0_PERF_IVP1_INST_CNTH$,
	DSP_O1_VPD0_DBG_IVP0_ADDR_PM,
	DSP_O1_VPD0_DBG_IVP0_ADDR_DM,
	DSP_O1_VPD0_DBG_IVP0_ERROR_INFO,
	DSP_O1_VPD0_DBG_IVP0_TH0_ERROR_PC$,
	DSP_O1_VPD0_DBG_IVP0_TH1_ERROR_PC$,
	DSP_O1_VPD0_DBG_IVP1_ADDR_PM,
	DSP_O1_VPD0_DBG_IVP1_ADDR_DM,
	DSP_O1_VPD0_DBG_IVP1_ERROR_INFO,
	DSP_O1_VPD0_DBG_IVP1_TH0_ERROR_PC$,
	DSP_O1_VPD0_DBG_IVP1_TH1_ERROR_PC$,
	DSP_O1_VPD0_DBG_MPU_SMONITOR$,
	DSP_O1_VPD0_DBG_MPU_EMONITOR$,
	DSP_O1_VPD0_AXI_ERROR_RD,
	DSP_O1_VPD0_AXI_ERROR_WR,
	DSP_O1_VPD0_RD_MOCNT$,
	DSP_O1_VPD0_WR_MOCNT$,
	DSP_O1_VPD0_IVP0_WAKEUP,
	DSP_O1_VPD0_IVP0_INTR_STATUS_TH$,
	DSP_O1_VPD0_IVP0_INTR_ENABLE_TH$,
	DSP_O1_VPD0_IVP0_SWI_SET_TH$,
	DSP_O1_VPD0_IVP0_SWI_CLEAR_TH$,
	DSP_O1_VPD0_IVP0_MASKED_STATUS_TH$,
	DSP_O1_VPD0_IVP0_IC_BASE_ADDR,
	DSP_O1_VPD0_IVP0_IC_CODE_SIZE,
	DSP_O1_VPD0_IVP0_IC_INVALID_REQ,
	DSP_O1_VPD0_IVP0_IC_INVALID_STATUS,
	DSP_O1_VPD0_IVP0_DM_STACK_START$,
	DSP_O1_VPD0_IVP0_DM_STACK_END$,
	DSP_O1_VPD0_IVP0_STATUS,
	DSP_O1_VPD0_IVP1_WAKEUP,
	DSP_O1_VPD0_IVP1_INTR_STATUS_TH$,
	DSP_O1_VPD0_IVP1_INTR_ENABLE_TH$,
	DSP_O1_VPD0_IVP1_SWI_SET_TH$,
	DSP_O1_VPD0_IVP1_SWI_CLEAR_TH$,
	DSP_O1_VPD0_IVP1_MASKED_STATUS_TH$,
	DSP_O1_VPD0_IVP1_IC_BASE_ADDR,
	DSP_O1_VPD0_IVP1_IC_CODE_SIZE,
	DSP_O1_VPD0_IVP1_IC_INVALID_REQ,
	DSP_O1_VPD0_IVP1_IC_INVALID_STATUS,
	DSP_O1_VPD0_IVP1_DM_STACK_START$,
	DSP_O1_VPD0_IVP1_DM_STACK_END$,
	DSP_O1_VPD0_IVP1_STATUS,
	DSP_O1_VPD0_IVP0_MAILBOX_INTR_TH0,
	DSP_O1_VPD0_IVP0_MAILBOX_TH0_$,
	DSP_O1_VPD0_IVP0_MAILBOX_INTR_TH1,
	DSP_O1_VPD0_IVP0_MAILBOX_TH1_$,
	DSP_O1_VPD0_IVP1_MAILBOX_INTR_TH0,
	DSP_O1_VPD0_IVP1_MAILBOX_TH0_$,
	DSP_O1_VPD0_IVP1_MAILBOX_INTR_TH1,
	DSP_O1_VPD0_IVP1_MAILBOX_TH1_$,
	DSP_O1_VPD0_IVP0_MSG_TH0_$,
	DSP_O1_VPD0_IVP0_MSG_TH1_$,
	DSP_O1_VPD0_IVP1_MSG_TH0_$,
	DSP_O1_VPD0_IVP1_MSG_TH1_$,
#endif // ENABLE_DSP_O1_REG_VPD0_CTRL
#ifdef ENABLE_DSP_O1_REG_VPD1_CTRL
	DSP_O1_VPD1_MCGEN,
	DSP_O1_VPD1_IVP_SWRESET,
	DSP_O1_VPD1_PERF_MON_ENABLE,
	DSP_O1_VPD1_PERF_MON_CLEAR,
	DSP_O1_VPD1_DBG_MON_ENABLE,
	DSP_O1_VPD1_DBG_INTR_STATUS,
	DSP_O1_VPD1_DBG_INTR_ENABLE,
	DSP_O1_VPD1_DBG_INTR_CLEAR,
	DSP_O1_VPD1_DBG_INTR_MSTATUS,
	DSP_O1_VPD1_IVP_SFR2AXI_SGMO,
	DSP_O1_VPD1_CLOCK_CONFIG,
	DSP_O1_VPD1_VM_STACK_START$,
	DSP_O1_VPD1_VM_STACK_END$,
	DSP_O1_VPD1_VM_MODE,
	DSP_O1_VPD1_PERF_IVP0_TH0_PC,
	DSP_O1_VPD1_PERF_IVP0_TH0_VALID_CNTL,
	DSP_O1_VPD1_PERF_IVP0_TH0_VALID_CNTH,
	DSP_O1_VPD1_PERF_IVP0_TH0_STALL_CNT,
	DSP_O1_VPD1_PERF_IVP0_TH1_PC,
	DSP_O1_VPD1_PERF_IVP0_TH1_VALID_CNTL,
	DSP_O1_VPD1_PERF_IVP0_TH1_VALID_CNTH,
	DSP_O1_VPD1_PERF_IVP0_TH1_STALL_CNT,
	DSP_O1_VPD1_PERF_IVP0_IC_REQL,
	DSP_O1_VPD1_PERF_IVP0_IC_REQH,
	DSP_O1_VPD1_PERF_IVP0_IC_MISS,
	DSP_O1_VPD1_PERF_IVP0_INST_CNTL$,
	DSP_O1_VPD1_PERF_IVP0_INST_CNTH$,
	DSP_O1_VPD1_PERF_IVP1_TH0_PC,
	DSP_O1_VPD1_PERF_IVP1_TH0_VALID_CNTL,
	DSP_O1_VPD1_PERF_IVP1_TH0_VALID_CNTH,
	DSP_O1_VPD1_PERF_IVP1_TH0_STALL_CNT,
	DSP_O1_VPD1_PERF_IVP1_TH1_PC,
	DSP_O1_VPD1_PERF_IVP1_TH1_VALID_CNTL,
	DSP_O1_VPD1_PERF_IVP1_TH1_VALID_CNTH,
	DSP_O1_VPD1_PERF_IVP1_TH1_STALL_CNT,
	DSP_O1_VPD1_PERF_IVP1_IC_REQL,
	DSP_O1_VPD1_PERF_IVP1_IC_REQH,
	DSP_O1_VPD1_PERF_IVP1_IC_MISS,
	DSP_O1_VPD1_PERF_IVP1_INST_CNTL$,
	DSP_O1_VPD1_PERF_IVP1_INST_CNTH$,
	DSP_O1_VPD1_DBG_IVP0_ADDR_PM,
	DSP_O1_VPD1_DBG_IVP0_ADDR_DM,
	DSP_O1_VPD1_DBG_IVP0_ERROR_INFO,
	DSP_O1_VPD1_DBG_IVP0_TH0_ERROR_PC$,
	DSP_O1_VPD1_DBG_IVP0_TH1_ERROR_PC$,
	DSP_O1_VPD1_DBG_IVP1_ADDR_PM,
	DSP_O1_VPD1_DBG_IVP1_ADDR_DM,
	DSP_O1_VPD1_DBG_IVP1_ERROR_INFO,
	DSP_O1_VPD1_DBG_IVP1_TH0_ERROR_PC$,
	DSP_O1_VPD1_DBG_IVP1_TH1_ERROR_PC$,
	DSP_O1_VPD1_DBG_MPU_SMONITOR$,
	DSP_O1_VPD1_DBG_MPU_EMONITOR$,
	DSP_O1_VPD1_AXI_ERROR_RD,
	DSP_O1_VPD1_AXI_ERROR_WR,
	DSP_O1_VPD1_RD_MOCNT$,
	DSP_O1_VPD1_WR_MOCNT$,
	DSP_O1_VPD1_IVP0_WAKEUP,
	DSP_O1_VPD1_IVP0_INTR_STATUS_TH$,
	DSP_O1_VPD1_IVP0_INTR_ENABLE_TH$,
	DSP_O1_VPD1_IVP0_SWI_SET_TH$,
	DSP_O1_VPD1_IVP0_SWI_CLEAR_TH$,
	DSP_O1_VPD1_IVP0_MASKED_STATUS_TH$,
	DSP_O1_VPD1_IVP0_IC_BASE_ADDR,
	DSP_O1_VPD1_IVP0_IC_CODE_SIZE,
	DSP_O1_VPD1_IVP0_IC_INVALID_REQ,
	DSP_O1_VPD1_IVP0_IC_INVALID_STATUS,
	DSP_O1_VPD1_IVP0_DM_STACK_START$,
	DSP_O1_VPD1_IVP0_DM_STACK_END$,
	DSP_O1_VPD1_IVP0_STATUS,
	DSP_O1_VPD1_IVP1_WAKEUP,
	DSP_O1_VPD1_IVP1_INTR_STATUS_TH$,
	DSP_O1_VPD1_IVP1_INTR_ENABLE_TH$,
	DSP_O1_VPD1_IVP1_SWI_SET_TH$,
	DSP_O1_VPD1_IVP1_SWI_CLEAR_TH$,
	DSP_O1_VPD1_IVP1_MASKED_STATUS_TH$,
	DSP_O1_VPD1_IVP1_IC_BASE_ADDR,
	DSP_O1_VPD1_IVP1_IC_CODE_SIZE,
	DSP_O1_VPD1_IVP1_IC_INVALID_REQ,
	DSP_O1_VPD1_IVP1_IC_INVALID_STATUS,
	DSP_O1_VPD1_IVP1_DM_STACK_START$,
	DSP_O1_VPD1_IVP1_DM_STACK_END$,
	DSP_O1_VPD1_IVP1_STATUS,
	DSP_O1_VPD1_IVP0_MAILBOX_INTR_TH0,
	DSP_O1_VPD1_IVP0_MAILBOX_TH0_$,
	DSP_O1_VPD1_IVP0_MAILBOX_INTR_TH1,
	DSP_O1_VPD1_IVP0_MAILBOX_TH1_$,
	DSP_O1_VPD1_IVP1_MAILBOX_INTR_TH0,
	DSP_O1_VPD1_IVP1_MAILBOX_TH0_$,
	DSP_O1_VPD1_IVP1_MAILBOX_INTR_TH1,
	DSP_O1_VPD1_IVP1_MAILBOX_TH1_$,
	DSP_O1_VPD1_IVP0_MSG_TH0_$,
	DSP_O1_VPD1_IVP0_MSG_TH1_$,
	DSP_O1_VPD1_IVP1_MSG_TH0_$,
	DSP_O1_VPD1_IVP1_MSG_TH1_$,
#endif // ENABLE_DSP_O1_REG_VPD1_CTRL
#ifdef ENABLE_DSP_O1_REG_SDMA_CM
	DSP_O1_SDMA_CM_SDMA_VERSION,
	DSP_O1_SDMA_CM_SRESET,
	DSP_O1_SDMA_CM_CLOCK_GATE_EN,
	DSP_O1_SDMA_CM_CLOCK_GATE_SE_SET_0,
	DSP_O1_SDMA_CM_CLOCK_GATE_SE_SET_1,
	DSP_O1_SDMA_CM_MO_CTRL_EXT,
	DSP_O1_SDMA_CM_MO_CTRL_INT,
	DSP_O1_SDMA_CM_MO_CTRL_INT_TDMA,
	DSP_O1_SDMA_CM_ARQOS_LUT,
	DSP_O1_SDMA_CM_AWQOS_LUT,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC0,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC1,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC2,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC3,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC4,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC5,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC6,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC7,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC8,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC9,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC10,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC11,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC12,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC13,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC14,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC15,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC16,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC17,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC18,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC19,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC20,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC21,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC22,
	DSP_O1_SDMA_CM_DESCRIPTOR_QUEUE_CFG_VC23,
	DSP_O1_SDMA_CM_ERR_CODES,
	DSP_O1_SDMA_CM_ERR_MASK,
	DSP_O1_SDMA_CM_INTERRUPT_CM,
	DSP_O1_SDMA_CM_INTERRUPT_MASK_CM,
	DSP_O1_SDMA_CM_INTERRUPT_DONE_NS,
	DSP_O1_SDMA_CM_INTERRUPT_BLK_DONE_NS,
	DSP_O1_SDMA_CM_INTERRUPT_FORCE_NS,
	DSP_O1_SDMA_CM_INTERRUPT_GROUP_NS,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC0,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC1,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC2,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC3,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC4,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC5,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC6,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC7,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC8,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC9,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC10,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC11,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC12,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC13,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC14,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC15,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC16,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC17,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC18,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC19,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC20,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC21,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC22,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_NS_VC23,
	DSP_O1_SDMA_CM_INTERRUPT_DONE_S,
	DSP_O1_SDMA_CM_INTERRUPT_BLK_DONE_S,
	DSP_O1_SDMA_CM_INTERRUPT_FORCE_S,
	DSP_O1_SDMA_CM_INTERRUPT_GROUP_S,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC0,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC1,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC2,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC3,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC4,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC5,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC6,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC7,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC8,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC9,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC10,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC11,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC12,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC13,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC14,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC15,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC16,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC17,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC18,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC19,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC20,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC21,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC22,
	DSP_O1_SDMA_CM_INTERRUPT_QUEUE_S_VC23,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC0,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC0,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC1,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC1,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC2,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC2,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC3,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC3,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC4,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC4,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC5,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC5,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC6,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC6,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC7,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC7,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC8,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC8,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC9,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC9,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC10,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC10,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC11,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC11,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC12,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC12,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC13,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC13,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC14,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC14,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC15,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC15,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC16,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC16,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC17,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC17,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC18,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC18,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC19,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC19,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC20,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC20,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC21,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC21,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC22,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC22,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_VC23,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_VC23,
	DSP_O1_SDMA_CM_FLT_INFO_SET_CFG,
	DSP_O1_SDMA_CM_FLT_INFO_MAX_SET0,
	DSP_O1_SDMA_CM_FLT_INFO_MIN_SET0,
	DSP_O1_SDMA_CM_FLT_INFO_SUM_SET0,
	DSP_O1_SDMA_CM_FLT_INFO_SUM2_SET0,
	DSP_O1_SDMA_CM_FLT_INFO_MAX_SET1,
	DSP_O1_SDMA_CM_FLT_INFO_MIN_SET1,
	DSP_O1_SDMA_CM_FLT_INFO_SUM_SET1,
	DSP_O1_SDMA_CM_FLT_INFO_SUM2_SET1,
	DSP_O1_SDMA_CM_FLT_INFO_MAX_SET2,
	DSP_O1_SDMA_CM_FLT_INFO_MIN_SET2,
	DSP_O1_SDMA_CM_FLT_INFO_SUM_SET2,
	DSP_O1_SDMA_CM_FLT_INFO_SUM2_SET2,
	DSP_O1_SDMA_CM_FLT_INFO_MAX_SET3,
	DSP_O1_SDMA_CM_FLT_INFO_MIN_SET3,
	DSP_O1_SDMA_CM_FLT_INFO_SUM_SET3,
	DSP_O1_SDMA_CM_FLT_INFO_SUM2_SET3,
	DSP_O1_SDMA_CM_STATUS_SE_0,
	DSP_O1_SDMA_CM_STATUS_SE_1,
	DSP_O1_SDMA_CM_STATUS_INT_SOURCE_ERR,
	DSP_O1_SDMA_CM_STATUS_INT_SOURCE_DONE,
	DSP_O1_SDMA_CM_STATUS_INT_SOURCE_BLK_DONE,
	DSP_O1_SDMA_CM_STATUS_INT_SOURCE_GROUP,
	DSP_O1_SDMA_CM_STATUS_VC_INFO_VC0_7,
	DSP_O1_SDMA_CM_STATUS_VC_INFO_VC8_15,
	DSP_O1_SDMA_CM_STATUS_VC_INFO_VC16_23,
	DSP_O1_SDMA_CM_STATUS_TCM0_SDMA_MUTEX,
	DSP_O1_SDMA_CM_STATUS_TCM1_SDMA_MUTEX,
	DSP_O1_SDMA_CM_TCM0_TRANSFER_ON_UPDATE_VC,
	DSP_O1_SDMA_CM_TCM1_TRANSFER_ON_UPDATE_VC,
	DSP_O1_SDMA_CM_NSECURE,
	DSP_O1_SDMA_CM_DEBUG_ADDR,
	DSP_O1_SDMA_CM_DEBUG_REG0,
#endif // ENABLE_DSP_O1_REG_SDMA_CM
#ifdef ENABLE_DSP_O1_REG_STRM_CM
	DSP_O1_STRM_CM_INTR_MASK_BLK_DONE_S$,
	DSP_O1_STRM_CM_INTR_MASK_NODE_DONE_S$,
	DSP_O1_STRM_CM_INTR_DQ_LEVEL_EMPTY_S$,
	DSP_O1_STRM_CM_INTR_DQ_LEVEL_WARN_S$,
	DSP_O1_STRM_CM_INTR_BLK_DONE_S$,
	DSP_O1_STRM_CM_INTR_NODE_DONE_S$,
	DSP_O1_STRM_CM_INTR_MASK_GRAPH_DONE_NS,
	DSP_O1_STRM_CM_INTR_GRAPH_DONE_NS,
	DSP_O1_STRM_CM_INTR_MASK_DQ_LEVEL_EMPTY_NS$,
	DSP_O1_STRM_CM_INTR_MASK_DQ_LEVEL_WARN_NS$,
	DSP_O1_STRM_CM_INTR_MASK_BLK_DONE_NS$,
	DSP_O1_STRM_CM_INTR_MASK_NODE_DONE_NS$,
	DSP_O1_STRM_CM_INTR_DQ_LEVEL_EMPTY_NS$,
	DSP_O1_STRM_CM_INTR_DQ_LEVEL_WARN_NS$,
	DSP_O1_STRM_CM_INTR_BLK_DONE_NS$,
	DSP_O1_STRM_CM_INTR_NODE_DONE_NS$,
	DSP_O1_STRM_CM_GRAPH_STATUS$,
	DSP_O1_STRM_CM_NODE_IN_CFG$,
	DSP_O1_STRM_CM_NODE_CN_POINTER_3_0_$,
	DSP_O1_STRM_CM_NODE_CN_POINTER_7_4_$,
	DSP_O1_STRM_CM_NODE_TRIGGER$,
	DSP_O1_STRM_CM_NODE_STATUS$,
	DSP_O1_STRM_CM_NODE_BLK_DONE_CNT$,
	DSP_O1_STRM_CM_NODE_MTM0_LOCATION$,
	DSP_O1_STRM_CM_NODE_MTM1_LOCATION$,
#endif // ENABLE_DSP_O1_REG_STRM_CM
#ifdef ENABLE_DSP_O1_REG_SDMA_ND
	DSP_O1_SDMA_ND_ENABLE_ND$,
	DSP_O1_SDMA_ND_FLOW_CONTROL_ND$,
	DSP_O1_SDMA_ND_INTERRUPT_MASK_ND$,
	DSP_O1_SDMA_ND_NUM_OF_BLK_ND$,
	DSP_O1_SDMA_ND_FRM_SIZE_XY_ND$,
	DSP_O1_SDMA_ND_BLK_SIZE_XY_ND$,
	DSP_O1_SDMA_ND_BLK_SIZE_Z_ND$,
	DSP_O1_SDMA_ND_BLK_BOUNDER_XY_ND$,
	DSP_O1_SDMA_ND_BLK_BOUNDER_Z_ND$,
	DSP_O1_SDMA_ND_BLK_OVERLAP_XY_ND$,
	DSP_O1_SDMA_ND_BLK_OVERLAP_Z_ND$,
	DSP_O1_SDMA_ND_EXT_MEM_ADDR_P0_ND$,
	DSP_O1_SDMA_ND_EXT_MEM_ADDR_P1_ND$,
	DSP_O1_SDMA_ND_INT_MEM0_ADDR_P0_ND$,
	DSP_O1_SDMA_ND_INT_MEM0_ADDR_P1_ND$,
	DSP_O1_SDMA_ND_INT_MEM0_ADDR_P2_ND$,
	DSP_O1_SDMA_ND_INT_MEM1_ADDR_P0_ND$,
	DSP_O1_SDMA_ND_INT_MEM1_ADDR_P1_ND$,
	DSP_O1_SDMA_ND_INT_MEM1_ADDR_P2_ND$,
	DSP_O1_SDMA_ND_FRM_SIZE_XY_P1_ND$,
	DSP_O1_SDMA_ND_NODE_TYPE_ND$,
	DSP_O1_SDMA_ND_INT_MEM_STRIDE_ND$,
	DSP_O1_SDMA_ND_INT_MEM_2D_STRIDE_Y_ND$,
	DSP_O1_SDMA_ND_INT_MEM_2D_STRIDE_UV_ND$,
	DSP_O1_SDMA_ND_DATA_INFO_ND$,
	DSP_O1_SDMA_ND_DATA_CONVERT_ND$,
	DSP_O1_SDMA_ND_QCONV_SCALE_ND$,
	DSP_O1_SDMA_ND_QCONV_BIAS_ND$,
	DSP_O1_SDMA_ND_ROTATION_MODE_ND$,
	DSP_O1_SDMA_ND_PADDING_SIZE_ND$,
	DSP_O1_SDMA_ND_PADDING_SIZE_UV_ND$,
	DSP_O1_SDMA_ND_PADDING_DATA_INFO_ND$,
#endif // ENABLE_DSP_O1_REG_SDMA_ND
	DSP_O1_REG_END,
};

int dsp_hw_o1_ctrl_init(void);

#endif
