#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Nov 19 11:33:34 2017
# Process ID: 12732
# Log file: D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.runs/synth_1/counter_with_inner_clk.vds
# Journal file: D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source counter_with_inner_clk.tcl -notrace
Command: synth_design -top counter_with_inner_clk -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 260.879 ; gain = 87.102
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port kill is neither a static name nor a globally static expression [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:159]
WARNING: [Synth 8-1565] actual for formal port kill is neither a static name nor a globally static expression [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:160]
WARNING: [Synth 8-1565] actual for formal port kill is neither a static name nor a globally static expression [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:161]
WARNING: [Synth 8-1565] actual for formal port kill is neither a static name nor a globally static expression [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:162]
INFO: [Synth 8-638] synthesizing module 'counter_with_inner_clk' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter_with_inner_clk.vhd:45]
INFO: [Synth 8-3491] module 'counter' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:35' bound to instance 'counter_0' of component 'counter' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter_with_inner_clk.vhd:61]
INFO: [Synth 8-638] synthesizing module 'counter' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:47]
INFO: [Synth 8-3491] module 'enable_logic' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/enable_logic.vhd:34' bound to instance 'ENABLE_0' of component 'enable_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'enable_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/enable_logic.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'enable_logic' (1#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/enable_logic.vhd:41]
INFO: [Synth 8-3491] module 'direction_logic' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/direction_logic.vhd:34' bound to instance 'T0' of component 'direction_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:148]
INFO: [Synth 8-638] synthesizing module 'direction_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/direction_logic.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'direction_logic' (2#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/direction_logic.vhd:41]
INFO: [Synth 8-3491] module 'direction_logic' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/direction_logic.vhd:34' bound to instance 'T1' of component 'direction_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:149]
INFO: [Synth 8-3491] module 'direction_logic' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/direction_logic.vhd:34' bound to instance 'T2' of component 'direction_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:150]
INFO: [Synth 8-3491] module 'direction_logic' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/direction_logic.vhd:34' bound to instance 'T3' of component 'direction_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:151]
INFO: [Synth 8-3491] module 'count_logic' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic.vhd:34' bound to instance 'D0' of component 'count_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:153]
INFO: [Synth 8-638] synthesizing module 'count_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'count_logic' (3#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic.vhd:42]
INFO: [Synth 8-3491] module 'count_logic_1' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_1.vhd:34' bound to instance 'D1' of component 'count_logic_1' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:154]
INFO: [Synth 8-638] synthesizing module 'count_logic_1' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'count_logic_1' (4#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_1.vhd:43]
INFO: [Synth 8-3491] module 'count_logic_2' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_2.vhd:34' bound to instance 'D2' of component 'count_logic_2' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:155]
INFO: [Synth 8-638] synthesizing module 'count_logic_2' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'count_logic_2' (5#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_2.vhd:44]
INFO: [Synth 8-3491] module 'count_logic_3' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_3.vhd:34' bound to instance 'D3' of component 'count_logic_3' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:156]
INFO: [Synth 8-638] synthesizing module 'count_logic_3' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_3.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'count_logic_3' (6#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/count_logic_3.vhd:45]
INFO: [Synth 8-3491] module 'jk_flip_flop' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:13' bound to instance 'L0' of component 'jk_flip_flop' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:159]
INFO: [Synth 8-638] synthesizing module 'jk_flip_flop' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:23]
INFO: [Synth 8-226] default block is never used [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:34]
INFO: [Synth 8-226] default block is never used [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'jk_flip_flop' (7#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:23]
INFO: [Synth 8-3491] module 'jk_flip_flop' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:13' bound to instance 'L1' of component 'jk_flip_flop' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:160]
INFO: [Synth 8-3491] module 'jk_flip_flop' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:13' bound to instance 'L2' of component 'jk_flip_flop' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:161]
INFO: [Synth 8-3491] module 'jk_flip_flop' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/jk_flip_flop.vhd:13' bound to instance 'L3' of component 'jk_flip_flop' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:162]
INFO: [Synth 8-3491] module 'rco_logic' declared at 'D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/rco_logic.vhd:34' bound to instance 'RCO_0' of component 'rco_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:164]
INFO: [Synth 8-638] synthesizing module 'rco_logic' [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/rco_logic.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rco_logic' (8#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/rco_logic.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'counter' (9#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'counter_with_inner_clk' (10#1) [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/sources_1/new/counter_with_inner_clk.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 294.137 ; gain = 120.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 294.137 ; gain = 120.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/constrs_1/new/counter.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/constrs_1/new/counter.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/constrs_1/new/counter.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/BSUIR/github/ADCaS/Binary_Counter/Binary_Counter.srcs/constrs_1/new/counter.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 630.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inner_clk" won't be mapped to RAM because address size (26) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_with_inner_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module count_logic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module count_logic_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module count_logic_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module count_logic_3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module jk_flip_flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inner_clk" won't be mapped to RAM because address size (26) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 630.441 ; gain = 456.664

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 630.441 ; gain = 456.664

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    30|
|4     |LUT2   |     1|
|5     |LUT3   |     3|
|6     |LUT5   |     3|
|7     |LUT6   |    13|
|8     |FDRE   |    35|
|9     |IBUF   |     9|
|10    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   107|
|2     |  counter_0 |counter        |    25|
|3     |    L0      |jk_flip_flop   |     7|
|4     |    L1      |jk_flip_flop_0 |     6|
|5     |    L2      |jk_flip_flop_1 |     7|
|6     |    L3      |jk_flip_flop_2 |     5|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 630.441 ; gain = 456.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 630.441 ; gain = 87.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 630.441 ; gain = 456.664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 630.441 ; gain = 424.668
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 630.441 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 19 11:34:08 2017...
