.. 
   Input file: doc/UDMA_CTRL_reference.md

Register map
^^^^^^^^^^^^


Overview
""""""""


Refer to :ref:`GAP9 address map<REF_MEMORY_MAP_DETAIL>` for the base address to be used.

.. table:: 
    :align: center
    :widths: 40 12 12 90

    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |                       Name                       |Offset|Width|                                                                                                                   Description                                                                                                                    |
    +==================================================+======+=====+==================================================================================================================================================================================================================================================+
    |:ref:`CFG_CG<udma_ctrl__CFG_CG>`                  |0x0   |   32|uDMA peripherals clock gate configuration. This controls the individual clock-gating of each uDMA peripheral. There is one bit per peripheral, and the clock-gating is active low, i.e the peripheral is inactive when its corresponding bit is 0.|
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_CG_SET<udma_ctrl__CFG_CG_SET>`          |0x4   |   32|Each bit set to 1 sets the corresponding bit in the CFG_CG register                                                                                                                                                                               |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_CG_CLR<udma_ctrl__CFG_CG_CLR>`          |0x8   |   32|Each bit set to 1 clears the corresponding bit in the CFG_CG register                                                                                                                                                                             |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_RSTN<udma_ctrl__CFG_RSTN>`              |0xC   |   32|uDMA peripherals reset configuration (active low). At chip reset all periphs are under reset.                                                                                                                                                     |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_RSTN_SET<udma_ctrl__CFG_RSTN_SET>`      |0x10  |   32|Each bit set to 1 sets the corresponding bit in the CFG_RSTN register                                                                                                                                                                             |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_RSTN_CLR<udma_ctrl__CFG_RSTN_CLR>`      |0x14  |   32|Each bit set to 1 sets the corresponding bit in the CFG_RSTN register                                                                                                                                                                             |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CFG_EVENT<udma_ctrl__CFG_EVENT>`            |0x18  |   32|uDMA peripherals external event configuration                                                                                                                                                                                                     |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FIFO_CFG<udma_ctrl__FIFO_CFG>`              |0x1C  |   32|Set FIFO ID for push and pop                                                                                                                                                                                                                      |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FIFO_PUSHPOP_8<udma_ctrl__FIFO_PUSHPOP_8>`  |0x20  |   32|Push (write) and pop (read) 8-bit word to/from the FIFO                                                                                                                                                                                           |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FIFO_PUSHPOP_16<udma_ctrl__FIFO_PUSHPOP_16>`|0x24  |   32|Push (write) and pop (read) 16-bit word to/from the FIFO                                                                                                                                                                                          |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FIFO_PUSHPOP_24<udma_ctrl__FIFO_PUSHPOP_24>`|0x28  |   32|Push (write) and pop (read) 24-bit word to/from the FIFO                                                                                                                                                                                          |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`FIFO_PUSHPOP_32<udma_ctrl__FIFO_PUSHPOP_32>`|0x2C  |   32|Push (write) and pop (read) 32-bit word to/from the FIFO                                                                                                                                                                                          |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`DATAMOVE_CFG<udma_ctrl__DATAMOVE_CFG>`      |0x30  |   32|Configure data movement                                                                                                                                                                                                                           |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`DATAMOVE0_SIZE<udma_ctrl__DATAMOVE0_SIZE>`  |0x34  |   32|Control of mover channel 0                                                                                                                                                                                                                        |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`DATAMOVE1_SIZE<udma_ctrl__DATAMOVE1_SIZE>`  |0x38  |   32|Control of mover channel 1                                                                                                                                                                                                                        |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`STREAM_CFG<udma_ctrl__STREAM_CFG>`          |0x3C  |   32|Configure blocking behavior of streams                                                                                                                                                                                                            |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE0<udma_ctrl__TIMEOUT_PRE0>`      |0x40  |   32|Configuration of the frequency prescaler for timeout ch0                                                                                                                                                                                          |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH0<udma_ctrl__TIMEOUT_CH0>`        |0x44  |   32|Configuration for timeout ch0                                                                                                                                                                                                                     |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE1<udma_ctrl__TIMEOUT_PRE1>`      |0x48  |   32|Configuration of the frequency prescaler for timeout ch1                                                                                                                                                                                          |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH1<udma_ctrl__TIMEOUT_CH1>`        |0x4C  |   32|Configuration for timeout ch1                                                                                                                                                                                                                     |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE2<udma_ctrl__TIMEOUT_PRE2>`      |0x50  |   32|Configuration of the frequency prescaler for timeout ch2                                                                                                                                                                                          |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH2<udma_ctrl__TIMEOUT_CH2>`        |0x54  |   32|Configuration for timeout ch2                                                                                                                                                                                                                     |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE3<udma_ctrl__TIMEOUT_PRE3>`      |0x58  |   32|Configuration of the frequency prescaler for timeout ch3                                                                                                                                                                                          |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH3<udma_ctrl__TIMEOUT_CH3>`        |0x5C  |   32|Configuration for timeout ch3                                                                                                                                                                                                                     |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE4<udma_ctrl__TIMEOUT_PRE4>`      |0x60  |   32|Configuration of the frequency prescaler for timeout ch4                                                                                                                                                                                          |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH4<udma_ctrl__TIMEOUT_CH4>`        |0x64  |   32|Configuration for timeout ch4                                                                                                                                                                                                                     |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE5<udma_ctrl__TIMEOUT_PRE5>`      |0x68  |   32|Configuration of the frequency prescaler for timeout ch5                                                                                                                                                                                          |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH5<udma_ctrl__TIMEOUT_CH5>`        |0x6C  |   32|Configuration for timeout ch5                                                                                                                                                                                                                     |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE6<udma_ctrl__TIMEOUT_PRE6>`      |0x70  |   32|Configuration of the frequency prescaler for timeout ch6                                                                                                                                                                                          |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH6<udma_ctrl__TIMEOUT_CH6>`        |0x74  |   32|Configuration for timeout ch6                                                                                                                                                                                                                     |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_PRE7<udma_ctrl__TIMEOUT_PRE7>`      |0x78  |   32|Configuration of the frequency prescaler for timeout ch7                                                                                                                                                                                          |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIMEOUT_CH7<udma_ctrl__TIMEOUT_CH7>`        |0x7C  |   32|Configuration for timeout ch7                                                                                                                                                                                                                     |
    +--------------------------------------------------+------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl__CFG_CG:

CFG_CG
""""""

uDMA peripherals clock gate configuration. This controls the individual clock-gating of each uDMA peripheral. There is one bit per peripheral, and the clock-gating is active low, i.e the peripheral is inactive when its corresponding bit is 0.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |Bit #|R/W|      Name       |Reset|                                        Description                                         |
    +=====+===+=================+=====+============================================================================================+
    |    0|R/W|CK_GATE_SPI0     |0x0  |Control internal clock of SPI0: 0: clock gated, 1: clock enabled                            |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |    1|R/W|CK_GATE_SPI1     |0x0  |Control internal clock of SPI1: 0: clock gated, 1: clock enabled                            |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |    2|R/W|CK_GATE_SPI2     |0x0  |Control internal clock of SPI2: 0: clock gated, 1: clock enabled                            |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |    3|R/W|CK_GATE_SPI3     |0x0  |Control internal clock of SPI3: 0: clock gated, 1: clock enabled                            |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |    4|R/W|CK_GATE_UART0    |0x0  |Control internal clock of UART0: 0: clock gated, 1: clock enabled                           |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |    5|R/W|CK_GATE_UART1    |0x0  |Control internal clock of UART1: 0: clock gated, 1: clock enabled                           |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |    6|R/W|CK_GATE_UART2    |0x0  |Control internal clock of UART2: 0: clock gated, 1: clock enabled                           |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |    7|R/W|CK_GATE_UART3    |0x0  |Control internal clock of UART3: 0: clock gated, 1: clock enabled                           |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |    8|R/W|CK_GATE_UART4    |0x0  |Control internal clock of UART4: 0: clock gated, 1: clock enabled                           |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |    9|R/W|CK_GATE_I2C0     |0x0  |Control internal clock of I2C0: 0: clock gated, 1: clock enabled                            |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   10|R/W|CK_GATE_I2C1     |0x0  |Control internal clock of I2C1: 0: clock gated, 1: clock enabled                            |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   11|R/W|CK_GATE_I2C2     |0x0  |Control internal clock of I2C2: 0: clock gated, 1: clock enabled                            |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   12|R/W|CK_GATE_I2C3     |0x0  |Control internal clock of I2C3: 0: clock gated, 1: clock enabled                            |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   13|R/W|CK_GATE_HYPER0   |0x0  |Control internal clock of memory interface 0: 0: clock gated, 1: clock enabled              |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   14|R/W|CK_GATE_HYPER1   |0x0  |Control internal clock of memory interface 1: 0: clock gated, 1: clock enabled              |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   15|R/W|CK_GATE_JTAG     |0x0  |Control internal clock of JTAG data transfers: 0: clock gated, 1: clock enabled             |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   16|R/W|CK_GATE_SAI0     |0x0  |Control internal clock of I2S/SAI0: 0: clock gated, 1: clock enabled                        |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   17|R/W|CK_GATE_SAI1     |0x0  |Control internal clock of I2S/SAI1: 0: clock gated, 1: clock enabled                        |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   18|R/W|CK_GATE_SAI2     |0x0  |Control internal clock of I2S/SAI2: 0: clock gated, 1: clock enabled                        |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   19|R/W|CK_GATE_CPI      |0x0  |Control internal clock of camera parallel interface: 0: clock gated, 1: clock enabled       |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   20|R/W|CK_GATE_CSI2     |0x0  |Control internal clock of CSI-2 interface: 0: clock gated, 1: clock enabled                 |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   21|R/W|CK_GATE_MRAM     |0x0  |Control internal clock of MRAM interface: 0: clock gated, 1: clock enabled                  |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   22|R/W|CK_GATE_FILTER   |0x0  |Control internal clock of filter unit: 0: clock gated, 1: clock enabled                     |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   23|R/W|CK_GATE_TIMESTAMP|0x0  |Control internal clock of timestamp unit: 0: clock gated, 1: clock enabled                  |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   24|R/W|CK_GATE_AES0     |0x0  |Control internal clock of AES0: 0: clock gated, 1: clock enabled                            |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   25|R/W|CK_GATE_AES1     |0x0  |Control internal clock of AES1: 0: clock gated, 1: clock enabled                            |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   26|R/W|CK_GATE_SFU      |0x0  |Control internal clock of SFU interface: 0: clock gated, 1: clock enabled                   |
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   27|R/W|CK_GATE_FFC0     |0x0  |Control internal clock of fixed/floating point converter 0: 0: clock gated, 1: clock enabled|
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   28|R/W|CK_GATE_FFC1     |0x0  |Control internal clock of fixed/floating point converter 1: 0: clock gated, 1: clock enabled|
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   29|R/W|CK_GATE_FFC2     |0x0  |Control internal clock of fixed/floating point converter 2: 0: clock gated, 1: clock enabled|
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+
    |   30|R/W|CK_GATE_FFC3     |0x0  |Control internal clock of fixed/floating point converter 3: 0: clock gated, 1: clock enabled|
    +-----+---+-----------------+-----+--------------------------------------------------------------------------------------------+

.. _udma_ctrl__CFG_CG_SET:

CFG_CG_SET
""""""""""

Each bit set to 1 sets the corresponding bit in the CFG_CG register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |Bit #|R/W|        Name         |Reset|                        Description                        |
    +=====+===+=====================+=====+===========================================================+
    |    0|W  |CK_GATE_SPI0_SET     |0x0  |Write 1 to enable clock of SPI0                            |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |    1|W  |CK_GATE_SPI1_SET     |0x0  |Write 1 to enable clock of SPI1                            |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |    2|W  |CK_GATE_SPI2_SET     |0x0  |Write 1 to enable clock of SPI2                            |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |    3|W  |CK_GATE_SPI3_SET     |0x0  |Write 1 to enable clock of SPI3                            |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |    4|W  |CK_GATE_UART0_SET    |0x0  |Write 1 to enable clock of UART0                           |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |    5|W  |CK_GATE_UART1_SET    |0x0  |Write 1 to enable clock of UART1                           |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |    6|W  |CK_GATE_UART2_SET    |0x0  |Write 1 to enable clock of UART2                           |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |    7|W  |CK_GATE_UART3_SET    |0x0  |Write 1 to enable clock of UART3                           |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |    8|W  |CK_GATE_UART4_SET    |0x0  |Write 1 to enable clock of UART4                           |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |    9|W  |CK_GATE_I2C0_SET     |0x0  |Write 1 to enable clock of I2C0                            |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   10|W  |CK_GATE_I2C1_SET     |0x0  |Write 1 to enable clock of I2C1                            |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   11|W  |CK_GATE_I2C2_SET     |0x0  |Write 1 to enable clock of I2C2                            |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   12|W  |CK_GATE_I2C3_SET     |0x0  |Write 1 to enable clock of I2C3                            |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   13|W  |CK_GATE_HYPER0_SET   |0x0  |Write 1 to enable clock of memory interface 0              |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   14|W  |CK_GATE_HYPER1_SET   |0x0  |Write 1 to enable clock of memory interface 1              |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   15|W  |CK_GATE_JTAG_SET     |0x0  |Write 1 to enable clock of JTAG data transfers             |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   16|W  |CK_GATE_SAI0_SET     |0x0  |Write 1 to enable clock of I2S/SAI0                        |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   17|W  |CK_GATE_SAI1_SET     |0x0  |Write 1 to enable clock of I2S/SAI1                        |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   18|W  |CK_GATE_SAI2_SET     |0x0  |Write 1 to enable clock of I2S/SAI2                        |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   19|W  |CK_GATE_CPI_SET      |0x0  |Write 1 to enable clock of camera parallel interface       |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   20|W  |CK_GATE_CSI2_SET     |0x0  |Write 1 to enable clock of CSI-2 interface                 |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   21|W  |CK_GATE_MRAM_SET     |0x0  |Write 1 to enable clock of MRAM interface                  |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   22|W  |CK_GATE_FILTER_SET   |0x0  |Write 1 to enable clock of filter unit                     |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   23|W  |CK_GATE_TIMESTAMP_SET|0x0  |Write 1 to enable clock of timestamp unit                  |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   24|W  |CK_GATE_AES0_SET     |0x0  |Write 1 to enable clock of AES0                            |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   25|W  |CK_GATE_AES1_SET     |0x0  |Write 1 to enable clock of AES1                            |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   26|W  |CK_GATE_SFU_SET      |0x0  |Write 1 to enable clock of SFU interface                   |
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   27|W  |CK_GATE_FFC0_SET     |0x0  |Write 1 to enable clock of fixed/floating point converter 0|
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   28|W  |CK_GATE_FFC1_SET     |0x0  |Write 1 to enable clock of fixed/floating point converter 1|
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   29|W  |CK_GATE_FFC2_SET     |0x0  |Write 1 to enable clock of fixed/floating point converter 2|
    +-----+---+---------------------+-----+-----------------------------------------------------------+
    |   30|W  |CK_GATE_FFC3_SET     |0x0  |Write 1 to enable clock of fixed/floating point converter 3|
    +-----+---+---------------------+-----+-----------------------------------------------------------+

.. _udma_ctrl__CFG_CG_CLR:

CFG_CG_CLR
""""""""""

Each bit set to 1 clears the corresponding bit in the CFG_CG register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------------------+-----+---------------------------------------------------------+
    |Bit #|R/W|        Name         |Reset|                       Description                       |
    +=====+===+=====================+=====+=========================================================+
    |    0|W  |CK_GATE_SPI0_CLR     |0x0  |Write 1 to gate clock of SPI0                            |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |    1|W  |CK_GATE_SPI1_CLR     |0x0  |Write 1 to gate clock of SPI1                            |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |    2|W  |CK_GATE_SPI2_CLR     |0x0  |Write 1 to gate clock of SPI2                            |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |    3|W  |CK_GATE_SPI3_CLR     |0x0  |Write 1 to gate clock of SPI3                            |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |    4|W  |CK_GATE_UART0_CLR    |0x0  |Write 1 to gate clock of UART0                           |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |    5|W  |CK_GATE_UART1_CLR    |0x0  |Write 1 to gate clock of UART1                           |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |    6|W  |CK_GATE_UART2_CLR    |0x0  |Write 1 to gate clock of UART2                           |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |    7|W  |CK_GATE_UART3_CLR    |0x0  |Write 1 to gate clock of UART3                           |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |    8|W  |CK_GATE_UART4_CLR    |0x0  |Write 1 to gate clock of UART4                           |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |    9|W  |CK_GATE_I2C0_CLR     |0x0  |Write 1 to gate clock of I2C0                            |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   10|W  |CK_GATE_I2C1_CLR     |0x0  |Write 1 to gate clock of I2C1                            |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   11|W  |CK_GATE_I2C2_CLR     |0x0  |Write 1 to gate clock of I2C2                            |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   12|W  |CK_GATE_I2C3_CLR     |0x0  |Write 1 to gate clock of I2C3                            |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   13|W  |CK_GATE_HYPER0_CLR   |0x0  |Write 1 to gate clock of memory interface 0              |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   14|W  |CK_GATE_HYPER1_CLR   |0x0  |Write 1 to gate clock of memory interface 1              |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   15|W  |CK_GATE_JTAG_CLR     |0x0  |Write 1 to gate clock of JTAG data transfers             |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   16|W  |CK_GATE_SAI0_CLR     |0x0  |Write 1 to gate clock of I2S/SAI0                        |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   17|W  |CK_GATE_SAI1_CLR     |0x0  |Write 1 to gate clock of I2S/SAI1                        |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   18|W  |CK_GATE_SAI2_CLR     |0x0  |Write 1 to gate clock of I2S/SAI2                        |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   19|W  |CK_GATE_CPI_CLR      |0x0  |Write 1 to gate clock of camera parallel interface       |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   20|W  |CK_GATE_CSI2_CLR     |0x0  |Write 1 to gate clock of CSI-2 interface                 |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   21|W  |CK_GATE_MRAM_CLR     |0x0  |Write 1 to gate clock of MRAM interface                  |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   22|W  |CK_GATE_FILTER_CLR   |0x0  |Write 1 to gate clock of filter unit                     |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   23|W  |CK_GATE_TIMESTAMP_CLR|0x0  |Write 1 to gate clock of timestamp unit                  |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   24|W  |CK_GATE_AES0_CLR     |0x0  |Write 1 to gate clock of AES0                            |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   25|W  |CK_GATE_AES1_CLR     |0x0  |Write 1 to gate clock of AES1                            |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   26|W  |CK_GATE_SFU_CLR      |0x0  |Write 1 to gate clock of SFU interface                   |
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   27|W  |CK_GATE_FFC0_CLR     |0x0  |Write 1 to gate clock of fixed/floating point converter 0|
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   28|W  |CK_GATE_FFC1_CLR     |0x0  |Write 1 to gate clock of fixed/floating point converter 1|
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   29|W  |CK_GATE_FFC2_CLR     |0x0  |Write 1 to gate clock of fixed/floating point converter 2|
    +-----+---+---------------------+-----+---------------------------------------------------------+
    |   30|W  |CK_GATE_FFC3_CLR     |0x0  |Write 1 to gate clock of fixed/floating point converter 3|
    +-----+---+---------------------+-----+---------------------------------------------------------+

.. _udma_ctrl__CFG_RSTN:

CFG_RSTN
""""""""

uDMA peripherals reset configuration (active low). At chip reset all periphs are under reset.

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |Bit #|R/W|     Name     |Reset|                                      Description                                      |
    +=====+===+==============+=====+=======================================================================================+
    |    0|R/W|RSTN_SPI0     |0x0  |Control reset of SPI0: 0: reset the peripheral, 1: no reset                            |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |    1|R/W|RSTN_SPI1     |0x0  |Control reset of SPI1: 0: reset the peripheral, 1: no reset                            |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |    2|R/W|RSTN_SPI2     |0x0  |Control reset of SPI2: 0: reset the peripheral, 1: no reset                            |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |    3|R/W|RSTN_SPI3     |0x0  |Control reset of SPI3: 0: reset the peripheral, 1: no reset                            |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |    4|R/W|RSTN_UART0    |0x0  |Control reset of UART0: 0: reset the peripheral, 1: no reset                           |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |    5|R/W|RSTN_UART1    |0x0  |Control reset of UART1: 0: reset the peripheral, 1: no reset                           |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |    6|R/W|RSTN_UART2    |0x0  |Control reset of UART2: 0: reset the peripheral, 1: no reset                           |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |    7|R/W|RSTN_UART3    |0x0  |Control reset of UART3: 0: reset the peripheral, 1: no reset                           |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |    8|R/W|RSTN_UART4    |0x0  |Control reset of UART4: 0: reset the peripheral, 1: no reset                           |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |    9|R/W|RSTN_I2C0     |0x0  |Control reset of I2C0: 0: reset the peripheral, 1: no reset                            |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   10|R/W|RSTN_I2C1     |0x0  |Control reset of I2C1: 0: reset the peripheral, 1: no reset                            |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   11|R/W|RSTN_I2C2     |0x0  |Control reset of I2C2: 0: reset the peripheral, 1: no reset                            |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   12|R/W|RSTN_I2C3     |0x0  |Control reset of I2C3: 0: reset the peripheral, 1: no reset                            |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   13|R/W|RSTN_HYPER0   |0x0  |Control reset of memory interface 0: 0: reset the peripheral, 1: no reset              |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   14|R/W|RSTN_HYPER1   |0x0  |Control reset of memory interface 1: 0: reset the peripheral, 1: no reset              |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   15|R/W|RSTN_JTAG     |0x0  |Control reset of JTAG data transfers: 0: reset the peripheral, 1: no reset             |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   16|R/W|RSTN_SAI0     |0x0  |Control reset of I2S/SAI0: 0: reset the peripheral, 1: no reset                        |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   17|R/W|RSTN_SAI1     |0x0  |Control reset of I2S/SAI1: 0: reset the peripheral, 1: no reset                        |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   18|R/W|RSTN_SAI2     |0x0  |Control reset of I2S/SAI2: 0: reset the peripheral, 1: no reset                        |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   19|R/W|RSTN_CPI      |0x0  |Control reset of camera parallel interface: 0: reset the peripheral, 1: no reset       |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   20|R/W|RSTN_CSI2     |0x0  |Control reset of CSI-2 interface: 0: reset the peripheral, 1: no reset                 |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   21|R/W|RSTN_MRAM     |0x0  |Control reset of MRAM interface: 0: reset the peripheral, 1: no reset                  |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   22|R/W|RSTN_FILTER   |0x0  |Control reset of filter unit: 0: reset the peripheral, 1: no reset                     |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   23|R/W|RSTN_TIMESTAMP|0x0  |Control reset of timestamp unit: 0: reset the peripheral, 1: no reset                  |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   24|R/W|RSTN_AES0     |0x0  |Control reset of AES0: 0: reset the peripheral, 1: no reset                            |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   25|R/W|RSTN_AES1     |0x0  |Control reset of AES1: 0: reset the peripheral, 1: no reset                            |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   26|R/W|RSTN_SFU      |0x0  |Control reset of SFU interface: 0: reset the peripheral, 1: no reset                   |
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   27|R/W|RSTN_FFC0     |0x0  |Control reset of fixed/floating point converter 0: 0: reset the peripheral, 1: no reset|
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   28|R/W|RSTN_FFC1     |0x0  |Control reset of fixed/floating point converter 1: 0: reset the peripheral, 1: no reset|
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   29|R/W|RSTN_FFC2     |0x0  |Control reset of fixed/floating point converter 2: 0: reset the peripheral, 1: no reset|
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+
    |   30|R/W|RSTN_FFC3     |0x0  |Control reset of fixed/floating point converter 3: 0: reset the peripheral, 1: no reset|
    +-----+---+--------------+-----+---------------------------------------------------------------------------------------+

.. _udma_ctrl__CFG_RSTN_SET:

CFG_RSTN_SET
""""""""""""

Each bit set to 1 sets the corresponding bit in the CFG_RSTN register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                        Description                         |
    +=====+===+==================+=====+============================================================+
    |    0|W  |RSTN_SPI0_SET     |0x0  |Write 1 to disable reset of SPI0                            |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |    1|W  |RSTN_SPI1_SET     |0x0  |Write 1 to disable reset of SPI1                            |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |    2|W  |RSTN_SPI2_SET     |0x0  |Write 1 to disable reset of SPI2                            |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |    3|W  |RSTN_SPI3_SET     |0x0  |Write 1 to disable reset of SPI3                            |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |    4|W  |RSTN_UART0_SET    |0x0  |Write 1 to disable reset of UART0                           |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |    5|W  |RSTN_UART1_SET    |0x0  |Write 1 to disable reset of UART1                           |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |    6|W  |RSTN_UART2_SET    |0x0  |Write 1 to disable reset of UART2                           |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |    7|W  |RSTN_UART3_SET    |0x0  |Write 1 to disable reset of UART3                           |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |    8|W  |RSTN_UART4_SET    |0x0  |Write 1 to disable reset of UART4                           |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |    9|W  |RSTN_I2C0_SET     |0x0  |Write 1 to disable reset of I2C0                            |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   10|W  |RSTN_I2C1_SET     |0x0  |Write 1 to disable reset of I2C1                            |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   11|W  |RSTN_I2C2_SET     |0x0  |Write 1 to disable reset of I2C2                            |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   12|W  |RSTN_I2C3_SET     |0x0  |Write 1 to disable reset of I2C3                            |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   13|W  |RSTN_HYPER0_SET   |0x0  |Write 1 to disable reset of memory interface 0              |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   14|W  |RSTN_HYPER1_SET   |0x0  |Write 1 to disable reset of memory interface 1              |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   15|W  |RSTN_JTAG_SET     |0x0  |Write 1 to disable reset of JTAG data transfers             |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   16|W  |RSTN_SAI0_SET     |0x0  |Write 1 to disable reset of I2S/SAI0                        |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   17|W  |RSTN_SAI1_SET     |0x0  |Write 1 to disable reset of I2S/SAI1                        |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   18|W  |RSTN_SAI2_SET     |0x0  |Write 1 to disable reset of I2S/SAI2                        |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   19|W  |RSTN_CPI_SET      |0x0  |Write 1 to disable reset of camera parallel interface       |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   20|W  |RSTN_CSI2_SET     |0x0  |Write 1 to disable reset of CSI-2 interface                 |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   21|W  |RSTN_MRAM_SET     |0x0  |Write 1 to disable reset of MRAM interface                  |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   22|W  |RSTN_FILTER_SET   |0x0  |Write 1 to disable reset of filter unit                     |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   23|W  |RSTN_TIMESTAMP_SET|0x0  |Write 1 to disable reset of timestamp unit                  |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   24|W  |RSTN_AES0_SET     |0x0  |Write 1 to disable reset of AES0                            |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   25|W  |RSTN_AES1_SET     |0x0  |Write 1 to disable reset of AES1                            |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   26|W  |RSTN_SFU_SET      |0x0  |Write 1 to disable reset of SFU interface                   |
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   27|W  |RSTN_FFC0_SET     |0x0  |Write 1 to disable reset of fixed/floating point converter 0|
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   28|W  |RSTN_FFC1_SET     |0x0  |Write 1 to disable reset of fixed/floating point converter 1|
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   29|W  |RSTN_FFC2_SET     |0x0  |Write 1 to disable reset of fixed/floating point converter 2|
    +-----+---+------------------+-----+------------------------------------------------------------+
    |   30|W  |RSTN_FFC3_SET     |0x0  |Write 1 to disable reset of fixed/floating point converter 3|
    +-----+---+------------------+-----+------------------------------------------------------------+

.. _udma_ctrl__CFG_RSTN_CLR:

CFG_RSTN_CLR
""""""""""""

Each bit set to 1 sets the corresponding bit in the CFG_RSTN register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                   Description                   |
    +=====+===+==================+=====+=================================================+
    |    0|W  |RSTN_SPI0_CLR     |0x0  |Write 1 to reset SPI0                            |
    +-----+---+------------------+-----+-------------------------------------------------+
    |    1|W  |RSTN_SPI1_CLR     |0x0  |Write 1 to reset SPI1                            |
    +-----+---+------------------+-----+-------------------------------------------------+
    |    2|W  |RSTN_SPI2_CLR     |0x0  |Write 1 to reset SPI2                            |
    +-----+---+------------------+-----+-------------------------------------------------+
    |    3|W  |RSTN_SPI3_CLR     |0x0  |Write 1 to reset SPI3                            |
    +-----+---+------------------+-----+-------------------------------------------------+
    |    4|W  |RSTN_UART0_CLR    |0x0  |Write 1 to reset UART0                           |
    +-----+---+------------------+-----+-------------------------------------------------+
    |    5|W  |RSTN_UART1_CLR    |0x0  |Write 1 to reset UART1                           |
    +-----+---+------------------+-----+-------------------------------------------------+
    |    6|W  |RSTN_UART2_CLR    |0x0  |Write 1 to reset UART2                           |
    +-----+---+------------------+-----+-------------------------------------------------+
    |    7|W  |RSTN_UART3_CLR    |0x0  |Write 1 to reset UART3                           |
    +-----+---+------------------+-----+-------------------------------------------------+
    |    8|W  |RSTN_UART4_CLR    |0x0  |Write 1 to reset UART4                           |
    +-----+---+------------------+-----+-------------------------------------------------+
    |    9|W  |RSTN_I2C0_CLR     |0x0  |Write 1 to reset I2C0                            |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   10|W  |RSTN_I2C1_CLR     |0x0  |Write 1 to reset I2C1                            |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   11|W  |RSTN_I2C2_CLR     |0x0  |Write 1 to reset I2C2                            |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   12|W  |RSTN_I2C3_CLR     |0x0  |Write 1 to reset I2C3                            |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   13|W  |RSTN_HYPER0_CLR   |0x0  |Write 1 to reset memory interface 0              |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   14|W  |RSTN_HYPER1_CLR   |0x0  |Write 1 to reset memory interface 1              |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   15|W  |RSTN_JTAG_CLR     |0x0  |Write 1 to reset JTAG data transfers             |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   16|W  |RSTN_SAI0_CLR     |0x0  |Write 1 to reset I2S/SAI0                        |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   17|W  |RSTN_SAI1_CLR     |0x0  |Write 1 to reset I2S/SAI1                        |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   18|W  |RSTN_SAI2_CLR     |0x0  |Write 1 to reset I2S/SAI2                        |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   19|W  |RSTN_CPI_CLR      |0x0  |Write 1 to reset camera parallel interface       |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   20|W  |RSTN_CSI2_CLR     |0x0  |Write 1 to reset CSI-2 interface                 |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   21|W  |RSTN_MRAM_CLR     |0x0  |Write 1 to reset MRAM interface                  |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   22|W  |RSTN_FILTER_CLR   |0x0  |Write 1 to reset filter unit                     |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   23|W  |RSTN_TIMESTAMP_CLR|0x0  |Write 1 to reset timestamp unit                  |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   24|W  |RSTN_AES0_CLR     |0x0  |Write 1 to reset AES0                            |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   25|W  |RSTN_AES1_CLR     |0x0  |Write 1 to reset AES1                            |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   26|W  |RSTN_SFU_CLR      |0x0  |Write 1 to reset SFU interface                   |
    +-----+---+------------------+-----+-------------------------------------------------+
    |   27|W  |RSTN_FFC0_CLR     |0x0  |Write 1 to reset fixed/floating point converter 0|
    +-----+---+------------------+-----+-------------------------------------------------+
    |   28|W  |RSTN_FFC1_CLR     |0x0  |Write 1 to reset fixed/floating point converter 1|
    +-----+---+------------------+-----+-------------------------------------------------+
    |   29|W  |RSTN_FFC2_CLR     |0x0  |Write 1 to reset fixed/floating point converter 2|
    +-----+---+------------------+-----+-------------------------------------------------+
    |   30|W  |RSTN_FFC3_CLR     |0x0  |Write 1 to reset fixed/floating point converter 3|
    +-----+---+------------------+-----+-------------------------------------------------+

.. _udma_ctrl__CFG_EVENT:

CFG_EVENT
"""""""""

uDMA peripherals external event configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------+
    |Bit #|R/W|  Name  |Reset| Description |
    +=====+===+========+=====+=============+
    |7:0  |R/W|CMP_EVT0|0x0  |Compare event|
    +-----+---+--------+-----+-------------+
    |15:8 |R/W|CMP_EVT1|0x0  |Compare event|
    +-----+---+--------+-----+-------------+
    |23:16|R/W|CMP_EVT2|0x0  |Compare event|
    +-----+---+--------+-----+-------------+
    |31:24|R/W|CMP_EVT3|0x0  |Compare event|
    +-----+---+--------+-----+-------------+

.. _udma_ctrl__FIFO_CFG:

FIFO_CFG
""""""""

Set FIFO ID for push and pop

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+-----+---------------------------------+
    |Bit #|R/W| Name  |Reset|           Description           |
    +=====+===+=======+=====+=================================+
    |7:0  |R/W|PUSH_ID|0xFF |Sets the FIFO ID used for pushing|
    +-----+---+-------+-----+---------------------------------+
    |15:8 |R/W|POP_ID |0xFF |Sets the FIFO ID used for popping|
    +-----+---+-------+-----+---------------------------------+

.. _udma_ctrl__FIFO_PUSHPOP_8:

FIFO_PUSHPOP_8
""""""""""""""

Push (write) and pop (read) 8-bit word to/from the FIFO

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+---------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                   Description                                   |
    +=====+===+====+=====+=================================================================================+
    |7:0  |R/W|DATA|0x00 |A write pushes an 8-bit data to the FIFO, a read pops an 8-bit data from the FIFO|
    +-----+---+----+-----+---------------------------------------------------------------------------------+

.. _udma_ctrl__FIFO_PUSHPOP_16:

FIFO_PUSHPOP_16
"""""""""""""""

Push (write) and pop (read) 16-bit word to/from the FIFO

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+---------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                   Description                                   |
    +=====+===+====+=====+=================================================================================+
    |15:0 |R/W|DATA|0x00 |A write pushes a 16-bit data to the FIFO, a read pops a 16-bit data from the FIFO|
    +-----+---+----+-----+---------------------------------------------------------------------------------+

.. _udma_ctrl__FIFO_PUSHPOP_24:

FIFO_PUSHPOP_24
"""""""""""""""

Push (write) and pop (read) 24-bit word to/from the FIFO

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+---------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                   Description                                   |
    +=====+===+====+=====+=================================================================================+
    |23:0 |R/W|DATA|0x00 |A write pushes a 24-bit data to the FIFO, a read pops a 24-bit data from the FIFO|
    +-----+---+----+-----+---------------------------------------------------------------------------------+

.. _udma_ctrl__FIFO_PUSHPOP_32:

FIFO_PUSHPOP_32
"""""""""""""""

Push (write) and pop (read) 32-bit word to/from the FIFO

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+---------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                   Description                                   |
    +=====+===+====+=====+=================================================================================+
    |31:0 |R/W|DATA|0x00 |A write pushes a 32-bit data to the FIFO, a read pops a 32-bit data from the FIFO|
    +-----+---+----+-----+---------------------------------------------------------------------------------+

.. _udma_ctrl__DATAMOVE_CFG:

DATAMOVE_CFG
""""""""""""

Configure data movement

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----------+-----+----------------------------------------------+
    |Bit #|R/W|   Name    |Reset|                 Description                  |
    +=====+===+===========+=====+==============================================+
    |7:0  |R/W|SOURCE_ID_0|0xFF |Sets the source ID used by the data mover     |
    +-----+---+-----------+-----+----------------------------------------------+
    |15:8 |R/W|DEST_ID_0  |0xFF |Sets the destination ID used by the data mover|
    +-----+---+-----------+-----+----------------------------------------------+
    |23:16|R/W|SOURCE_ID_1|0xFF |Sets the source ID used by the data mover     |
    +-----+---+-----------+-----+----------------------------------------------+
    |31:24|R/W|DEST_ID_1  |0xFF |Sets the destination ID used by the data mover|
    +-----+---+-----------+-----+----------------------------------------------+

.. _udma_ctrl__DATAMOVE0_SIZE:

DATAMOVE0_SIZE
""""""""""""""

Control of mover channel 0

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+----------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                         Description                                          |
    +=====+===+====+=====+==============================================================================================+
    |20:0 |R/W|SIZE|0x0  |Write sets the number of bytes to be moved. Read returns the number of bytes remaining        |
    +-----+---+----+-----+----------------------------------------------------------------------------------------------+
    |30   |R/W|STOP|0x0  |When written to 1 stops the data mover. When read return the enable status of the data mover  |
    +-----+---+----+-----+----------------------------------------------------------------------------------------------+
    |31   |R/W|EN  |0x0  |When written to 1 enables the data mover. When read return the enable status of the data mover|
    +-----+---+----+-----+----------------------------------------------------------------------------------------------+

.. _udma_ctrl__DATAMOVE1_SIZE:

DATAMOVE1_SIZE
""""""""""""""

Control of mover channel 1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+----------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                         Description                                          |
    +=====+===+====+=====+==============================================================================================+
    |20:0 |R/W|SIZE|0x0  |Write sets the number of bytes to be moved. Read returns the number of bytes remaining        |
    +-----+---+----+-----+----------------------------------------------------------------------------------------------+
    |30   |R/W|STOP|0x0  |When written to 1 stops the data mover. When read return the enable status of the data mover  |
    +-----+---+----+-----+----------------------------------------------------------------------------------------------+
    |31   |R/W|EN  |0x0  |When written to 1 enables the data mover. When read return the enable status of the data mover|
    +-----+---+----+-----+----------------------------------------------------------------------------------------------+

.. _udma_ctrl__STREAM_CFG:

STREAM_CFG
""""""""""

Configure blocking behavior of streams

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                               Description                                                |
    +=====+===+============+=====+==========================================================================================================+
    |    0|R/W|BLK_STREAM0 |0x0  |Blocking state for stream 0: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |    0|R/W|BLK_STREAM1 |0x0  |Blocking state for stream 1: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |    0|R/W|BLK_STREAM2 |0x0  |Blocking state for stream 2: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |    0|R/W|BLK_STREAM3 |0x0  |Blocking state for stream 3: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |    0|R/W|BLK_STREAM4 |0x0  |Blocking state for stream 4: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |    0|R/W|BLK_STREAM5 |0x0  |Blocking state for stream 5: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |    0|R/W|BLK_STREAM6 |0x0  |Blocking state for stream 6: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |    0|R/W|BLK_STREAM7 |0x0  |Blocking state for stream 7: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |    0|R/W|BLK_STREAM8 |0x0  |Blocking state for stream 8: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |    0|R/W|BLK_STREAM9 |0x0  |Blocking state for stream 9: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available |
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |    0|R/W|BLK_STREAM10|0x0  |Blocking state for stream 10: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |    0|R/W|BLK_STREAM11|0x0  |Blocking state for stream 11: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |    0|R/W|BLK_STREAM12|0x0  |Blocking state for stream 12: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |    0|R/W|BLK_STREAM13|0x0  |Blocking state for stream 13: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |    0|R/W|BLK_STREAM14|0x0  |Blocking state for stream 14: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+
    |    0|R/W|BLK_STREAM15|0x0  |Blocking state for stream 15: 0: non blocking, 1: blocking, i.e. "ready" asserted only when data available|
    +-----+---+------------+-----+----------------------------------------------------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_PRE0:

TIMEOUT_PRE0
""""""""""""

Configuration of the frequency prescaler for timeout ch0

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                         Description                         |
    +=====+===+====+=====+=============================================================+
    |15:0 |R/W|CNT |0x0  |Set the target for the timeout counter                       |
    +-----+---+----+-----+-------------------------------------------------------------+
    |16   |R/W|EN  |0x0  |Enable/disable the timeout prescaler: 0: disabled, 1: enabled|
    +-----+---+----+-----+-------------------------------------------------------------+
    |17   |W  |CLR |0x0  |Reset the timeout prescaler to 0                             |
    +-----+---+----+-----+-------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_CH0:

TIMEOUT_CH0
"""""""""""

Configuration for timeout ch0

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                               Description                                                                                |
    +=====+===+=========+=====+==========================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|0x0  |Set the uDMA source ID used by the timeout                                                                                                                                |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |0x0  |Set the mode to start/stop the timeout: b00: software triggered, b01: started by start of transfer and stopped by end of transfer, b10: counter cleared at each data RX/TX|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |0x0  |Enable/disable the timeout: 0: disabled, 1: enabled                                                                                                                       |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |0x0  |Set the target for the timeout counter                                                                                                                                    |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_PRE1:

TIMEOUT_PRE1
""""""""""""

Configuration of the frequency prescaler for timeout ch1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                         Description                         |
    +=====+===+====+=====+=============================================================+
    |15:0 |R/W|CNT |0x0  |Set the target for the timeout counter                       |
    +-----+---+----+-----+-------------------------------------------------------------+
    |16   |R/W|EN  |0x0  |Enable/disable the timeout prescaler: 0: disabled, 1: enabled|
    +-----+---+----+-----+-------------------------------------------------------------+
    |17   |W  |CLR |0x0  |Reset the timeout prescaler to 0                             |
    +-----+---+----+-----+-------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_CH1:

TIMEOUT_CH1
"""""""""""

Configuration for timeout ch1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                               Description                                                                                |
    +=====+===+=========+=====+==========================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|0x0  |Set the uDMA source ID used by the timeout                                                                                                                                |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |0x0  |Set the mode to start/stop the timeout: b00: software triggered, b01: started by start of transfer and stopped by end of transfer, b10: counter cleared at each data RX/TX|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |0x0  |Enable/disable the timeout: 0: disabled, 1: enabled                                                                                                                       |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |0x0  |Set the target for the timeout counter                                                                                                                                    |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_PRE2:

TIMEOUT_PRE2
""""""""""""

Configuration of the frequency prescaler for timeout ch2

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                         Description                         |
    +=====+===+====+=====+=============================================================+
    |15:0 |R/W|CNT |0x0  |Set the target for the timeout counter                       |
    +-----+---+----+-----+-------------------------------------------------------------+
    |16   |R/W|EN  |0x0  |Enable/disable the timeout prescaler: 0: disabled, 1: enabled|
    +-----+---+----+-----+-------------------------------------------------------------+
    |17   |W  |CLR |0x0  |Reset the timeout prescaler to 0                             |
    +-----+---+----+-----+-------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_CH2:

TIMEOUT_CH2
"""""""""""

Configuration for timeout ch2

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                               Description                                                                                |
    +=====+===+=========+=====+==========================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|0x0  |Set the uDMA source ID used by the timeout                                                                                                                                |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |0x0  |Set the mode to start/stop the timeout: b00: software triggered, b01: started by start of transfer and stopped by end of transfer, b10: counter cleared at each data RX/TX|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |0x0  |Enable/disable the timeout: 0: disabled, 1: enabled                                                                                                                       |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |0x0  |Set the target for the timeout counter                                                                                                                                    |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_PRE3:

TIMEOUT_PRE3
""""""""""""

Configuration of the frequency prescaler for timeout ch3

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                         Description                         |
    +=====+===+====+=====+=============================================================+
    |15:0 |R/W|CNT |0x0  |Set the target for the timeout counter                       |
    +-----+---+----+-----+-------------------------------------------------------------+
    |16   |R/W|EN  |0x0  |Enable/disable the timeout prescaler: 0: disabled, 1: enabled|
    +-----+---+----+-----+-------------------------------------------------------------+
    |17   |W  |CLR |0x0  |Reset the timeout prescaler to 0                             |
    +-----+---+----+-----+-------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_CH3:

TIMEOUT_CH3
"""""""""""

Configuration for timeout ch3

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                               Description                                                                                |
    +=====+===+=========+=====+==========================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|0x0  |Set the uDMA source ID used by the timeout                                                                                                                                |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |0x0  |Set the mode to start/stop the timeout: b00: software triggered, b01: started by start of transfer and stopped by end of transfer, b10: counter cleared at each data RX/TX|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |0x0  |Enable/disable the timeout: 0: disabled, 1: enabled                                                                                                                       |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |0x0  |Set the target for the timeout counter                                                                                                                                    |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_PRE4:

TIMEOUT_PRE4
""""""""""""

Configuration of the frequency prescaler for timeout ch4

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                         Description                         |
    +=====+===+====+=====+=============================================================+
    |15:0 |R/W|CNT |0x0  |Set the target for the timeout counter                       |
    +-----+---+----+-----+-------------------------------------------------------------+
    |16   |R/W|EN  |0x0  |Enable/disable the timeout prescaler: 0: disabled, 1: enabled|
    +-----+---+----+-----+-------------------------------------------------------------+
    |17   |W  |CLR |0x0  |Reset the timeout prescaler to 0                             |
    +-----+---+----+-----+-------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_CH4:

TIMEOUT_CH4
"""""""""""

Configuration for timeout ch4

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                               Description                                                                                |
    +=====+===+=========+=====+==========================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|0x0  |Set the uDMA source ID used by the timeout                                                                                                                                |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |0x0  |Set the mode to start/stop the timeout: b00: software triggered, b01: started by start of transfer and stopped by end of transfer, b10: counter cleared at each data RX/TX|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |0x0  |Enable/disable the timeout: 0: disabled, 1: enabled                                                                                                                       |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |0x0  |Set the target for the timeout counter                                                                                                                                    |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_PRE5:

TIMEOUT_PRE5
""""""""""""

Configuration of the frequency prescaler for timeout ch5

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                         Description                         |
    +=====+===+====+=====+=============================================================+
    |15:0 |R/W|CNT |0x0  |Set the target for the timeout counter                       |
    +-----+---+----+-----+-------------------------------------------------------------+
    |16   |R/W|EN  |0x0  |Enable/disable the timeout prescaler: 0: disabled, 1: enabled|
    +-----+---+----+-----+-------------------------------------------------------------+
    |17   |W  |CLR |0x0  |Reset the timeout prescaler to 0                             |
    +-----+---+----+-----+-------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_CH5:

TIMEOUT_CH5
"""""""""""

Configuration for timeout ch5

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                               Description                                                                                |
    +=====+===+=========+=====+==========================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|0x0  |Set the uDMA source ID used by the timeout                                                                                                                                |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |0x0  |Set the mode to start/stop the timeout: b00: software triggered, b01: started by start of transfer and stopped by end of transfer, b10: counter cleared at each data RX/TX|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |0x0  |Enable/disable the timeout: 0: disabled, 1: enabled                                                                                                                       |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |0x0  |Set the target for the timeout counter                                                                                                                                    |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_PRE6:

TIMEOUT_PRE6
""""""""""""

Configuration of the frequency prescaler for timeout ch6

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                         Description                         |
    +=====+===+====+=====+=============================================================+
    |15:0 |R/W|CNT |0x0  |Set the target for the timeout counter                       |
    +-----+---+----+-----+-------------------------------------------------------------+
    |16   |R/W|EN  |0x0  |Enable/disable the timeout prescaler: 0: disabled, 1: enabled|
    +-----+---+----+-----+-------------------------------------------------------------+
    |17   |W  |CLR |0x0  |Reset the timeout prescaler to 0                             |
    +-----+---+----+-----+-------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_CH6:

TIMEOUT_CH6
"""""""""""

Configuration for timeout ch6

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                               Description                                                                                |
    +=====+===+=========+=====+==========================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|0x0  |Set the uDMA source ID used by the timeout                                                                                                                                |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |0x0  |Set the mode to start/stop the timeout: b00: software triggered, b01: started by start of transfer and stopped by end of transfer, b10: counter cleared at each data RX/TX|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |0x0  |Enable/disable the timeout: 0: disabled, 1: enabled                                                                                                                       |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |0x0  |Set the target for the timeout counter                                                                                                                                    |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_PRE7:

TIMEOUT_PRE7
""""""""""""

Configuration of the frequency prescaler for timeout ch7

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                         Description                         |
    +=====+===+====+=====+=============================================================+
    |15:0 |R/W|CNT |0x0  |Set the target for the timeout counter                       |
    +-----+---+----+-----+-------------------------------------------------------------+
    |16   |R/W|EN  |0x0  |Enable/disable the timeout prescaler: 0: disabled, 1: enabled|
    +-----+---+----+-----+-------------------------------------------------------------+
    |17   |W  |CLR |0x0  |Reset the timeout prescaler to 0                             |
    +-----+---+----+-----+-------------------------------------------------------------+

.. _udma_ctrl__TIMEOUT_CH7:

TIMEOUT_CH7
"""""""""""

Configuration for timeout ch7

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                               Description                                                                                |
    +=====+===+=========+=====+==========================================================================================================================================================================+
    |7:0  |R/W|SOURCE_ID|0x0  |Set the uDMA source ID used by the timeout                                                                                                                                |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|MODE     |0x0  |Set the mode to start/stop the timeout: b00: software triggered, b01: started by start of transfer and stopped by end of transfer, b10: counter cleared at each data RX/TX|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |10   |R/W|EN       |0x0  |Enable/disable the timeout: 0: disabled, 1: enabled                                                                                                                       |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:16|R/W|CNT      |0x0  |Set the target for the timeout counter                                                                                                                                    |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
