// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "08/21/2024 11:56:25"

// 
// Device: Altera EP4CE10E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ili9341_top (
	clk,
	rst,
	spi_mosi,
	spi_cs,
	spi_sck,
	spi_dc);
input 	clk;
input 	rst;
output 	spi_mosi;
output 	spi_cs;
output 	spi_sck;
output 	spi_dc;

// Design Ports Information
// spi_mosi	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spi_cs	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spi_sck	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spi_dc	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \spi_mosi~output_o ;
wire \spi_cs~output_o ;
wire \spi_sck~output_o ;
wire \spi_dc~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \freq_divider20MHz|counter[0]~2_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \freq_divider20MHz|counter~1_combout ;
wire \freq_divider20MHz|counter~0_combout ;
wire \freq_divider20MHz|clk_out~0_combout ;
wire \freq_divider20MHz|clk_out~feeder_combout ;
wire \freq_divider20MHz|clk_out~q ;
wire \freq_divider20MHz|clk_out~clkctrl_outclk ;
wire \ili9341|spi|idle~feeder_combout ;
wire \ili9341|fsm_state.START~feeder_combout ;
wire \ili9341|fsm_state.START~q ;
wire \ili9341|fsm_state.SET_ADRRESS~q ;
wire \ili9341|config_counter[0]~7_combout ;
wire \ili9341|Selector0~0_combout ;
wire \ili9341|fsm_state.SEND_INIT~q ;
wire \ili9341|delay_counter[0]~22_combout ;
wire \ili9341|LessThan0~0_combout ;
wire \ili9341|LessThan0~1_combout ;
wire \ili9341|LessThan0~2_combout ;
wire \ili9341|Equal0~8_combout ;
wire \ili9341|LessThan0~3_combout ;
wire \ili9341|LessThan0~4_combout ;
wire \ili9341|en_delay_100ms~0_combout ;
wire \ili9341|delay_counter[0]~23 ;
wire \ili9341|delay_counter[1]~24_combout ;
wire \ili9341|delay_counter[1]~25 ;
wire \ili9341|delay_counter[2]~26_combout ;
wire \ili9341|delay_counter[2]~27 ;
wire \ili9341|delay_counter[3]~28_combout ;
wire \ili9341|delay_counter[3]~29 ;
wire \ili9341|delay_counter[4]~30_combout ;
wire \ili9341|delay_counter[4]~31 ;
wire \ili9341|delay_counter[5]~32_combout ;
wire \ili9341|delay_counter[5]~33 ;
wire \ili9341|delay_counter[6]~34_combout ;
wire \ili9341|delay_counter[6]~35 ;
wire \ili9341|delay_counter[7]~36_combout ;
wire \ili9341|delay_counter[7]~37 ;
wire \ili9341|delay_counter[8]~38_combout ;
wire \ili9341|delay_counter[8]~39 ;
wire \ili9341|delay_counter[9]~40_combout ;
wire \ili9341|delay_counter[9]~41 ;
wire \ili9341|delay_counter[10]~42_combout ;
wire \ili9341|delay_counter[10]~43 ;
wire \ili9341|delay_counter[11]~44_combout ;
wire \ili9341|delay_counter[11]~45 ;
wire \ili9341|delay_counter[12]~46_combout ;
wire \ili9341|delay_counter[12]~47 ;
wire \ili9341|delay_counter[13]~48_combout ;
wire \ili9341|delay_counter[13]~49 ;
wire \ili9341|delay_counter[14]~50_combout ;
wire \ili9341|delay_counter[14]~51 ;
wire \ili9341|delay_counter[15]~52_combout ;
wire \ili9341|delay_counter[15]~53 ;
wire \ili9341|delay_counter[16]~54_combout ;
wire \ili9341|delay_counter[16]~55 ;
wire \ili9341|delay_counter[17]~56_combout ;
wire \ili9341|delay_counter[17]~57 ;
wire \ili9341|delay_counter[18]~58_combout ;
wire \ili9341|delay_counter[18]~59 ;
wire \ili9341|delay_counter[19]~60_combout ;
wire \ili9341|delay_counter[19]~61 ;
wire \ili9341|delay_counter[20]~62_combout ;
wire \ili9341|delay_counter[20]~63 ;
wire \ili9341|delay_counter[21]~64_combout ;
wire \ili9341|Equal0~5_combout ;
wire \ili9341|Equal0~2_combout ;
wire \ili9341|Equal0~1_combout ;
wire \ili9341|Equal0~0_combout ;
wire \ili9341|Equal0~3_combout ;
wire \ili9341|Equal0~4_combout ;
wire \ili9341|Equal0~6_combout ;
wire \ili9341|Selector1~0_combout ;
wire \ili9341|fsm_state.WAIT1~q ;
wire \ili9341|Equal0~7_combout ;
wire \ili9341|config_counter[0]~8 ;
wire \ili9341|config_counter[1]~9_combout ;
wire \ili9341|config_counter[1]~10 ;
wire \ili9341|config_counter[2]~11_combout ;
wire \ili9341|config_counter[2]~12 ;
wire \ili9341|config_counter[3]~13_combout ;
wire \ili9341|config_counter[3]~14 ;
wire \ili9341|config_counter[4]~15_combout ;
wire \ili9341|config_counter[4]~16 ;
wire \ili9341|config_counter[5]~17_combout ;
wire \ili9341|config_counter[5]~18 ;
wire \ili9341|config_counter[6]~19_combout ;
wire \ili9341|next_state~1_combout ;
wire \ili9341|fsm_state.SEND_CONFIG~q ;
wire \ili9341|next_state~0_combout ;
wire \ili9341|Selector2~0_combout ;
wire \ili9341|Selector2~1_combout ;
wire \ili9341|next_state~2_combout ;
wire \ili9341|Selector3~0_combout ;
wire \ili9341|Selector3~1_combout ;
wire \ili9341|fsm_state.WAIT2~q ;
wire \ili9341|Selector4~0_combout ;
wire \ili9341|fsm_state.DISPLAY_ON~q ;
wire \ili9341|Selector5~0_combout ;
wire \ili9341|fsm_state.WAIT3~q ;
wire \ili9341|Selector6~0_combout ;
wire \ili9341|Selector6~1_combout ;
wire \ili9341|fsm_state.SET_ROTATION~q ;
wire \ili9341|Selector7~0_combout ;
wire \ili9341|fsm_state.FRAME_LOOP~q ;
wire \ili9341|data_byte_flag~0_combout ;
wire \ili9341|data_byte_flag~q ;
wire \ili9341|data_byte_flag~clkctrl_outclk ;
wire \pixel_counter[0]~39_combout ;
wire \pixel_counter[1]~13_combout ;
wire \pixel_counter[1]~14 ;
wire \pixel_counter[2]~15_combout ;
wire \pixel_counter[2]~16 ;
wire \pixel_counter[3]~17_combout ;
wire \pixel_counter[3]~18 ;
wire \pixel_counter[4]~19_combout ;
wire \pixel_counter[4]~20 ;
wire \pixel_counter[5]~21_combout ;
wire \pixel_counter[5]~22 ;
wire \pixel_counter[6]~23_combout ;
wire \pixel_counter[6]~24 ;
wire \pixel_counter[7]~25_combout ;
wire \Equal0~1_combout ;
wire \Equal0~0_combout ;
wire \pixel_counter[7]~26 ;
wire \pixel_counter[8]~27_combout ;
wire \pixel_counter[8]~28 ;
wire \pixel_counter[9]~29_combout ;
wire \pixel_counter[9]~30 ;
wire \pixel_counter[10]~31_combout ;
wire \pixel_counter[10]~32 ;
wire \pixel_counter[11]~33_combout ;
wire \pixel_counter[11]~34 ;
wire \pixel_counter[12]~35_combout ;
wire \pixel_counter[12]~36 ;
wire \pixel_counter[13]~37_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \transmission_done~0_combout ;
wire \transmission_done~q ;
wire \ili9341|Selector9~0_combout ;
wire \ili9341|fsm_state.WAIT_FRAME~q ;
wire \ili9341|Selector8~0_combout ;
wire \ili9341|Selector8~1_combout ;
wire \ili9341|next_config[3]~0_combout ;
wire \ili9341|WideOr15~0_combout ;
wire \ili9341|next_config[3]~3_combout ;
wire \ili9341|WideOr13~0_combout ;
wire \ili9341|next_config[0]~1_combout ;
wire \ili9341|Selector44~0_combout ;
wire \ili9341|next_config[0]~2_combout ;
wire \ili9341|WideOr12~0_combout ;
wire \ili9341|next_config[1]~6_combout ;
wire \ili9341|WideOr10~0_combout ;
wire \ili9341|next_config[3]~4_combout ;
wire \ili9341|WideOr11~0_combout ;
wire \ili9341|next_config[2]~5_combout ;
wire \ili9341|Equal2~0_combout ;
wire \ili9341|spi_data[2]~0_combout ;
wire \ili9341|spi_data[2]~1_combout ;
wire \ili9341|Selector27~0_combout ;
wire \ili9341|spi_data[2]~2_combout ;
wire \ili9341|Selector33~0_combout ;
wire \ili9341|Selector33~1_combout ;
wire \ili9341|available_data~q ;
wire \ili9341|spi|idle~q ;
wire \ili9341|spi|spi_mosi~0_combout ;
wire \ili9341|spi|sck_reg~feeder_combout ;
wire \ili9341|spi|sck_reg~q ;
wire \ili9341|spi|data_bit_counter~2_combout ;
wire \ili9341|spi|data_bit_counter[0]~1_combout ;
wire \ili9341|spi|data_bit_counter~0_combout ;
wire \ili9341|spi|data_bit_counter~3_combout ;
wire \ili9341|Selector25~0_combout ;
wire \pixel_data_mem~0feeder_combout ;
wire \pixel_data_mem~0_q ;
wire \ili9341|Selector30~0_combout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \ili9341|spi_data~11_combout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \ili9341|spi_data~12_combout ;
wire \ili9341|Selector31~10_combout ;
wire \ili9341|Selector31~2_combout ;
wire \ili9341|INIT_SEQ~30_combout ;
wire \ili9341|INIT_SEQ~29_combout ;
wire \ili9341|Selector31~7_combout ;
wire \ili9341|INIT_SEQ~23_combout ;
wire \ili9341|INIT_SEQ~27_combout ;
wire \ili9341|INIT_SEQ~25_combout ;
wire \ili9341|INIT_SEQ~24_combout ;
wire \ili9341|INIT_SEQ~26_combout ;
wire \ili9341|INIT_SEQ~28_combout ;
wire \ili9341|Selector31~3_combout ;
wire \ili9341|Selector31~4_combout ;
wire \ili9341|Equal2~1_combout ;
wire \ili9341|Selector31~5_combout ;
wire \ili9341|Selector31~6_combout ;
wire \ili9341|Selector31~8_combout ;
wire \ili9341|Selector31~9_combout ;
wire \ili9341|spi_data[2]~5_combout ;
wire \ili9341|spi_data[2]~6_combout ;
wire \ili9341|spi|data_reg[1]~feeder_combout ;
wire \ili9341|Selector32~4_combout ;
wire \ili9341|Selector32~5_combout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \ili9341|spi_data~15_combout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \ili9341|spi_data~16_combout ;
wire \ili9341|Selector32~6_combout ;
wire \ili9341|Selector32~7_combout ;
wire \ili9341|INIT_SEQ~47_combout ;
wire \ili9341|INIT_SEQ~43_combout ;
wire \ili9341|INIT_SEQ~45_combout ;
wire \ili9341|INIT_SEQ~44_combout ;
wire \ili9341|INIT_SEQ~46_combout ;
wire \ili9341|INIT_SEQ~48_combout ;
wire \ili9341|Selector32~0_combout ;
wire \ili9341|INIT_SEQ~50_combout ;
wire \ili9341|INIT_SEQ~49_combout ;
wire \ili9341|Selector32~1_combout ;
wire \ili9341|Selector32~2_combout ;
wire \ili9341|Selector32~3_combout ;
wire \ili9341|Mux8~0_combout ;
wire \ili9341|Mux8~1_combout ;
wire \ili9341|Selector32~8_combout ;
wire \ili9341|Selector32~9_combout ;
wire \ili9341|Selector32~10_combout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \ili9341|spi_data~13_combout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \ili9341|spi_data~14_combout ;
wire \ili9341|Mux3~1_combout ;
wire \ili9341|Selector30~2_combout ;
wire \ili9341|Selector30~3_combout ;
wire \ili9341|Selector30~4_combout ;
wire \ili9341|Selector30~5_combout ;
wire \ili9341|Selector30~6_combout ;
wire \ili9341|INIT_SEQ~35_combout ;
wire \ili9341|INIT_SEQ~32_combout ;
wire \ili9341|INIT_SEQ~33_combout ;
wire \ili9341|INIT_SEQ~34_combout ;
wire \ili9341|INIT_SEQ~31_combout ;
wire \ili9341|INIT_SEQ~36_combout ;
wire \ili9341|Selector30~1_combout ;
wire \ili9341|Selector30~7_combout ;
wire \ili9341|Selector30~8_combout ;
wire \ili9341|spi|data_reg[2]~feeder_combout ;
wire \ili9341|Selector29~2_combout ;
wire \ili9341|Selector29~9_combout ;
wire \ili9341|Selector29~11_combout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \ili9341|Selector29~5_combout ;
wire \ili9341|Selector29~6_combout ;
wire \ili9341|Selector29~7_combout ;
wire \ili9341|Mux5~0_combout ;
wire \ili9341|Mux5~1_combout ;
wire \ili9341|Mux5~2_combout ;
wire \ili9341|Selector29~3_combout ;
wire \ili9341|Selector29~13_combout ;
wire \ili9341|Selector29~14_combout ;
wire \ili9341|INIT_SEQ~37_combout ;
wire \ili9341|INIT_SEQ~41_combout ;
wire \ili9341|INIT_SEQ~38_combout ;
wire \ili9341|INIT_SEQ~39_combout ;
wire \ili9341|INIT_SEQ~40_combout ;
wire \ili9341|INIT_SEQ~42_combout ;
wire \ili9341|Selector29~10_combout ;
wire \ili9341|Selector29~4_combout ;
wire \ili9341|Selector29~8_combout ;
wire \ili9341|Selector29~12_combout ;
wire \ili9341|spi|Mux0~2_combout ;
wire \ili9341|spi|Mux0~3_combout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \ili9341|Selector27~5_combout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \ili9341|Selector27~6_combout ;
wire \ili9341|Selector27~7_combout ;
wire \ili9341|Mux3~0_combout ;
wire \ili9341|Mux3~2_combout ;
wire \ili9341|Selector27~8_combout ;
wire \ili9341|Selector27~9_combout ;
wire \ili9341|Selector27~10_combout ;
wire \ili9341|INIT_SEQ~6_combout ;
wire \ili9341|INIT_SEQ~7_combout ;
wire \ili9341|Selector27~2_combout ;
wire \ili9341|Selector27~3_combout ;
wire \ili9341|INIT_SEQ~4_combout ;
wire \ili9341|INIT_SEQ~1_combout ;
wire \ili9341|INIT_SEQ~2_combout ;
wire \ili9341|INIT_SEQ~3_combout ;
wire \ili9341|INIT_SEQ~0_combout ;
wire \ili9341|INIT_SEQ~5_combout ;
wire \ili9341|Selector27~1_combout ;
wire \ili9341|Selector27~4_combout ;
wire \ili9341|Selector27~11_combout ;
wire \ili9341|Selector27~12_combout ;
wire \ili9341|Selector27~13_combout ;
wire \ili9341|Selector27~14_combout ;
wire \ili9341|spi|data_reg[5]~feeder_combout ;
wire \ili9341|Selector28~5_combout ;
wire \ili9341|Selector26~3_combout ;
wire \ili9341|INIT_SEQ~22_combout ;
wire \ili9341|next_state~3_combout ;
wire \ili9341|Selector28~2_combout ;
wire \ili9341|Selector28~0_combout ;
wire \ili9341|INIT_SEQ~18_combout ;
wire \ili9341|INIT_SEQ~17_combout ;
wire \ili9341|INIT_SEQ~20_combout ;
wire \ili9341|INIT_SEQ~19_combout ;
wire \ili9341|INIT_SEQ~21_combout ;
wire \ili9341|Selector28~1_combout ;
wire \ili9341|Selector28~3_combout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \ili9341|spi_data~9_combout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \ili9341|spi_data~10_combout ;
wire \ili9341|Selector28~4_combout ;
wire \ili9341|Selector28~6_combout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \ili9341|spi_data~3_combout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \ili9341|spi_data~4_combout ;
wire \ili9341|INIT_SEQ~8_combout ;
wire \ili9341|INIT_SEQ~9_combout ;
wire \ili9341|INIT_SEQ~51_combout ;
wire \ili9341|INIT_SEQ~52_combout ;
wire \ili9341|Selector26~4_combout ;
wire \ili9341|Selector26~5_combout ;
wire \ili9341|INIT_SEQ~10_combout ;
wire \ili9341|Selector26~8_combout ;
wire \ili9341|Selector26~6_combout ;
wire \ili9341|Mux0~0_combout ;
wire \ili9341|Selector26~2_combout ;
wire \ili9341|Selector26~7_combout ;
wire \ili9341|spi|data_reg[6]~feeder_combout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \ili9341|spi_data~7_combout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \pixel_data_mem_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \ili9341|spi_data~8_combout ;
wire \ili9341|Selector25~3_combout ;
wire \ili9341|Selector25~1_combout ;
wire \ili9341|INIT_SEQ~15_combout ;
wire \ili9341|INIT_SEQ~12_combout ;
wire \ili9341|INIT_SEQ~13_combout ;
wire \ili9341|INIT_SEQ~14_combout ;
wire \ili9341|INIT_SEQ~11_combout ;
wire \ili9341|INIT_SEQ~16_combout ;
wire \ili9341|Selector25~2_combout ;
wire \ili9341|Selector25~4_combout ;
wire \ili9341|Selector25~5_combout ;
wire \ili9341|spi|Mux0~0_combout ;
wire \ili9341|spi|Mux0~1_combout ;
wire \ili9341|spi|spi_mosi~1_combout ;
wire \ili9341|spi|spi_mosi~2_combout ;
wire \ili9341|spi|spi_mosi~q ;
wire \ili9341|spi|cs_reg~0_combout ;
wire \ili9341|spi|cs_reg~q ;
wire \ili9341|spi|spi_sck~combout ;
wire \ili9341|Selector24~7_combout ;
wire \ili9341|Selector24~6_combout ;
wire \ili9341|Selector24~16_combout ;
wire \ili9341|Selector24~17_combout ;
wire \ili9341|Selector24~5_combout ;
wire \ili9341|Selector24~15_combout ;
wire \ili9341|Selector24~8_combout ;
wire \ili9341|Selector24~2_combout ;
wire \ili9341|Selector24~3_combout ;
wire \ili9341|Selector24~4_combout ;
wire \ili9341|Selector24~9_combout ;
wire \ili9341|Selector24~10_combout ;
wire \ili9341|Selector24~11_combout ;
wire \ili9341|Selector24~12_combout ;
wire \ili9341|Selector24~13_combout ;
wire \ili9341|Selector24~14_combout ;
wire \ili9341|spi|data_reg[8]~feeder_combout ;
wire \ili9341|spi|spi_dc~0_combout ;
wire \ili9341|spi|spi_dc~q ;
wire [21:0] \ili9341|delay_counter ;
wire [2:0] \freq_divider20MHz|counter ;
wire [6:0] \ili9341|config_counter ;
wire [13:0] pixel_counter;
wire [8:0] \ili9341|spi|data_reg ;
wire [8:0] \ili9341|spi_data ;
wire [0:2] \ili9341|spi|data_bit_counter ;
wire [3:0] \ili9341|next_config ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|address_reg_a ;

wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \pixel_data_mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a21~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a29~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a13~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a5~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a22~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a14~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a6~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a30~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a23~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a15~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a7~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a31~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a20~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a12~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a4~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a28~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a17~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a9~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a1~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a25~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a18~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a10~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a26~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a19~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a3~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a27~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a11~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a16~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a8~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \pixel_data_mem_rtl_0|auto_generated|ram_block1a24~portadataout  = \pixel_data_mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \spi_mosi~output (
	.i(\ili9341|spi|spi_mosi~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spi_mosi~output_o ),
	.obar());
// synopsys translate_off
defparam \spi_mosi~output .bus_hold = "false";
defparam \spi_mosi~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \spi_cs~output (
	.i(!\ili9341|spi|cs_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spi_cs~output_o ),
	.obar());
// synopsys translate_off
defparam \spi_cs~output .bus_hold = "false";
defparam \spi_cs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \spi_sck~output (
	.i(\ili9341|spi|spi_sck~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spi_sck~output_o ),
	.obar());
// synopsys translate_off
defparam \spi_sck~output .bus_hold = "false";
defparam \spi_sck~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \spi_dc~output (
	.i(!\ili9341|spi|spi_dc~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spi_dc~output_o ),
	.obar());
// synopsys translate_off
defparam \spi_dc~output .bus_hold = "false";
defparam \spi_dc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N28
cycloneive_lcell_comb \freq_divider20MHz|counter[0]~2 (
// Equation(s):
// \freq_divider20MHz|counter[0]~2_combout  = !\freq_divider20MHz|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\freq_divider20MHz|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\freq_divider20MHz|counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \freq_divider20MHz|counter[0]~2 .lut_mask = 16'h0F0F;
defparam \freq_divider20MHz|counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X1_Y11_N29
dffeas \freq_divider20MHz|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_divider20MHz|counter[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_divider20MHz|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_divider20MHz|counter[0] .is_wysiwyg = "true";
defparam \freq_divider20MHz|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N26
cycloneive_lcell_comb \freq_divider20MHz|counter~1 (
// Equation(s):
// \freq_divider20MHz|counter~1_combout  = (\freq_divider20MHz|counter [2] & ((!\freq_divider20MHz|counter [0]))) # (!\freq_divider20MHz|counter [2] & (\freq_divider20MHz|counter [1] & \freq_divider20MHz|counter [0]))

	.dataa(\freq_divider20MHz|counter [1]),
	.datab(gnd),
	.datac(\freq_divider20MHz|counter [2]),
	.datad(\freq_divider20MHz|counter [0]),
	.cin(gnd),
	.combout(\freq_divider20MHz|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \freq_divider20MHz|counter~1 .lut_mask = 16'h0AF0;
defparam \freq_divider20MHz|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N27
dffeas \freq_divider20MHz|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_divider20MHz|counter~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_divider20MHz|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_divider20MHz|counter[2] .is_wysiwyg = "true";
defparam \freq_divider20MHz|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N20
cycloneive_lcell_comb \freq_divider20MHz|counter~0 (
// Equation(s):
// \freq_divider20MHz|counter~0_combout  = (\freq_divider20MHz|counter [1] & ((!\freq_divider20MHz|counter [0]))) # (!\freq_divider20MHz|counter [1] & (!\freq_divider20MHz|counter [2] & \freq_divider20MHz|counter [0]))

	.dataa(\freq_divider20MHz|counter [2]),
	.datab(gnd),
	.datac(\freq_divider20MHz|counter [1]),
	.datad(\freq_divider20MHz|counter [0]),
	.cin(gnd),
	.combout(\freq_divider20MHz|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \freq_divider20MHz|counter~0 .lut_mask = 16'h05F0;
defparam \freq_divider20MHz|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N21
dffeas \freq_divider20MHz|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_divider20MHz|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_divider20MHz|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_divider20MHz|counter[1] .is_wysiwyg = "true";
defparam \freq_divider20MHz|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N6
cycloneive_lcell_comb \freq_divider20MHz|clk_out~0 (
// Equation(s):
// \freq_divider20MHz|clk_out~0_combout  = \freq_divider20MHz|clk_out~q  $ (((!\freq_divider20MHz|counter [1] & (\freq_divider20MHz|counter [2] & \freq_divider20MHz|counter [0]))))

	.dataa(\freq_divider20MHz|clk_out~q ),
	.datab(\freq_divider20MHz|counter [1]),
	.datac(\freq_divider20MHz|counter [2]),
	.datad(\freq_divider20MHz|counter [0]),
	.cin(gnd),
	.combout(\freq_divider20MHz|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \freq_divider20MHz|clk_out~0 .lut_mask = 16'h9AAA;
defparam \freq_divider20MHz|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N30
cycloneive_lcell_comb \freq_divider20MHz|clk_out~feeder (
// Equation(s):
// \freq_divider20MHz|clk_out~feeder_combout  = \freq_divider20MHz|clk_out~0_combout 

	.dataa(gnd),
	.datab(\freq_divider20MHz|clk_out~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\freq_divider20MHz|clk_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \freq_divider20MHz|clk_out~feeder .lut_mask = 16'hCCCC;
defparam \freq_divider20MHz|clk_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N31
dffeas \freq_divider20MHz|clk_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\freq_divider20MHz|clk_out~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_divider20MHz|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_divider20MHz|clk_out .is_wysiwyg = "true";
defparam \freq_divider20MHz|clk_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \freq_divider20MHz|clk_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\freq_divider20MHz|clk_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\freq_divider20MHz|clk_out~clkctrl_outclk ));
// synopsys translate_off
defparam \freq_divider20MHz|clk_out~clkctrl .clock_type = "global clock";
defparam \freq_divider20MHz|clk_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \ili9341|spi|idle~feeder (
// Equation(s):
// \ili9341|spi|idle~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ili9341|spi|idle~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|idle~feeder .lut_mask = 16'hFFFF;
defparam \ili9341|spi|idle~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \ili9341|fsm_state.START~feeder (
// Equation(s):
// \ili9341|fsm_state.START~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ili9341|fsm_state.START~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|fsm_state.START~feeder .lut_mask = 16'hFFFF;
defparam \ili9341|fsm_state.START~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \ili9341|fsm_state.START (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|fsm_state.START~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|fsm_state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|fsm_state.START .is_wysiwyg = "true";
defparam \ili9341|fsm_state.START .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \ili9341|fsm_state.SET_ADRRESS (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ili9341|Selector7~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|fsm_state.SET_ADRRESS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|fsm_state.SET_ADRRESS .is_wysiwyg = "true";
defparam \ili9341|fsm_state.SET_ADRRESS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \ili9341|config_counter[0]~7 (
// Equation(s):
// \ili9341|config_counter[0]~7_combout  = (\ili9341|spi|idle~q  & (\ili9341|config_counter [0] & VCC)) # (!\ili9341|spi|idle~q  & (\ili9341|config_counter [0] $ (VCC)))
// \ili9341|config_counter[0]~8  = CARRY((!\ili9341|spi|idle~q  & \ili9341|config_counter [0]))

	.dataa(\ili9341|spi|idle~q ),
	.datab(\ili9341|config_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ili9341|config_counter[0]~7_combout ),
	.cout(\ili9341|config_counter[0]~8 ));
// synopsys translate_off
defparam \ili9341|config_counter[0]~7 .lut_mask = 16'h9944;
defparam \ili9341|config_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \ili9341|Selector0~0 (
// Equation(s):
// \ili9341|Selector0~0_combout  = ((\ili9341|spi|idle~q  & \ili9341|fsm_state.SEND_INIT~q )) # (!\ili9341|fsm_state.START~q )

	.dataa(gnd),
	.datab(\ili9341|spi|idle~q ),
	.datac(\ili9341|fsm_state.SEND_INIT~q ),
	.datad(\ili9341|fsm_state.START~q ),
	.cin(gnd),
	.combout(\ili9341|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector0~0 .lut_mask = 16'hC0FF;
defparam \ili9341|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N5
dffeas \ili9341|fsm_state.SEND_INIT (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|fsm_state.SEND_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|fsm_state.SEND_INIT .is_wysiwyg = "true";
defparam \ili9341|fsm_state.SEND_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \ili9341|delay_counter[0]~22 (
// Equation(s):
// \ili9341|delay_counter[0]~22_combout  = \ili9341|delay_counter [0] $ (VCC)
// \ili9341|delay_counter[0]~23  = CARRY(\ili9341|delay_counter [0])

	.dataa(\ili9341|delay_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ili9341|delay_counter[0]~22_combout ),
	.cout(\ili9341|delay_counter[0]~23 ));
// synopsys translate_off
defparam \ili9341|delay_counter[0]~22 .lut_mask = 16'h55AA;
defparam \ili9341|delay_counter[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \ili9341|LessThan0~0 (
// Equation(s):
// \ili9341|LessThan0~0_combout  = (((!\ili9341|delay_counter [6] & !\ili9341|delay_counter [5])) # (!\ili9341|delay_counter [7])) # (!\ili9341|delay_counter [8])

	.dataa(\ili9341|delay_counter [6]),
	.datab(\ili9341|delay_counter [5]),
	.datac(\ili9341|delay_counter [8]),
	.datad(\ili9341|delay_counter [7]),
	.cin(gnd),
	.combout(\ili9341|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|LessThan0~0 .lut_mask = 16'h1FFF;
defparam \ili9341|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \ili9341|LessThan0~1 (
// Equation(s):
// \ili9341|LessThan0~1_combout  = (\ili9341|delay_counter [10] & ((\ili9341|delay_counter [9]) # (!\ili9341|LessThan0~0_combout )))

	.dataa(gnd),
	.datab(\ili9341|delay_counter [9]),
	.datac(\ili9341|delay_counter [10]),
	.datad(\ili9341|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\ili9341|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|LessThan0~1 .lut_mask = 16'hC0F0;
defparam \ili9341|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \ili9341|LessThan0~2 (
// Equation(s):
// \ili9341|LessThan0~2_combout  = ((!\ili9341|delay_counter [12] & (!\ili9341|delay_counter [11] & !\ili9341|LessThan0~1_combout ))) # (!\ili9341|delay_counter [13])

	.dataa(\ili9341|delay_counter [12]),
	.datab(\ili9341|delay_counter [11]),
	.datac(\ili9341|delay_counter [13]),
	.datad(\ili9341|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\ili9341|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|LessThan0~2 .lut_mask = 16'h0F1F;
defparam \ili9341|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \ili9341|Equal0~8 (
// Equation(s):
// \ili9341|Equal0~8_combout  = (!\ili9341|delay_counter [16] & (!\ili9341|delay_counter [15] & !\ili9341|delay_counter [14]))

	.dataa(\ili9341|delay_counter [16]),
	.datab(gnd),
	.datac(\ili9341|delay_counter [15]),
	.datad(\ili9341|delay_counter [14]),
	.cin(gnd),
	.combout(\ili9341|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Equal0~8 .lut_mask = 16'h0005;
defparam \ili9341|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \ili9341|LessThan0~3 (
// Equation(s):
// \ili9341|LessThan0~3_combout  = (((\ili9341|LessThan0~2_combout  & \ili9341|Equal0~8_combout )) # (!\ili9341|delay_counter [17])) # (!\ili9341|delay_counter [18])

	.dataa(\ili9341|LessThan0~2_combout ),
	.datab(\ili9341|Equal0~8_combout ),
	.datac(\ili9341|delay_counter [18]),
	.datad(\ili9341|delay_counter [17]),
	.cin(gnd),
	.combout(\ili9341|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|LessThan0~3 .lut_mask = 16'h8FFF;
defparam \ili9341|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \ili9341|LessThan0~4 (
// Equation(s):
// \ili9341|LessThan0~4_combout  = (\ili9341|delay_counter [21] & ((\ili9341|delay_counter [19]) # ((\ili9341|delay_counter [20]) # (!\ili9341|LessThan0~3_combout ))))

	.dataa(\ili9341|delay_counter [19]),
	.datab(\ili9341|LessThan0~3_combout ),
	.datac(\ili9341|delay_counter [20]),
	.datad(\ili9341|delay_counter [21]),
	.cin(gnd),
	.combout(\ili9341|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|LessThan0~4 .lut_mask = 16'hFB00;
defparam \ili9341|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \ili9341|en_delay_100ms~0 (
// Equation(s):
// \ili9341|en_delay_100ms~0_combout  = (\ili9341|fsm_state.WAIT2~q ) # ((\ili9341|fsm_state.WAIT1~q ) # (\ili9341|fsm_state.WAIT3~q ))

	.dataa(gnd),
	.datab(\ili9341|fsm_state.WAIT2~q ),
	.datac(\ili9341|fsm_state.WAIT1~q ),
	.datad(\ili9341|fsm_state.WAIT3~q ),
	.cin(gnd),
	.combout(\ili9341|en_delay_100ms~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|en_delay_100ms~0 .lut_mask = 16'hFFFC;
defparam \ili9341|en_delay_100ms~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \ili9341|delay_counter[0] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[0]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[0] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \ili9341|delay_counter[1]~24 (
// Equation(s):
// \ili9341|delay_counter[1]~24_combout  = (\ili9341|delay_counter [1] & (!\ili9341|delay_counter[0]~23 )) # (!\ili9341|delay_counter [1] & ((\ili9341|delay_counter[0]~23 ) # (GND)))
// \ili9341|delay_counter[1]~25  = CARRY((!\ili9341|delay_counter[0]~23 ) # (!\ili9341|delay_counter [1]))

	.dataa(\ili9341|delay_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[0]~23 ),
	.combout(\ili9341|delay_counter[1]~24_combout ),
	.cout(\ili9341|delay_counter[1]~25 ));
// synopsys translate_off
defparam \ili9341|delay_counter[1]~24 .lut_mask = 16'h5A5F;
defparam \ili9341|delay_counter[1]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \ili9341|delay_counter[1] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[1]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[1] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \ili9341|delay_counter[2]~26 (
// Equation(s):
// \ili9341|delay_counter[2]~26_combout  = (\ili9341|delay_counter [2] & (\ili9341|delay_counter[1]~25  $ (GND))) # (!\ili9341|delay_counter [2] & (!\ili9341|delay_counter[1]~25  & VCC))
// \ili9341|delay_counter[2]~27  = CARRY((\ili9341|delay_counter [2] & !\ili9341|delay_counter[1]~25 ))

	.dataa(gnd),
	.datab(\ili9341|delay_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[1]~25 ),
	.combout(\ili9341|delay_counter[2]~26_combout ),
	.cout(\ili9341|delay_counter[2]~27 ));
// synopsys translate_off
defparam \ili9341|delay_counter[2]~26 .lut_mask = 16'hC30C;
defparam \ili9341|delay_counter[2]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \ili9341|delay_counter[2] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[2]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[2] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \ili9341|delay_counter[3]~28 (
// Equation(s):
// \ili9341|delay_counter[3]~28_combout  = (\ili9341|delay_counter [3] & (!\ili9341|delay_counter[2]~27 )) # (!\ili9341|delay_counter [3] & ((\ili9341|delay_counter[2]~27 ) # (GND)))
// \ili9341|delay_counter[3]~29  = CARRY((!\ili9341|delay_counter[2]~27 ) # (!\ili9341|delay_counter [3]))

	.dataa(gnd),
	.datab(\ili9341|delay_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[2]~27 ),
	.combout(\ili9341|delay_counter[3]~28_combout ),
	.cout(\ili9341|delay_counter[3]~29 ));
// synopsys translate_off
defparam \ili9341|delay_counter[3]~28 .lut_mask = 16'h3C3F;
defparam \ili9341|delay_counter[3]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \ili9341|delay_counter[3] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[3]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[3] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \ili9341|delay_counter[4]~30 (
// Equation(s):
// \ili9341|delay_counter[4]~30_combout  = (\ili9341|delay_counter [4] & (\ili9341|delay_counter[3]~29  $ (GND))) # (!\ili9341|delay_counter [4] & (!\ili9341|delay_counter[3]~29  & VCC))
// \ili9341|delay_counter[4]~31  = CARRY((\ili9341|delay_counter [4] & !\ili9341|delay_counter[3]~29 ))

	.dataa(gnd),
	.datab(\ili9341|delay_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[3]~29 ),
	.combout(\ili9341|delay_counter[4]~30_combout ),
	.cout(\ili9341|delay_counter[4]~31 ));
// synopsys translate_off
defparam \ili9341|delay_counter[4]~30 .lut_mask = 16'hC30C;
defparam \ili9341|delay_counter[4]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \ili9341|delay_counter[4] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[4]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[4] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \ili9341|delay_counter[5]~32 (
// Equation(s):
// \ili9341|delay_counter[5]~32_combout  = (\ili9341|delay_counter [5] & (!\ili9341|delay_counter[4]~31 )) # (!\ili9341|delay_counter [5] & ((\ili9341|delay_counter[4]~31 ) # (GND)))
// \ili9341|delay_counter[5]~33  = CARRY((!\ili9341|delay_counter[4]~31 ) # (!\ili9341|delay_counter [5]))

	.dataa(gnd),
	.datab(\ili9341|delay_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[4]~31 ),
	.combout(\ili9341|delay_counter[5]~32_combout ),
	.cout(\ili9341|delay_counter[5]~33 ));
// synopsys translate_off
defparam \ili9341|delay_counter[5]~32 .lut_mask = 16'h3C3F;
defparam \ili9341|delay_counter[5]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \ili9341|delay_counter[5] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[5]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[5] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \ili9341|delay_counter[6]~34 (
// Equation(s):
// \ili9341|delay_counter[6]~34_combout  = (\ili9341|delay_counter [6] & (\ili9341|delay_counter[5]~33  $ (GND))) # (!\ili9341|delay_counter [6] & (!\ili9341|delay_counter[5]~33  & VCC))
// \ili9341|delay_counter[6]~35  = CARRY((\ili9341|delay_counter [6] & !\ili9341|delay_counter[5]~33 ))

	.dataa(\ili9341|delay_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[5]~33 ),
	.combout(\ili9341|delay_counter[6]~34_combout ),
	.cout(\ili9341|delay_counter[6]~35 ));
// synopsys translate_off
defparam \ili9341|delay_counter[6]~34 .lut_mask = 16'hA50A;
defparam \ili9341|delay_counter[6]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \ili9341|delay_counter[6] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[6]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[6] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \ili9341|delay_counter[7]~36 (
// Equation(s):
// \ili9341|delay_counter[7]~36_combout  = (\ili9341|delay_counter [7] & (!\ili9341|delay_counter[6]~35 )) # (!\ili9341|delay_counter [7] & ((\ili9341|delay_counter[6]~35 ) # (GND)))
// \ili9341|delay_counter[7]~37  = CARRY((!\ili9341|delay_counter[6]~35 ) # (!\ili9341|delay_counter [7]))

	.dataa(gnd),
	.datab(\ili9341|delay_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[6]~35 ),
	.combout(\ili9341|delay_counter[7]~36_combout ),
	.cout(\ili9341|delay_counter[7]~37 ));
// synopsys translate_off
defparam \ili9341|delay_counter[7]~36 .lut_mask = 16'h3C3F;
defparam \ili9341|delay_counter[7]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \ili9341|delay_counter[7] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[7]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[7] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \ili9341|delay_counter[8]~38 (
// Equation(s):
// \ili9341|delay_counter[8]~38_combout  = (\ili9341|delay_counter [8] & (\ili9341|delay_counter[7]~37  $ (GND))) # (!\ili9341|delay_counter [8] & (!\ili9341|delay_counter[7]~37  & VCC))
// \ili9341|delay_counter[8]~39  = CARRY((\ili9341|delay_counter [8] & !\ili9341|delay_counter[7]~37 ))

	.dataa(\ili9341|delay_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[7]~37 ),
	.combout(\ili9341|delay_counter[8]~38_combout ),
	.cout(\ili9341|delay_counter[8]~39 ));
// synopsys translate_off
defparam \ili9341|delay_counter[8]~38 .lut_mask = 16'hA50A;
defparam \ili9341|delay_counter[8]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \ili9341|delay_counter[8] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[8]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[8] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \ili9341|delay_counter[9]~40 (
// Equation(s):
// \ili9341|delay_counter[9]~40_combout  = (\ili9341|delay_counter [9] & (!\ili9341|delay_counter[8]~39 )) # (!\ili9341|delay_counter [9] & ((\ili9341|delay_counter[8]~39 ) # (GND)))
// \ili9341|delay_counter[9]~41  = CARRY((!\ili9341|delay_counter[8]~39 ) # (!\ili9341|delay_counter [9]))

	.dataa(gnd),
	.datab(\ili9341|delay_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[8]~39 ),
	.combout(\ili9341|delay_counter[9]~40_combout ),
	.cout(\ili9341|delay_counter[9]~41 ));
// synopsys translate_off
defparam \ili9341|delay_counter[9]~40 .lut_mask = 16'h3C3F;
defparam \ili9341|delay_counter[9]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \ili9341|delay_counter[9] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[9] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \ili9341|delay_counter[10]~42 (
// Equation(s):
// \ili9341|delay_counter[10]~42_combout  = (\ili9341|delay_counter [10] & (\ili9341|delay_counter[9]~41  $ (GND))) # (!\ili9341|delay_counter [10] & (!\ili9341|delay_counter[9]~41  & VCC))
// \ili9341|delay_counter[10]~43  = CARRY((\ili9341|delay_counter [10] & !\ili9341|delay_counter[9]~41 ))

	.dataa(\ili9341|delay_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[9]~41 ),
	.combout(\ili9341|delay_counter[10]~42_combout ),
	.cout(\ili9341|delay_counter[10]~43 ));
// synopsys translate_off
defparam \ili9341|delay_counter[10]~42 .lut_mask = 16'hA50A;
defparam \ili9341|delay_counter[10]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \ili9341|delay_counter[10] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[10]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[10] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \ili9341|delay_counter[11]~44 (
// Equation(s):
// \ili9341|delay_counter[11]~44_combout  = (\ili9341|delay_counter [11] & (!\ili9341|delay_counter[10]~43 )) # (!\ili9341|delay_counter [11] & ((\ili9341|delay_counter[10]~43 ) # (GND)))
// \ili9341|delay_counter[11]~45  = CARRY((!\ili9341|delay_counter[10]~43 ) # (!\ili9341|delay_counter [11]))

	.dataa(gnd),
	.datab(\ili9341|delay_counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[10]~43 ),
	.combout(\ili9341|delay_counter[11]~44_combout ),
	.cout(\ili9341|delay_counter[11]~45 ));
// synopsys translate_off
defparam \ili9341|delay_counter[11]~44 .lut_mask = 16'h3C3F;
defparam \ili9341|delay_counter[11]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \ili9341|delay_counter[11] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[11]~44_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[11] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \ili9341|delay_counter[12]~46 (
// Equation(s):
// \ili9341|delay_counter[12]~46_combout  = (\ili9341|delay_counter [12] & (\ili9341|delay_counter[11]~45  $ (GND))) # (!\ili9341|delay_counter [12] & (!\ili9341|delay_counter[11]~45  & VCC))
// \ili9341|delay_counter[12]~47  = CARRY((\ili9341|delay_counter [12] & !\ili9341|delay_counter[11]~45 ))

	.dataa(gnd),
	.datab(\ili9341|delay_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[11]~45 ),
	.combout(\ili9341|delay_counter[12]~46_combout ),
	.cout(\ili9341|delay_counter[12]~47 ));
// synopsys translate_off
defparam \ili9341|delay_counter[12]~46 .lut_mask = 16'hC30C;
defparam \ili9341|delay_counter[12]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \ili9341|delay_counter[12] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[12]~46_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[12] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \ili9341|delay_counter[13]~48 (
// Equation(s):
// \ili9341|delay_counter[13]~48_combout  = (\ili9341|delay_counter [13] & (!\ili9341|delay_counter[12]~47 )) # (!\ili9341|delay_counter [13] & ((\ili9341|delay_counter[12]~47 ) # (GND)))
// \ili9341|delay_counter[13]~49  = CARRY((!\ili9341|delay_counter[12]~47 ) # (!\ili9341|delay_counter [13]))

	.dataa(gnd),
	.datab(\ili9341|delay_counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[12]~47 ),
	.combout(\ili9341|delay_counter[13]~48_combout ),
	.cout(\ili9341|delay_counter[13]~49 ));
// synopsys translate_off
defparam \ili9341|delay_counter[13]~48 .lut_mask = 16'h3C3F;
defparam \ili9341|delay_counter[13]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \ili9341|delay_counter[13] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[13]~48_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[13] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \ili9341|delay_counter[14]~50 (
// Equation(s):
// \ili9341|delay_counter[14]~50_combout  = (\ili9341|delay_counter [14] & (\ili9341|delay_counter[13]~49  $ (GND))) # (!\ili9341|delay_counter [14] & (!\ili9341|delay_counter[13]~49  & VCC))
// \ili9341|delay_counter[14]~51  = CARRY((\ili9341|delay_counter [14] & !\ili9341|delay_counter[13]~49 ))

	.dataa(\ili9341|delay_counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[13]~49 ),
	.combout(\ili9341|delay_counter[14]~50_combout ),
	.cout(\ili9341|delay_counter[14]~51 ));
// synopsys translate_off
defparam \ili9341|delay_counter[14]~50 .lut_mask = 16'hA50A;
defparam \ili9341|delay_counter[14]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \ili9341|delay_counter[14] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[14]~50_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[14] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \ili9341|delay_counter[15]~52 (
// Equation(s):
// \ili9341|delay_counter[15]~52_combout  = (\ili9341|delay_counter [15] & (!\ili9341|delay_counter[14]~51 )) # (!\ili9341|delay_counter [15] & ((\ili9341|delay_counter[14]~51 ) # (GND)))
// \ili9341|delay_counter[15]~53  = CARRY((!\ili9341|delay_counter[14]~51 ) # (!\ili9341|delay_counter [15]))

	.dataa(gnd),
	.datab(\ili9341|delay_counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[14]~51 ),
	.combout(\ili9341|delay_counter[15]~52_combout ),
	.cout(\ili9341|delay_counter[15]~53 ));
// synopsys translate_off
defparam \ili9341|delay_counter[15]~52 .lut_mask = 16'h3C3F;
defparam \ili9341|delay_counter[15]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \ili9341|delay_counter[15] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[15]~52_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[15] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \ili9341|delay_counter[16]~54 (
// Equation(s):
// \ili9341|delay_counter[16]~54_combout  = (\ili9341|delay_counter [16] & (\ili9341|delay_counter[15]~53  $ (GND))) # (!\ili9341|delay_counter [16] & (!\ili9341|delay_counter[15]~53  & VCC))
// \ili9341|delay_counter[16]~55  = CARRY((\ili9341|delay_counter [16] & !\ili9341|delay_counter[15]~53 ))

	.dataa(\ili9341|delay_counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[15]~53 ),
	.combout(\ili9341|delay_counter[16]~54_combout ),
	.cout(\ili9341|delay_counter[16]~55 ));
// synopsys translate_off
defparam \ili9341|delay_counter[16]~54 .lut_mask = 16'hA50A;
defparam \ili9341|delay_counter[16]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \ili9341|delay_counter[16] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[16]~54_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[16] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \ili9341|delay_counter[17]~56 (
// Equation(s):
// \ili9341|delay_counter[17]~56_combout  = (\ili9341|delay_counter [17] & (!\ili9341|delay_counter[16]~55 )) # (!\ili9341|delay_counter [17] & ((\ili9341|delay_counter[16]~55 ) # (GND)))
// \ili9341|delay_counter[17]~57  = CARRY((!\ili9341|delay_counter[16]~55 ) # (!\ili9341|delay_counter [17]))

	.dataa(\ili9341|delay_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[16]~55 ),
	.combout(\ili9341|delay_counter[17]~56_combout ),
	.cout(\ili9341|delay_counter[17]~57 ));
// synopsys translate_off
defparam \ili9341|delay_counter[17]~56 .lut_mask = 16'h5A5F;
defparam \ili9341|delay_counter[17]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \ili9341|delay_counter[17] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[17]~56_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[17] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \ili9341|delay_counter[18]~58 (
// Equation(s):
// \ili9341|delay_counter[18]~58_combout  = (\ili9341|delay_counter [18] & (\ili9341|delay_counter[17]~57  $ (GND))) # (!\ili9341|delay_counter [18] & (!\ili9341|delay_counter[17]~57  & VCC))
// \ili9341|delay_counter[18]~59  = CARRY((\ili9341|delay_counter [18] & !\ili9341|delay_counter[17]~57 ))

	.dataa(gnd),
	.datab(\ili9341|delay_counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[17]~57 ),
	.combout(\ili9341|delay_counter[18]~58_combout ),
	.cout(\ili9341|delay_counter[18]~59 ));
// synopsys translate_off
defparam \ili9341|delay_counter[18]~58 .lut_mask = 16'hC30C;
defparam \ili9341|delay_counter[18]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \ili9341|delay_counter[18] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[18]~58_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[18] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \ili9341|delay_counter[19]~60 (
// Equation(s):
// \ili9341|delay_counter[19]~60_combout  = (\ili9341|delay_counter [19] & (!\ili9341|delay_counter[18]~59 )) # (!\ili9341|delay_counter [19] & ((\ili9341|delay_counter[18]~59 ) # (GND)))
// \ili9341|delay_counter[19]~61  = CARRY((!\ili9341|delay_counter[18]~59 ) # (!\ili9341|delay_counter [19]))

	.dataa(gnd),
	.datab(\ili9341|delay_counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[18]~59 ),
	.combout(\ili9341|delay_counter[19]~60_combout ),
	.cout(\ili9341|delay_counter[19]~61 ));
// synopsys translate_off
defparam \ili9341|delay_counter[19]~60 .lut_mask = 16'h3C3F;
defparam \ili9341|delay_counter[19]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \ili9341|delay_counter[19] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[19]~60_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[19] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \ili9341|delay_counter[20]~62 (
// Equation(s):
// \ili9341|delay_counter[20]~62_combout  = (\ili9341|delay_counter [20] & (\ili9341|delay_counter[19]~61  $ (GND))) # (!\ili9341|delay_counter [20] & (!\ili9341|delay_counter[19]~61  & VCC))
// \ili9341|delay_counter[20]~63  = CARRY((\ili9341|delay_counter [20] & !\ili9341|delay_counter[19]~61 ))

	.dataa(\ili9341|delay_counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|delay_counter[19]~61 ),
	.combout(\ili9341|delay_counter[20]~62_combout ),
	.cout(\ili9341|delay_counter[20]~63 ));
// synopsys translate_off
defparam \ili9341|delay_counter[20]~62 .lut_mask = 16'hA50A;
defparam \ili9341|delay_counter[20]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \ili9341|delay_counter[20] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[20]~62_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[20] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \ili9341|delay_counter[21]~64 (
// Equation(s):
// \ili9341|delay_counter[21]~64_combout  = \ili9341|delay_counter[20]~63  $ (\ili9341|delay_counter [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ili9341|delay_counter [21]),
	.cin(\ili9341|delay_counter[20]~63 ),
	.combout(\ili9341|delay_counter[21]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|delay_counter[21]~64 .lut_mask = 16'h0FF0;
defparam \ili9341|delay_counter[21]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \ili9341|delay_counter[21] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|delay_counter[21]~64_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ili9341|LessThan0~4_combout ),
	.sload(gnd),
	.ena(\ili9341|en_delay_100ms~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|delay_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|delay_counter[21] .is_wysiwyg = "true";
defparam \ili9341|delay_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \ili9341|Equal0~5 (
// Equation(s):
// \ili9341|Equal0~5_combout  = (\ili9341|delay_counter [10] & (\ili9341|delay_counter [5] & (!\ili9341|delay_counter [6] & !\ili9341|delay_counter [4])))

	.dataa(\ili9341|delay_counter [10]),
	.datab(\ili9341|delay_counter [5]),
	.datac(\ili9341|delay_counter [6]),
	.datad(\ili9341|delay_counter [4]),
	.cin(gnd),
	.combout(\ili9341|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Equal0~5 .lut_mask = 16'h0008;
defparam \ili9341|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \ili9341|Equal0~2 (
// Equation(s):
// \ili9341|Equal0~2_combout  = (!\ili9341|delay_counter [16] & (!\ili9341|delay_counter [15] & (!\ili9341|delay_counter [1] & !\ili9341|delay_counter [14])))

	.dataa(\ili9341|delay_counter [16]),
	.datab(\ili9341|delay_counter [15]),
	.datac(\ili9341|delay_counter [1]),
	.datad(\ili9341|delay_counter [14]),
	.cin(gnd),
	.combout(\ili9341|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Equal0~2 .lut_mask = 16'h0001;
defparam \ili9341|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \ili9341|Equal0~1 (
// Equation(s):
// \ili9341|Equal0~1_combout  = (\ili9341|delay_counter [8] & (\ili9341|delay_counter [18] & (\ili9341|delay_counter [7] & \ili9341|delay_counter [17])))

	.dataa(\ili9341|delay_counter [8]),
	.datab(\ili9341|delay_counter [18]),
	.datac(\ili9341|delay_counter [7]),
	.datad(\ili9341|delay_counter [17]),
	.cin(gnd),
	.combout(\ili9341|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Equal0~1 .lut_mask = 16'h8000;
defparam \ili9341|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \ili9341|Equal0~0 (
// Equation(s):
// \ili9341|Equal0~0_combout  = (!\ili9341|delay_counter [0] & (!\ili9341|delay_counter [9] & (!\ili9341|delay_counter [12] & !\ili9341|delay_counter [11])))

	.dataa(\ili9341|delay_counter [0]),
	.datab(\ili9341|delay_counter [9]),
	.datac(\ili9341|delay_counter [12]),
	.datad(\ili9341|delay_counter [11]),
	.cin(gnd),
	.combout(\ili9341|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Equal0~0 .lut_mask = 16'h0001;
defparam \ili9341|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \ili9341|Equal0~3 (
// Equation(s):
// \ili9341|Equal0~3_combout  = (!\ili9341|delay_counter [2] & (!\ili9341|delay_counter [3] & (!\ili9341|delay_counter [19] & !\ili9341|delay_counter [20])))

	.dataa(\ili9341|delay_counter [2]),
	.datab(\ili9341|delay_counter [3]),
	.datac(\ili9341|delay_counter [19]),
	.datad(\ili9341|delay_counter [20]),
	.cin(gnd),
	.combout(\ili9341|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Equal0~3 .lut_mask = 16'h0001;
defparam \ili9341|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \ili9341|Equal0~4 (
// Equation(s):
// \ili9341|Equal0~4_combout  = (\ili9341|Equal0~2_combout  & (\ili9341|Equal0~1_combout  & (\ili9341|Equal0~0_combout  & \ili9341|Equal0~3_combout )))

	.dataa(\ili9341|Equal0~2_combout ),
	.datab(\ili9341|Equal0~1_combout ),
	.datac(\ili9341|Equal0~0_combout ),
	.datad(\ili9341|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ili9341|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Equal0~4 .lut_mask = 16'h8000;
defparam \ili9341|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \ili9341|Equal0~6 (
// Equation(s):
// \ili9341|Equal0~6_combout  = (\ili9341|delay_counter [21] & (\ili9341|Equal0~5_combout  & (\ili9341|delay_counter [13] & \ili9341|Equal0~4_combout )))

	.dataa(\ili9341|delay_counter [21]),
	.datab(\ili9341|Equal0~5_combout ),
	.datac(\ili9341|delay_counter [13]),
	.datad(\ili9341|Equal0~4_combout ),
	.cin(gnd),
	.combout(\ili9341|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Equal0~6 .lut_mask = 16'h8000;
defparam \ili9341|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \ili9341|Selector1~0 (
// Equation(s):
// \ili9341|Selector1~0_combout  = (\ili9341|spi|idle~q  & (((\ili9341|fsm_state.WAIT1~q  & !\ili9341|Equal0~6_combout )))) # (!\ili9341|spi|idle~q  & ((\ili9341|fsm_state.SEND_INIT~q ) # ((\ili9341|fsm_state.WAIT1~q  & !\ili9341|Equal0~6_combout ))))

	.dataa(\ili9341|spi|idle~q ),
	.datab(\ili9341|fsm_state.SEND_INIT~q ),
	.datac(\ili9341|fsm_state.WAIT1~q ),
	.datad(\ili9341|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector1~0 .lut_mask = 16'h44F4;
defparam \ili9341|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N31
dffeas \ili9341|fsm_state.WAIT1 (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|fsm_state.WAIT1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|fsm_state.WAIT1 .is_wysiwyg = "true";
defparam \ili9341|fsm_state.WAIT1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \ili9341|Equal0~7 (
// Equation(s):
// \ili9341|Equal0~7_combout  = (\ili9341|delay_counter [21] & (\ili9341|delay_counter [13] & \ili9341|Equal0~5_combout ))

	.dataa(\ili9341|delay_counter [21]),
	.datab(\ili9341|delay_counter [13]),
	.datac(gnd),
	.datad(\ili9341|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ili9341|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Equal0~7 .lut_mask = 16'h8800;
defparam \ili9341|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \ili9341|config_counter[1]~9 (
// Equation(s):
// \ili9341|config_counter[1]~9_combout  = (\ili9341|config_counter [1] & (!\ili9341|config_counter[0]~8 )) # (!\ili9341|config_counter [1] & ((\ili9341|config_counter[0]~8 ) # (GND)))
// \ili9341|config_counter[1]~10  = CARRY((!\ili9341|config_counter[0]~8 ) # (!\ili9341|config_counter [1]))

	.dataa(gnd),
	.datab(\ili9341|config_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|config_counter[0]~8 ),
	.combout(\ili9341|config_counter[1]~9_combout ),
	.cout(\ili9341|config_counter[1]~10 ));
// synopsys translate_off
defparam \ili9341|config_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \ili9341|config_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \ili9341|config_counter[1] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|config_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|Selector2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|config_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|config_counter[1] .is_wysiwyg = "true";
defparam \ili9341|config_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \ili9341|config_counter[2]~11 (
// Equation(s):
// \ili9341|config_counter[2]~11_combout  = (\ili9341|config_counter [2] & (\ili9341|config_counter[1]~10  $ (GND))) # (!\ili9341|config_counter [2] & (!\ili9341|config_counter[1]~10  & VCC))
// \ili9341|config_counter[2]~12  = CARRY((\ili9341|config_counter [2] & !\ili9341|config_counter[1]~10 ))

	.dataa(gnd),
	.datab(\ili9341|config_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|config_counter[1]~10 ),
	.combout(\ili9341|config_counter[2]~11_combout ),
	.cout(\ili9341|config_counter[2]~12 ));
// synopsys translate_off
defparam \ili9341|config_counter[2]~11 .lut_mask = 16'hC30C;
defparam \ili9341|config_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N5
dffeas \ili9341|config_counter[2] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|config_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|Selector2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|config_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|config_counter[2] .is_wysiwyg = "true";
defparam \ili9341|config_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \ili9341|config_counter[3]~13 (
// Equation(s):
// \ili9341|config_counter[3]~13_combout  = (\ili9341|config_counter [3] & (!\ili9341|config_counter[2]~12 )) # (!\ili9341|config_counter [3] & ((\ili9341|config_counter[2]~12 ) # (GND)))
// \ili9341|config_counter[3]~14  = CARRY((!\ili9341|config_counter[2]~12 ) # (!\ili9341|config_counter [3]))

	.dataa(\ili9341|config_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|config_counter[2]~12 ),
	.combout(\ili9341|config_counter[3]~13_combout ),
	.cout(\ili9341|config_counter[3]~14 ));
// synopsys translate_off
defparam \ili9341|config_counter[3]~13 .lut_mask = 16'h5A5F;
defparam \ili9341|config_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \ili9341|config_counter[3] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|config_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|Selector2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|config_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|config_counter[3] .is_wysiwyg = "true";
defparam \ili9341|config_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \ili9341|config_counter[4]~15 (
// Equation(s):
// \ili9341|config_counter[4]~15_combout  = (\ili9341|config_counter [4] & (\ili9341|config_counter[3]~14  $ (GND))) # (!\ili9341|config_counter [4] & (!\ili9341|config_counter[3]~14  & VCC))
// \ili9341|config_counter[4]~16  = CARRY((\ili9341|config_counter [4] & !\ili9341|config_counter[3]~14 ))

	.dataa(gnd),
	.datab(\ili9341|config_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|config_counter[3]~14 ),
	.combout(\ili9341|config_counter[4]~15_combout ),
	.cout(\ili9341|config_counter[4]~16 ));
// synopsys translate_off
defparam \ili9341|config_counter[4]~15 .lut_mask = 16'hC30C;
defparam \ili9341|config_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N9
dffeas \ili9341|config_counter[4] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|config_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|Selector2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|config_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|config_counter[4] .is_wysiwyg = "true";
defparam \ili9341|config_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \ili9341|config_counter[5]~17 (
// Equation(s):
// \ili9341|config_counter[5]~17_combout  = (\ili9341|config_counter [5] & (!\ili9341|config_counter[4]~16 )) # (!\ili9341|config_counter [5] & ((\ili9341|config_counter[4]~16 ) # (GND)))
// \ili9341|config_counter[5]~18  = CARRY((!\ili9341|config_counter[4]~16 ) # (!\ili9341|config_counter [5]))

	.dataa(\ili9341|config_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ili9341|config_counter[4]~16 ),
	.combout(\ili9341|config_counter[5]~17_combout ),
	.cout(\ili9341|config_counter[5]~18 ));
// synopsys translate_off
defparam \ili9341|config_counter[5]~17 .lut_mask = 16'h5A5F;
defparam \ili9341|config_counter[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \ili9341|config_counter[5] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|config_counter[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|Selector2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|config_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|config_counter[5] .is_wysiwyg = "true";
defparam \ili9341|config_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \ili9341|config_counter[6]~19 (
// Equation(s):
// \ili9341|config_counter[6]~19_combout  = \ili9341|config_counter[5]~18  $ (!\ili9341|config_counter [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ili9341|config_counter [6]),
	.cin(\ili9341|config_counter[5]~18 ),
	.combout(\ili9341|config_counter[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|config_counter[6]~19 .lut_mask = 16'hF00F;
defparam \ili9341|config_counter[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N13
dffeas \ili9341|config_counter[6] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|config_counter[6]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|Selector2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|config_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|config_counter[6] .is_wysiwyg = "true";
defparam \ili9341|config_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \ili9341|next_state~1 (
// Equation(s):
// \ili9341|next_state~1_combout  = (!\ili9341|config_counter [5] & \ili9341|config_counter [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ili9341|config_counter [5]),
	.datad(\ili9341|config_counter [6]),
	.cin(gnd),
	.combout(\ili9341|next_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|next_state~1 .lut_mask = 16'h0F00;
defparam \ili9341|next_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \ili9341|fsm_state.SEND_CONFIG (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|fsm_state.SEND_CONFIG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|fsm_state.SEND_CONFIG .is_wysiwyg = "true";
defparam \ili9341|fsm_state.SEND_CONFIG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \ili9341|next_state~0 (
// Equation(s):
// \ili9341|next_state~0_combout  = (!\ili9341|config_counter [3] & (\ili9341|config_counter [4] & (!\ili9341|config_counter [2] & !\ili9341|spi|idle~q )))

	.dataa(\ili9341|config_counter [3]),
	.datab(\ili9341|config_counter [4]),
	.datac(\ili9341|config_counter [2]),
	.datad(\ili9341|spi|idle~q ),
	.cin(gnd),
	.combout(\ili9341|next_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|next_state~0 .lut_mask = 16'h0004;
defparam \ili9341|next_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \ili9341|Selector2~0 (
// Equation(s):
// \ili9341|Selector2~0_combout  = (\ili9341|fsm_state.SEND_CONFIG~q  & (((!\ili9341|next_state~0_combout ) # (!\ili9341|next_state~1_combout )) # (!\ili9341|next_state~2_combout )))

	.dataa(\ili9341|next_state~2_combout ),
	.datab(\ili9341|next_state~1_combout ),
	.datac(\ili9341|fsm_state.SEND_CONFIG~q ),
	.datad(\ili9341|next_state~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector2~0 .lut_mask = 16'h70F0;
defparam \ili9341|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \ili9341|Selector2~1 (
// Equation(s):
// \ili9341|Selector2~1_combout  = (\ili9341|Selector2~0_combout ) # ((\ili9341|fsm_state.WAIT1~q  & (\ili9341|Equal0~4_combout  & \ili9341|Equal0~7_combout )))

	.dataa(\ili9341|fsm_state.WAIT1~q ),
	.datab(\ili9341|Equal0~4_combout ),
	.datac(\ili9341|Equal0~7_combout ),
	.datad(\ili9341|Selector2~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector2~1 .lut_mask = 16'hFF80;
defparam \ili9341|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \ili9341|config_counter[0] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|config_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|Selector2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|config_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|config_counter[0] .is_wysiwyg = "true";
defparam \ili9341|config_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \ili9341|next_state~2 (
// Equation(s):
// \ili9341|next_state~2_combout  = (\ili9341|config_counter [0] & \ili9341|config_counter [1])

	.dataa(gnd),
	.datab(\ili9341|config_counter [0]),
	.datac(gnd),
	.datad(\ili9341|config_counter [1]),
	.cin(gnd),
	.combout(\ili9341|next_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|next_state~2 .lut_mask = 16'hCC00;
defparam \ili9341|next_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \ili9341|Selector3~0 (
// Equation(s):
// \ili9341|Selector3~0_combout  = (\ili9341|next_state~2_combout  & (\ili9341|next_state~1_combout  & (\ili9341|fsm_state.SEND_CONFIG~q  & \ili9341|next_state~0_combout )))

	.dataa(\ili9341|next_state~2_combout ),
	.datab(\ili9341|next_state~1_combout ),
	.datac(\ili9341|fsm_state.SEND_CONFIG~q ),
	.datad(\ili9341|next_state~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector3~0 .lut_mask = 16'h8000;
defparam \ili9341|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \ili9341|Selector3~1 (
// Equation(s):
// \ili9341|Selector3~1_combout  = (\ili9341|Selector3~0_combout ) # ((\ili9341|fsm_state.WAIT2~q  & ((!\ili9341|Equal0~7_combout ) # (!\ili9341|Equal0~4_combout ))))

	.dataa(\ili9341|Selector3~0_combout ),
	.datab(\ili9341|Equal0~4_combout ),
	.datac(\ili9341|fsm_state.WAIT2~q ),
	.datad(\ili9341|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector3~1 .lut_mask = 16'hBAFA;
defparam \ili9341|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N23
dffeas \ili9341|fsm_state.WAIT2 (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|fsm_state.WAIT2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|fsm_state.WAIT2 .is_wysiwyg = "true";
defparam \ili9341|fsm_state.WAIT2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \ili9341|Selector4~0 (
// Equation(s):
// \ili9341|Selector4~0_combout  = (\ili9341|spi|idle~q  & ((\ili9341|fsm_state.DISPLAY_ON~q ) # ((\ili9341|fsm_state.WAIT2~q  & \ili9341|Equal0~6_combout )))) # (!\ili9341|spi|idle~q  & (\ili9341|fsm_state.WAIT2~q  & ((\ili9341|Equal0~6_combout ))))

	.dataa(\ili9341|spi|idle~q ),
	.datab(\ili9341|fsm_state.WAIT2~q ),
	.datac(\ili9341|fsm_state.DISPLAY_ON~q ),
	.datad(\ili9341|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector4~0 .lut_mask = 16'hECA0;
defparam \ili9341|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \ili9341|fsm_state.DISPLAY_ON (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|fsm_state.DISPLAY_ON~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|fsm_state.DISPLAY_ON .is_wysiwyg = "true";
defparam \ili9341|fsm_state.DISPLAY_ON .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \ili9341|Selector5~0 (
// Equation(s):
// \ili9341|Selector5~0_combout  = (\ili9341|spi|idle~q  & (((\ili9341|fsm_state.WAIT3~q  & !\ili9341|Equal0~6_combout )))) # (!\ili9341|spi|idle~q  & ((\ili9341|fsm_state.DISPLAY_ON~q ) # ((\ili9341|fsm_state.WAIT3~q  & !\ili9341|Equal0~6_combout ))))

	.dataa(\ili9341|spi|idle~q ),
	.datab(\ili9341|fsm_state.DISPLAY_ON~q ),
	.datac(\ili9341|fsm_state.WAIT3~q ),
	.datad(\ili9341|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector5~0 .lut_mask = 16'h44F4;
defparam \ili9341|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N15
dffeas \ili9341|fsm_state.WAIT3 (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|fsm_state.WAIT3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|fsm_state.WAIT3 .is_wysiwyg = "true";
defparam \ili9341|fsm_state.WAIT3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \ili9341|Selector6~0 (
// Equation(s):
// \ili9341|Selector6~0_combout  = (\ili9341|fsm_state.SET_ROTATION~q  & ((\ili9341|spi|idle~q ) # (!\ili9341|Equal2~0_combout )))

	.dataa(gnd),
	.datab(\ili9341|fsm_state.SET_ROTATION~q ),
	.datac(\ili9341|Equal2~0_combout ),
	.datad(\ili9341|spi|idle~q ),
	.cin(gnd),
	.combout(\ili9341|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector6~0 .lut_mask = 16'hCC0C;
defparam \ili9341|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \ili9341|Selector6~1 (
// Equation(s):
// \ili9341|Selector6~1_combout  = (\ili9341|Selector6~0_combout ) # ((\ili9341|fsm_state.WAIT3~q  & (\ili9341|Equal0~7_combout  & \ili9341|Equal0~4_combout )))

	.dataa(\ili9341|fsm_state.WAIT3~q ),
	.datab(\ili9341|Equal0~7_combout ),
	.datac(\ili9341|Equal0~4_combout ),
	.datad(\ili9341|Selector6~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector6~1 .lut_mask = 16'hFF80;
defparam \ili9341|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \ili9341|fsm_state.SET_ROTATION (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ili9341|Selector6~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|fsm_state.SET_ROTATION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|fsm_state.SET_ROTATION .is_wysiwyg = "true";
defparam \ili9341|fsm_state.SET_ROTATION .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \ili9341|Selector7~0 (
// Equation(s):
// \ili9341|Selector7~0_combout  = (\ili9341|Equal2~0_combout  & ((\ili9341|spi|idle~q  & (\ili9341|fsm_state.SET_ADRRESS~q )) # (!\ili9341|spi|idle~q  & ((\ili9341|fsm_state.SET_ROTATION~q ))))) # (!\ili9341|Equal2~0_combout  & 
// (\ili9341|fsm_state.SET_ADRRESS~q ))

	.dataa(\ili9341|fsm_state.SET_ADRRESS~q ),
	.datab(\ili9341|fsm_state.SET_ROTATION~q ),
	.datac(\ili9341|Equal2~0_combout ),
	.datad(\ili9341|spi|idle~q ),
	.cin(gnd),
	.combout(\ili9341|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector7~0 .lut_mask = 16'hAACA;
defparam \ili9341|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \ili9341|fsm_state.FRAME_LOOP (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ili9341|Selector8~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|fsm_state.FRAME_LOOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|fsm_state.FRAME_LOOP .is_wysiwyg = "true";
defparam \ili9341|fsm_state.FRAME_LOOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \ili9341|data_byte_flag~0 (
// Equation(s):
// \ili9341|data_byte_flag~0_combout  = \ili9341|data_byte_flag~q  $ (((!\ili9341|spi|idle~q  & \ili9341|Selector8~1_combout )))

	.dataa(\ili9341|spi|idle~q ),
	.datab(\ili9341|Selector8~1_combout ),
	.datac(\ili9341|data_byte_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ili9341|data_byte_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|data_byte_flag~0 .lut_mask = 16'hB4B4;
defparam \ili9341|data_byte_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \ili9341|data_byte_flag (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ili9341|data_byte_flag~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|data_byte_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|data_byte_flag .is_wysiwyg = "true";
defparam \ili9341|data_byte_flag .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \ili9341|data_byte_flag~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ili9341|data_byte_flag~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ili9341|data_byte_flag~clkctrl_outclk ));
// synopsys translate_off
defparam \ili9341|data_byte_flag~clkctrl .clock_type = "global clock";
defparam \ili9341|data_byte_flag~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \pixel_counter[0]~39 (
// Equation(s):
// \pixel_counter[0]~39_combout  = !pixel_counter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(pixel_counter[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pixel_counter[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \pixel_counter[0]~39 .lut_mask = 16'h0F0F;
defparam \pixel_counter[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \pixel_counter[0] (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\pixel_counter[0]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_counter[0] .is_wysiwyg = "true";
defparam \pixel_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \pixel_counter[1]~13 (
// Equation(s):
// \pixel_counter[1]~13_combout  = (pixel_counter[1] & (pixel_counter[0] $ (VCC))) # (!pixel_counter[1] & (pixel_counter[0] & VCC))
// \pixel_counter[1]~14  = CARRY((pixel_counter[1] & pixel_counter[0]))

	.dataa(pixel_counter[1]),
	.datab(pixel_counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pixel_counter[1]~13_combout ),
	.cout(\pixel_counter[1]~14 ));
// synopsys translate_off
defparam \pixel_counter[1]~13 .lut_mask = 16'h6688;
defparam \pixel_counter[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \pixel_counter[1] (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\pixel_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_counter[1] .is_wysiwyg = "true";
defparam \pixel_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \pixel_counter[2]~15 (
// Equation(s):
// \pixel_counter[2]~15_combout  = (pixel_counter[2] & (!\pixel_counter[1]~14 )) # (!pixel_counter[2] & ((\pixel_counter[1]~14 ) # (GND)))
// \pixel_counter[2]~16  = CARRY((!\pixel_counter[1]~14 ) # (!pixel_counter[2]))

	.dataa(pixel_counter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixel_counter[1]~14 ),
	.combout(\pixel_counter[2]~15_combout ),
	.cout(\pixel_counter[2]~16 ));
// synopsys translate_off
defparam \pixel_counter[2]~15 .lut_mask = 16'h5A5F;
defparam \pixel_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N7
dffeas \pixel_counter[2] (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\pixel_counter[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_counter[2] .is_wysiwyg = "true";
defparam \pixel_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \pixel_counter[3]~17 (
// Equation(s):
// \pixel_counter[3]~17_combout  = (pixel_counter[3] & (\pixel_counter[2]~16  $ (GND))) # (!pixel_counter[3] & (!\pixel_counter[2]~16  & VCC))
// \pixel_counter[3]~18  = CARRY((pixel_counter[3] & !\pixel_counter[2]~16 ))

	.dataa(gnd),
	.datab(pixel_counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixel_counter[2]~16 ),
	.combout(\pixel_counter[3]~17_combout ),
	.cout(\pixel_counter[3]~18 ));
// synopsys translate_off
defparam \pixel_counter[3]~17 .lut_mask = 16'hC30C;
defparam \pixel_counter[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \pixel_counter[3] (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\pixel_counter[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_counter[3] .is_wysiwyg = "true";
defparam \pixel_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \pixel_counter[4]~19 (
// Equation(s):
// \pixel_counter[4]~19_combout  = (pixel_counter[4] & (!\pixel_counter[3]~18 )) # (!pixel_counter[4] & ((\pixel_counter[3]~18 ) # (GND)))
// \pixel_counter[4]~20  = CARRY((!\pixel_counter[3]~18 ) # (!pixel_counter[4]))

	.dataa(pixel_counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixel_counter[3]~18 ),
	.combout(\pixel_counter[4]~19_combout ),
	.cout(\pixel_counter[4]~20 ));
// synopsys translate_off
defparam \pixel_counter[4]~19 .lut_mask = 16'h5A5F;
defparam \pixel_counter[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \pixel_counter[4] (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\pixel_counter[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_counter[4] .is_wysiwyg = "true";
defparam \pixel_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \pixel_counter[5]~21 (
// Equation(s):
// \pixel_counter[5]~21_combout  = (pixel_counter[5] & (\pixel_counter[4]~20  $ (GND))) # (!pixel_counter[5] & (!\pixel_counter[4]~20  & VCC))
// \pixel_counter[5]~22  = CARRY((pixel_counter[5] & !\pixel_counter[4]~20 ))

	.dataa(pixel_counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixel_counter[4]~20 ),
	.combout(\pixel_counter[5]~21_combout ),
	.cout(\pixel_counter[5]~22 ));
// synopsys translate_off
defparam \pixel_counter[5]~21 .lut_mask = 16'hA50A;
defparam \pixel_counter[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \pixel_counter[5] (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\pixel_counter[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_counter[5] .is_wysiwyg = "true";
defparam \pixel_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \pixel_counter[6]~23 (
// Equation(s):
// \pixel_counter[6]~23_combout  = (pixel_counter[6] & (!\pixel_counter[5]~22 )) # (!pixel_counter[6] & ((\pixel_counter[5]~22 ) # (GND)))
// \pixel_counter[6]~24  = CARRY((!\pixel_counter[5]~22 ) # (!pixel_counter[6]))

	.dataa(gnd),
	.datab(pixel_counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixel_counter[5]~22 ),
	.combout(\pixel_counter[6]~23_combout ),
	.cout(\pixel_counter[6]~24 ));
// synopsys translate_off
defparam \pixel_counter[6]~23 .lut_mask = 16'h3C3F;
defparam \pixel_counter[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \pixel_counter[6] (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\pixel_counter[6]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_counter[6] .is_wysiwyg = "true";
defparam \pixel_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \pixel_counter[7]~25 (
// Equation(s):
// \pixel_counter[7]~25_combout  = (pixel_counter[7] & (\pixel_counter[6]~24  $ (GND))) # (!pixel_counter[7] & (!\pixel_counter[6]~24  & VCC))
// \pixel_counter[7]~26  = CARRY((pixel_counter[7] & !\pixel_counter[6]~24 ))

	.dataa(gnd),
	.datab(pixel_counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixel_counter[6]~24 ),
	.combout(\pixel_counter[7]~25_combout ),
	.cout(\pixel_counter[7]~26 ));
// synopsys translate_off
defparam \pixel_counter[7]~25 .lut_mask = 16'hC30C;
defparam \pixel_counter[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \pixel_counter[7] (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\pixel_counter[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_counter[7] .is_wysiwyg = "true";
defparam \pixel_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (pixel_counter[4] & (pixel_counter[7] & (pixel_counter[6] & pixel_counter[5])))

	.dataa(pixel_counter[4]),
	.datab(pixel_counter[7]),
	.datac(pixel_counter[6]),
	.datad(pixel_counter[5]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8000;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (pixel_counter[0] & (pixel_counter[2] & (pixel_counter[1] & pixel_counter[3])))

	.dataa(pixel_counter[0]),
	.datab(pixel_counter[2]),
	.datac(pixel_counter[1]),
	.datad(pixel_counter[3]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \pixel_counter[8]~27 (
// Equation(s):
// \pixel_counter[8]~27_combout  = (pixel_counter[8] & (!\pixel_counter[7]~26 )) # (!pixel_counter[8] & ((\pixel_counter[7]~26 ) # (GND)))
// \pixel_counter[8]~28  = CARRY((!\pixel_counter[7]~26 ) # (!pixel_counter[8]))

	.dataa(gnd),
	.datab(pixel_counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixel_counter[7]~26 ),
	.combout(\pixel_counter[8]~27_combout ),
	.cout(\pixel_counter[8]~28 ));
// synopsys translate_off
defparam \pixel_counter[8]~27 .lut_mask = 16'h3C3F;
defparam \pixel_counter[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \pixel_counter[8] (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\pixel_counter[8]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_counter[8] .is_wysiwyg = "true";
defparam \pixel_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \pixel_counter[9]~29 (
// Equation(s):
// \pixel_counter[9]~29_combout  = (pixel_counter[9] & (\pixel_counter[8]~28  $ (GND))) # (!pixel_counter[9] & (!\pixel_counter[8]~28  & VCC))
// \pixel_counter[9]~30  = CARRY((pixel_counter[9] & !\pixel_counter[8]~28 ))

	.dataa(gnd),
	.datab(pixel_counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixel_counter[8]~28 ),
	.combout(\pixel_counter[9]~29_combout ),
	.cout(\pixel_counter[9]~30 ));
// synopsys translate_off
defparam \pixel_counter[9]~29 .lut_mask = 16'hC30C;
defparam \pixel_counter[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \pixel_counter[9] (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\pixel_counter[9]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_counter[9] .is_wysiwyg = "true";
defparam \pixel_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \pixel_counter[10]~31 (
// Equation(s):
// \pixel_counter[10]~31_combout  = (pixel_counter[10] & (!\pixel_counter[9]~30 )) # (!pixel_counter[10] & ((\pixel_counter[9]~30 ) # (GND)))
// \pixel_counter[10]~32  = CARRY((!\pixel_counter[9]~30 ) # (!pixel_counter[10]))

	.dataa(pixel_counter[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixel_counter[9]~30 ),
	.combout(\pixel_counter[10]~31_combout ),
	.cout(\pixel_counter[10]~32 ));
// synopsys translate_off
defparam \pixel_counter[10]~31 .lut_mask = 16'h5A5F;
defparam \pixel_counter[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \pixel_counter[10] (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\pixel_counter[10]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_counter[10] .is_wysiwyg = "true";
defparam \pixel_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \pixel_counter[11]~33 (
// Equation(s):
// \pixel_counter[11]~33_combout  = (pixel_counter[11] & (\pixel_counter[10]~32  $ (GND))) # (!pixel_counter[11] & (!\pixel_counter[10]~32  & VCC))
// \pixel_counter[11]~34  = CARRY((pixel_counter[11] & !\pixel_counter[10]~32 ))

	.dataa(gnd),
	.datab(pixel_counter[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixel_counter[10]~32 ),
	.combout(\pixel_counter[11]~33_combout ),
	.cout(\pixel_counter[11]~34 ));
// synopsys translate_off
defparam \pixel_counter[11]~33 .lut_mask = 16'hC30C;
defparam \pixel_counter[11]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \pixel_counter[11] (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\pixel_counter[11]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_counter[11] .is_wysiwyg = "true";
defparam \pixel_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \pixel_counter[12]~35 (
// Equation(s):
// \pixel_counter[12]~35_combout  = (pixel_counter[12] & (!\pixel_counter[11]~34 )) # (!pixel_counter[12] & ((\pixel_counter[11]~34 ) # (GND)))
// \pixel_counter[12]~36  = CARRY((!\pixel_counter[11]~34 ) # (!pixel_counter[12]))

	.dataa(pixel_counter[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pixel_counter[11]~34 ),
	.combout(\pixel_counter[12]~35_combout ),
	.cout(\pixel_counter[12]~36 ));
// synopsys translate_off
defparam \pixel_counter[12]~35 .lut_mask = 16'h5A5F;
defparam \pixel_counter[12]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \pixel_counter[12] (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\pixel_counter[12]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_counter[12] .is_wysiwyg = "true";
defparam \pixel_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \pixel_counter[13]~37 (
// Equation(s):
// \pixel_counter[13]~37_combout  = \pixel_counter[12]~36  $ (!pixel_counter[13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(pixel_counter[13]),
	.cin(\pixel_counter[12]~36 ),
	.combout(\pixel_counter[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \pixel_counter[13]~37 .lut_mask = 16'hF00F;
defparam \pixel_counter[13]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \pixel_counter[13] (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\pixel_counter[13]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixel_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_counter[13] .is_wysiwyg = "true";
defparam \pixel_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (pixel_counter[10] & (pixel_counter[8] & (pixel_counter[11] & pixel_counter[9])))

	.dataa(pixel_counter[10]),
	.datab(pixel_counter[8]),
	.datac(pixel_counter[11]),
	.datad(pixel_counter[9]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (pixel_counter[13] & (pixel_counter[12] & \Equal0~2_combout ))

	.dataa(gnd),
	.datab(pixel_counter[13]),
	.datac(pixel_counter[12]),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'hC000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \transmission_done~0 (
// Equation(s):
// \transmission_done~0_combout  = (\transmission_done~q ) # ((\Equal0~1_combout  & (\Equal0~0_combout  & \Equal0~3_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\transmission_done~q ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\transmission_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmission_done~0 .lut_mask = 16'hF8F0;
defparam \transmission_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas transmission_done(
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\transmission_done~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\transmission_done~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmission_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam transmission_done.is_wysiwyg = "true";
defparam transmission_done.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \ili9341|Selector9~0 (
// Equation(s):
// \ili9341|Selector9~0_combout  = (\transmission_done~q  & ((\ili9341|fsm_state.WAIT_FRAME~q ) # (\ili9341|fsm_state.FRAME_LOOP~q )))

	.dataa(gnd),
	.datab(\ili9341|fsm_state.WAIT_FRAME~q ),
	.datac(\ili9341|fsm_state.FRAME_LOOP~q ),
	.datad(\transmission_done~q ),
	.cin(gnd),
	.combout(\ili9341|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector9~0 .lut_mask = 16'hFC00;
defparam \ili9341|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \ili9341|fsm_state.WAIT_FRAME (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ili9341|Selector9~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|fsm_state.WAIT_FRAME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|fsm_state.WAIT_FRAME .is_wysiwyg = "true";
defparam \ili9341|fsm_state.WAIT_FRAME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \ili9341|Selector8~0 (
// Equation(s):
// \ili9341|Selector8~0_combout  = (!\transmission_done~q  & ((\ili9341|fsm_state.WAIT_FRAME~q ) # (\ili9341|fsm_state.FRAME_LOOP~q )))

	.dataa(gnd),
	.datab(\ili9341|fsm_state.WAIT_FRAME~q ),
	.datac(\ili9341|fsm_state.FRAME_LOOP~q ),
	.datad(\transmission_done~q ),
	.cin(gnd),
	.combout(\ili9341|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector8~0 .lut_mask = 16'h00FC;
defparam \ili9341|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \ili9341|Selector8~1 (
// Equation(s):
// \ili9341|Selector8~1_combout  = (\ili9341|Selector8~0_combout ) # ((\ili9341|fsm_state.SET_ADRRESS~q  & (\ili9341|Equal2~0_combout  & !\ili9341|spi|idle~q )))

	.dataa(\ili9341|fsm_state.SET_ADRRESS~q ),
	.datab(\ili9341|Selector8~0_combout ),
	.datac(\ili9341|Equal2~0_combout ),
	.datad(\ili9341|spi|idle~q ),
	.cin(gnd),
	.combout(\ili9341|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector8~1 .lut_mask = 16'hCCEC;
defparam \ili9341|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \ili9341|next_config[3]~0 (
// Equation(s):
// \ili9341|next_config[3]~0_combout  = (!\ili9341|Selector0~0_combout  & (!\ili9341|Selector8~1_combout  & !\ili9341|Selector2~1_combout ))

	.dataa(\ili9341|Selector0~0_combout ),
	.datab(gnd),
	.datac(\ili9341|Selector8~1_combout ),
	.datad(\ili9341|Selector2~1_combout ),
	.cin(gnd),
	.combout(\ili9341|next_config[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|next_config[3]~0 .lut_mask = 16'h0005;
defparam \ili9341|next_config[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \ili9341|WideOr15~0 (
// Equation(s):
// \ili9341|WideOr15~0_combout  = (!\ili9341|Selector1~0_combout  & (!\ili9341|Selector5~0_combout  & (!\ili9341|Selector3~1_combout  & !\ili9341|Selector9~0_combout )))

	.dataa(\ili9341|Selector1~0_combout ),
	.datab(\ili9341|Selector5~0_combout ),
	.datac(\ili9341|Selector3~1_combout ),
	.datad(\ili9341|Selector9~0_combout ),
	.cin(gnd),
	.combout(\ili9341|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|WideOr15~0 .lut_mask = 16'h0001;
defparam \ili9341|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \ili9341|next_config[3]~3 (
// Equation(s):
// \ili9341|next_config[3]~3_combout  = (\ili9341|Selector4~0_combout ) # ((\ili9341|spi|idle~q ) # ((!\ili9341|WideOr15~0_combout ) # (!\ili9341|next_config[3]~0_combout )))

	.dataa(\ili9341|Selector4~0_combout ),
	.datab(\ili9341|spi|idle~q ),
	.datac(\ili9341|next_config[3]~0_combout ),
	.datad(\ili9341|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ili9341|next_config[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|next_config[3]~3 .lut_mask = 16'hEFFF;
defparam \ili9341|next_config[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \ili9341|WideOr13~0 (
// Equation(s):
// \ili9341|WideOr13~0_combout  = (\ili9341|next_config [0]) # ((\ili9341|next_config [3] & ((\ili9341|next_config [2]) # (\ili9341|next_config [1]))))

	.dataa(\ili9341|next_config [2]),
	.datab(\ili9341|next_config [3]),
	.datac(\ili9341|next_config [0]),
	.datad(\ili9341|next_config [1]),
	.cin(gnd),
	.combout(\ili9341|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|WideOr13~0 .lut_mask = 16'hFCF8;
defparam \ili9341|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \ili9341|next_config[0]~1 (
// Equation(s):
// \ili9341|next_config[0]~1_combout  = (\ili9341|Selector7~0_combout  & ((!\ili9341|WideOr13~0_combout ))) # (!\ili9341|Selector7~0_combout  & (\ili9341|Equal2~0_combout ))

	.dataa(gnd),
	.datab(\ili9341|Equal2~0_combout ),
	.datac(\ili9341|Selector7~0_combout ),
	.datad(\ili9341|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\ili9341|next_config[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|next_config[0]~1 .lut_mask = 16'h0CFC;
defparam \ili9341|next_config[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \ili9341|Selector44~0 (
// Equation(s):
// \ili9341|Selector44~0_combout  = (!\ili9341|spi|idle~q  & ((\ili9341|Selector6~1_combout ) # (\ili9341|Selector7~0_combout )))

	.dataa(\ili9341|Selector6~1_combout ),
	.datab(\ili9341|spi|idle~q ),
	.datac(gnd),
	.datad(\ili9341|Selector7~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector44~0 .lut_mask = 16'h3322;
defparam \ili9341|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \ili9341|next_config[0]~2 (
// Equation(s):
// \ili9341|next_config[0]~2_combout  = (\ili9341|Selector44~0_combout  & (\ili9341|next_config[0]~1_combout )) # (!\ili9341|Selector44~0_combout  & ((\ili9341|next_config [0])))

	.dataa(gnd),
	.datab(\ili9341|next_config[0]~1_combout ),
	.datac(\ili9341|next_config [0]),
	.datad(\ili9341|Selector44~0_combout ),
	.cin(gnd),
	.combout(\ili9341|next_config[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|next_config[0]~2 .lut_mask = 16'hCCF0;
defparam \ili9341|next_config[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \ili9341|next_config[0] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|next_config[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|next_config [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|next_config[0] .is_wysiwyg = "true";
defparam \ili9341|next_config[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \ili9341|WideOr12~0 (
// Equation(s):
// \ili9341|WideOr12~0_combout  = (\ili9341|next_config [3] & (!\ili9341|next_config [1] & (!\ili9341|next_config [2] & \ili9341|next_config [0]))) # (!\ili9341|next_config [3] & (\ili9341|next_config [1] $ (((\ili9341|next_config [0])))))

	.dataa(\ili9341|next_config [3]),
	.datab(\ili9341|next_config [1]),
	.datac(\ili9341|next_config [2]),
	.datad(\ili9341|next_config [0]),
	.cin(gnd),
	.combout(\ili9341|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|WideOr12~0 .lut_mask = 16'h1344;
defparam \ili9341|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \ili9341|next_config[1]~6 (
// Equation(s):
// \ili9341|next_config[1]~6_combout  = (\ili9341|next_config[3]~3_combout  & (((\ili9341|next_config [1])))) # (!\ili9341|next_config[3]~3_combout  & (\ili9341|WideOr12~0_combout  & ((\ili9341|Selector7~0_combout ))))

	.dataa(\ili9341|next_config[3]~3_combout ),
	.datab(\ili9341|WideOr12~0_combout ),
	.datac(\ili9341|next_config [1]),
	.datad(\ili9341|Selector7~0_combout ),
	.cin(gnd),
	.combout(\ili9341|next_config[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|next_config[1]~6 .lut_mask = 16'hE4A0;
defparam \ili9341|next_config[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \ili9341|next_config[1] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|next_config[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|next_config [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|next_config[1] .is_wysiwyg = "true";
defparam \ili9341|next_config[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \ili9341|WideOr10~0 (
// Equation(s):
// \ili9341|WideOr10~0_combout  = (\ili9341|next_config [3] & (!\ili9341|next_config [1] & (!\ili9341|next_config [2]))) # (!\ili9341|next_config [3] & (\ili9341|next_config [1] & (\ili9341|next_config [2] & \ili9341|next_config [0])))

	.dataa(\ili9341|next_config [3]),
	.datab(\ili9341|next_config [1]),
	.datac(\ili9341|next_config [2]),
	.datad(\ili9341|next_config [0]),
	.cin(gnd),
	.combout(\ili9341|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|WideOr10~0 .lut_mask = 16'h4202;
defparam \ili9341|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \ili9341|next_config[3]~4 (
// Equation(s):
// \ili9341|next_config[3]~4_combout  = (\ili9341|next_config[3]~3_combout  & (((\ili9341|next_config [3])))) # (!\ili9341|next_config[3]~3_combout  & (\ili9341|WideOr10~0_combout  & ((\ili9341|Selector7~0_combout ))))

	.dataa(\ili9341|next_config[3]~3_combout ),
	.datab(\ili9341|WideOr10~0_combout ),
	.datac(\ili9341|next_config [3]),
	.datad(\ili9341|Selector7~0_combout ),
	.cin(gnd),
	.combout(\ili9341|next_config[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|next_config[3]~4 .lut_mask = 16'hE4A0;
defparam \ili9341|next_config[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \ili9341|next_config[3] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|next_config[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|next_config [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|next_config[3] .is_wysiwyg = "true";
defparam \ili9341|next_config[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \ili9341|WideOr11~0 (
// Equation(s):
// \ili9341|WideOr11~0_combout  = (!\ili9341|next_config [3] & (\ili9341|next_config [2] $ (((\ili9341|next_config [0] & \ili9341|next_config [1])))))

	.dataa(\ili9341|next_config [2]),
	.datab(\ili9341|next_config [3]),
	.datac(\ili9341|next_config [0]),
	.datad(\ili9341|next_config [1]),
	.cin(gnd),
	.combout(\ili9341|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|WideOr11~0 .lut_mask = 16'h1222;
defparam \ili9341|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \ili9341|next_config[2]~5 (
// Equation(s):
// \ili9341|next_config[2]~5_combout  = (\ili9341|next_config[3]~3_combout  & (((\ili9341|next_config [2])))) # (!\ili9341|next_config[3]~3_combout  & (\ili9341|Selector7~0_combout  & (\ili9341|WideOr11~0_combout )))

	.dataa(\ili9341|Selector7~0_combout ),
	.datab(\ili9341|WideOr11~0_combout ),
	.datac(\ili9341|next_config [2]),
	.datad(\ili9341|next_config[3]~3_combout ),
	.cin(gnd),
	.combout(\ili9341|next_config[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|next_config[2]~5 .lut_mask = 16'hF088;
defparam \ili9341|next_config[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \ili9341|next_config[2] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|next_config[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|next_config [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|next_config[2] .is_wysiwyg = "true";
defparam \ili9341|next_config[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \ili9341|Equal2~0 (
// Equation(s):
// \ili9341|Equal2~0_combout  = (!\ili9341|next_config [2] & (!\ili9341|next_config [3] & (!\ili9341|next_config [0] & !\ili9341|next_config [1])))

	.dataa(\ili9341|next_config [2]),
	.datab(\ili9341|next_config [3]),
	.datac(\ili9341|next_config [0]),
	.datad(\ili9341|next_config [1]),
	.cin(gnd),
	.combout(\ili9341|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Equal2~0 .lut_mask = 16'h0001;
defparam \ili9341|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \ili9341|spi_data[2]~0 (
// Equation(s):
// \ili9341|spi_data[2]~0_combout  = (!\ili9341|fsm_state.SET_ADRRESS~q ) # (!\ili9341|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ili9341|Equal2~0_combout ),
	.datad(\ili9341|fsm_state.SET_ADRRESS~q ),
	.cin(gnd),
	.combout(\ili9341|spi_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data[2]~0 .lut_mask = 16'h0FFF;
defparam \ili9341|spi_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \ili9341|spi_data[2]~1 (
// Equation(s):
// \ili9341|spi_data[2]~1_combout  = (\ili9341|spi|idle~q ) # ((\ili9341|fsm_state.START~q  & (\ili9341|spi_data[2]~0_combout  & !\ili9341|Selector8~0_combout )))

	.dataa(\ili9341|fsm_state.START~q ),
	.datab(\ili9341|spi|idle~q ),
	.datac(\ili9341|spi_data[2]~0_combout ),
	.datad(\ili9341|Selector8~0_combout ),
	.cin(gnd),
	.combout(\ili9341|spi_data[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data[2]~1 .lut_mask = 16'hCCEC;
defparam \ili9341|spi_data[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \ili9341|Selector27~0 (
// Equation(s):
// \ili9341|Selector27~0_combout  = (!\ili9341|spi|idle~q  & ((\ili9341|Equal2~0_combout  & ((\ili9341|fsm_state.SET_ROTATION~q ))) # (!\ili9341|Equal2~0_combout  & (\ili9341|fsm_state.SET_ADRRESS~q ))))

	.dataa(\ili9341|fsm_state.SET_ADRRESS~q ),
	.datab(\ili9341|fsm_state.SET_ROTATION~q ),
	.datac(\ili9341|Equal2~0_combout ),
	.datad(\ili9341|spi|idle~q ),
	.cin(gnd),
	.combout(\ili9341|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector27~0 .lut_mask = 16'h00CA;
defparam \ili9341|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \ili9341|spi_data[2]~2 (
// Equation(s):
// \ili9341|spi_data[2]~2_combout  = (\ili9341|spi|idle~q ) # ((!\ili9341|Selector4~0_combout  & (!\ili9341|Selector6~1_combout  & !\ili9341|Selector2~1_combout )))

	.dataa(\ili9341|Selector4~0_combout ),
	.datab(\ili9341|spi|idle~q ),
	.datac(\ili9341|Selector6~1_combout ),
	.datad(\ili9341|Selector2~1_combout ),
	.cin(gnd),
	.combout(\ili9341|spi_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data[2]~2 .lut_mask = 16'hCCCD;
defparam \ili9341|spi_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \ili9341|Selector33~0 (
// Equation(s):
// \ili9341|Selector33~0_combout  = (\ili9341|available_data~q  & (\ili9341|spi|idle~q  & !\ili9341|WideOr15~0_combout ))

	.dataa(\ili9341|available_data~q ),
	.datab(\ili9341|spi|idle~q ),
	.datac(gnd),
	.datad(\ili9341|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector33~0 .lut_mask = 16'h0088;
defparam \ili9341|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \ili9341|Selector33~1 (
// Equation(s):
// \ili9341|Selector33~1_combout  = ((\ili9341|Selector27~0_combout ) # ((\ili9341|Selector33~0_combout ) # (!\ili9341|spi_data[2]~2_combout ))) # (!\ili9341|spi_data[2]~1_combout )

	.dataa(\ili9341|spi_data[2]~1_combout ),
	.datab(\ili9341|Selector27~0_combout ),
	.datac(\ili9341|spi_data[2]~2_combout ),
	.datad(\ili9341|Selector33~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector33~1 .lut_mask = 16'hFFDF;
defparam \ili9341|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \ili9341|available_data (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector33~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|available_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|available_data .is_wysiwyg = "true";
defparam \ili9341|available_data .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N29
dffeas \ili9341|spi|idle (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|spi|idle~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|available_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|idle .is_wysiwyg = "true";
defparam \ili9341|spi|idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \ili9341|spi|spi_mosi~0 (
// Equation(s):
// \ili9341|spi|spi_mosi~0_combout  = (!\ili9341|spi|sck_reg~q  & \ili9341|spi|idle~q )

	.dataa(gnd),
	.datab(\ili9341|spi|sck_reg~q ),
	.datac(\ili9341|spi|idle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ili9341|spi|spi_mosi~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|spi_mosi~0 .lut_mask = 16'h3030;
defparam \ili9341|spi|spi_mosi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \ili9341|spi|sck_reg~feeder (
// Equation(s):
// \ili9341|spi|sck_reg~feeder_combout  = \ili9341|spi|spi_mosi~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ili9341|spi|spi_mosi~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ili9341|spi|sck_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|sck_reg~feeder .lut_mask = 16'hF0F0;
defparam \ili9341|spi|sck_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \ili9341|spi|sck_reg (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|spi|sck_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|sck_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|sck_reg .is_wysiwyg = "true";
defparam \ili9341|spi|sck_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \ili9341|spi|data_bit_counter~2 (
// Equation(s):
// \ili9341|spi|data_bit_counter~2_combout  = (\ili9341|spi|idle~q  & (!\ili9341|spi|data_bit_counter [2] & !\ili9341|spi|sck_reg~q ))

	.dataa(gnd),
	.datab(\ili9341|spi|idle~q ),
	.datac(\ili9341|spi|data_bit_counter [2]),
	.datad(\ili9341|spi|sck_reg~q ),
	.cin(gnd),
	.combout(\ili9341|spi|data_bit_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|data_bit_counter~2 .lut_mask = 16'h000C;
defparam \ili9341|spi|data_bit_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \ili9341|spi|data_bit_counter[0]~1 (
// Equation(s):
// \ili9341|spi|data_bit_counter[0]~1_combout  = (\ili9341|available_data~q ) # ((!\ili9341|spi|sck_reg~q  & \ili9341|spi|idle~q ))

	.dataa(\ili9341|spi|sck_reg~q ),
	.datab(\ili9341|spi|idle~q ),
	.datac(gnd),
	.datad(\ili9341|available_data~q ),
	.cin(gnd),
	.combout(\ili9341|spi|data_bit_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|data_bit_counter[0]~1 .lut_mask = 16'hFF44;
defparam \ili9341|spi|data_bit_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \ili9341|spi|data_bit_counter[2] (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|spi|data_bit_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|spi|data_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|data_bit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|data_bit_counter[2] .is_wysiwyg = "true";
defparam \ili9341|spi|data_bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \ili9341|spi|data_bit_counter~0 (
// Equation(s):
// \ili9341|spi|data_bit_counter~0_combout  = (\ili9341|spi|idle~q  & (!\ili9341|spi|sck_reg~q  & (\ili9341|spi|data_bit_counter [2] $ (\ili9341|spi|data_bit_counter [1]))))

	.dataa(\ili9341|spi|data_bit_counter [2]),
	.datab(\ili9341|spi|idle~q ),
	.datac(\ili9341|spi|data_bit_counter [1]),
	.datad(\ili9341|spi|sck_reg~q ),
	.cin(gnd),
	.combout(\ili9341|spi|data_bit_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|data_bit_counter~0 .lut_mask = 16'h0048;
defparam \ili9341|spi|data_bit_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \ili9341|spi|data_bit_counter[1] (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|spi|data_bit_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|spi|data_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|data_bit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|data_bit_counter[1] .is_wysiwyg = "true";
defparam \ili9341|spi|data_bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \ili9341|spi|data_bit_counter~3 (
// Equation(s):
// \ili9341|spi|data_bit_counter~3_combout  = (\ili9341|spi|spi_mosi~0_combout  & (\ili9341|spi|data_bit_counter [0] $ (((\ili9341|spi|data_bit_counter [2] & \ili9341|spi|data_bit_counter [1])))))

	.dataa(\ili9341|spi|data_bit_counter [2]),
	.datab(\ili9341|spi|data_bit_counter [1]),
	.datac(\ili9341|spi|data_bit_counter [0]),
	.datad(\ili9341|spi|spi_mosi~0_combout ),
	.cin(gnd),
	.combout(\ili9341|spi|data_bit_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|data_bit_counter~3 .lut_mask = 16'h7800;
defparam \ili9341|spi|data_bit_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \ili9341|spi|data_bit_counter[0] (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|spi|data_bit_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|spi|data_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|data_bit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|data_bit_counter[0] .is_wysiwyg = "true";
defparam \ili9341|spi|data_bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \ili9341|Selector25~0 (
// Equation(s):
// \ili9341|Selector25~0_combout  = (\ili9341|Selector8~1_combout ) # ((!\ili9341|Selector7~0_combout  & (!\ili9341|Selector6~1_combout  & !\ili9341|Selector2~1_combout )))

	.dataa(\ili9341|Selector7~0_combout ),
	.datab(\ili9341|Selector6~1_combout ),
	.datac(\ili9341|Selector2~1_combout ),
	.datad(\ili9341|Selector8~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector25~0 .lut_mask = 16'hFF01;
defparam \ili9341|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \pixel_data_mem~0feeder (
// Equation(s):
// \pixel_data_mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pixel_data_mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pixel_data_mem~0feeder .lut_mask = 16'hFFFF;
defparam \pixel_data_mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \pixel_data_mem~0 (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(\pixel_data_mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_data_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_mem~0 .is_wysiwyg = "true";
defparam \pixel_data_mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \ili9341|Selector30~0 (
// Equation(s):
// \ili9341|Selector30~0_combout  = (\ili9341|Selector8~1_combout  & \pixel_data_mem~0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ili9341|Selector8~1_combout ),
	.datad(\pixel_data_mem~0_q ),
	.cin(gnd),
	.combout(\ili9341|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector30~0 .lut_mask = 16'hF000;
defparam \ili9341|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \pixel_data_mem_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\ili9341|data_byte_flag~clkctrl_outclk ),
	.d(gnd),
	.asdata(pixel_counter[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\transmission_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \pixel_data_mem_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h0000003DF20300307F640084000000000000007BF8000084FFD0405C0000000000000057FC000089FFF20018000000000000005CFE100019FFA401900000000000000047DF180067FFE000D0000000000000006FCF86000FFFB002A00000000000000037FF40001FFF3007C0000000000000000EFFD000FBFEC00B40000000000000000FFFD511FDFB13B5800000000000000007FF4401FFF00027000000000000000003FFF8047FCC0046000000000000000000FBF5C15F08F1B80000000000000000007E6A00B80006200000000000000000001FC2A800800F6000000000000000000007FDF93419E3D0000000000000000000001D290003C6F80000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h000000000007C51F0103A400000000000000000000013968CC000E00000000000000000000001C9664003A00000000000000000000000369991870000000000000000000000000C8861C1A000000000000000000000000D765805C00000000000000000000000060327FE40000000000000000000000007801F7740000000000000000000000001918B0700000000000000000000000003181BF80000000000000000000000000110C10000000000000000000000000000AE1500000000000000000000000000007B9C00000000000000000000000000001E71000000000000000000000000000006CB000000000000000000000000000001400000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \ili9341|spi_data~11 (
// Equation(s):
// \ili9341|spi_data~11_combout  = (\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & (!\ili9341|data_byte_flag~q )) # (!\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & ((\ili9341|data_byte_flag~q  & 
// ((\pixel_data_mem_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (!\ili9341|data_byte_flag~q  & (\pixel_data_mem_rtl_0|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ili9341|data_byte_flag~q ),
	.datac(\pixel_data_mem_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datad(\pixel_data_mem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\ili9341|spi_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data~11 .lut_mask = 16'h7632;
defparam \ili9341|spi_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF4000000000000000000000001E0000037E000000000000000000000076FFFFFF4FC00000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'h0000000002FE74C0CB8FF000000000000000000007F26F7E1D32DC0000000000000000001BDFC00FFC676F0000000000000000003311FFFF1FE7BE800000000000000000B8597FFFF9A4EFC000000000000000015A7FF7FFFF6F1FE00000000000000001CAF7FFFFFFCE05700000000000000006F1FFFEFFFFD60238000000000000000D5EFF8EFF7FF80178000000000000000C4284A5FFDFF000B5E00000000000001BF3CA39FFFF710076F000000000000038FE8343FFF9EA001F78000000000000393F8B5EFFC634003EE00000000000002FE4AEF7FFBCB80017FC00000000000063720FBBFFDF000017FC000000000000C96AFE47FFDB01000BFE000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h000000E8493FECBDA0000003FE5C000000000070E3876B5980000007FEFC0000000001D055FF61CD00070005FEFC0000000000844539776810030001FFFC000000000184248FC763C0000003FFFC0000000001A01B9F7E6000000003FFF400000000038012EE9C8101000003FFFC000000000388922F9B3C00880001FFF8000000000280AE0CF39A02C00401FFF80000000002805F3EBFCD06040601FFF00000000002C0DF1CBFE206080401FFF00000000002C0BFD87FF680080001FFF00000000002C07FDBE3FC80080001FFE00000000002C17E3F2FFD03380001FFC00000000002C1FEE31FFB00E00001FFE00000000002017FB773FB00000001FFC00000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'h000003E17E4B5BFC00000001FF800000000003E1BE1BA7FE00000001FF000000000001803FD5FFF800000000BF000000000001B27FF9FFFF000000005E000000000001B8BFFEFFF700000003FC000000000001950FFEFFF40000000340000000000001B80BE8DFC200000003C00000000000005E672B0AE800000001C000000000000056037118C0461600A7C0000000000000D00001008022000003800000000000000210008000370000028000000000000061180001000640000E8000000000000023980000008F31000F000000000000003F400000009B91001F000000000000002FC40000001F88001A000000000000003D8000000059E0003A00000000;
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \ili9341|spi_data~12 (
// Equation(s):
// \ili9341|spi_data~12_combout  = (\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & ((\ili9341|spi_data~11_combout  & ((\pixel_data_mem_rtl_0|auto_generated|ram_block1a25~portadataout ))) # (!\ili9341|spi_data~11_combout  & 
// (\pixel_data_mem_rtl_0|auto_generated|ram_block1a17~portadataout )))) # (!\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & (\ili9341|spi_data~11_combout ))

	.dataa(\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ili9341|spi_data~11_combout ),
	.datac(\pixel_data_mem_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datad(\pixel_data_mem_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\ili9341|spi_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data~12 .lut_mask = 16'hEC64;
defparam \ili9341|spi_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \ili9341|Selector31~10 (
// Equation(s):
// \ili9341|Selector31~10_combout  = (\ili9341|config_counter [6] & (!\ili9341|config_counter [5] & (!\ili9341|Selector6~1_combout  & !\ili9341|Selector7~0_combout )))

	.dataa(\ili9341|config_counter [6]),
	.datab(\ili9341|config_counter [5]),
	.datac(\ili9341|Selector6~1_combout ),
	.datad(\ili9341|Selector7~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector31~10_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector31~10 .lut_mask = 16'h0002;
defparam \ili9341|Selector31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \ili9341|Selector31~2 (
// Equation(s):
// \ili9341|Selector31~2_combout  = (!\ili9341|config_counter [0] & !\ili9341|config_counter [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ili9341|config_counter [0]),
	.datad(\ili9341|config_counter [3]),
	.cin(gnd),
	.combout(\ili9341|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector31~2 .lut_mask = 16'h000F;
defparam \ili9341|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \ili9341|INIT_SEQ~30 (
// Equation(s):
// \ili9341|INIT_SEQ~30_combout  = (\ili9341|config_counter [4] & (!\ili9341|config_counter [3] & ((!\ili9341|config_counter [2])))) # (!\ili9341|config_counter [4] & ((\ili9341|config_counter [3] & (\ili9341|config_counter [0] $ (!\ili9341|config_counter 
// [2]))) # (!\ili9341|config_counter [3] & (!\ili9341|config_counter [0] & \ili9341|config_counter [2]))))

	.dataa(\ili9341|config_counter [4]),
	.datab(\ili9341|config_counter [3]),
	.datac(\ili9341|config_counter [0]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~30_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~30 .lut_mask = 16'h4126;
defparam \ili9341|INIT_SEQ~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \ili9341|INIT_SEQ~29 (
// Equation(s):
// \ili9341|INIT_SEQ~29_combout  = (\ili9341|config_counter [2] & (\ili9341|config_counter [1] & !\ili9341|config_counter [4]))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|config_counter [1]),
	.datac(gnd),
	.datad(\ili9341|config_counter [4]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~29_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~29 .lut_mask = 16'h0088;
defparam \ili9341|INIT_SEQ~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \ili9341|Selector31~7 (
// Equation(s):
// \ili9341|Selector31~7_combout  = (\ili9341|Selector31~2_combout  & ((\ili9341|INIT_SEQ~29_combout ) # ((!\ili9341|config_counter [1] & \ili9341|INIT_SEQ~30_combout )))) # (!\ili9341|Selector31~2_combout  & (!\ili9341|config_counter [1] & 
// (\ili9341|INIT_SEQ~30_combout )))

	.dataa(\ili9341|Selector31~2_combout ),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|INIT_SEQ~30_combout ),
	.datad(\ili9341|INIT_SEQ~29_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector31~7_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector31~7 .lut_mask = 16'hBA30;
defparam \ili9341|Selector31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \ili9341|INIT_SEQ~23 (
// Equation(s):
// \ili9341|INIT_SEQ~23_combout  = (\ili9341|config_counter [4] & (\ili9341|config_counter [0] $ (((\ili9341|config_counter [3]) # (\ili9341|config_counter [1]))))) # (!\ili9341|config_counter [4] & (\ili9341|config_counter [3] $ (((!\ili9341|config_counter 
// [0] & \ili9341|config_counter [1])))))

	.dataa(\ili9341|config_counter [0]),
	.datab(\ili9341|config_counter [4]),
	.datac(\ili9341|config_counter [3]),
	.datad(\ili9341|config_counter [1]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~23_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~23 .lut_mask = 16'h6578;
defparam \ili9341|INIT_SEQ~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \ili9341|INIT_SEQ~27 (
// Equation(s):
// \ili9341|INIT_SEQ~27_combout  = (\ili9341|config_counter [0] & ((\ili9341|config_counter [4] & ((\ili9341|config_counter [1]) # (!\ili9341|config_counter [3]))) # (!\ili9341|config_counter [4] & ((!\ili9341|config_counter [1]))))) # 
// (!\ili9341|config_counter [0] & (((\ili9341|config_counter [3]))))

	.dataa(\ili9341|config_counter [0]),
	.datab(\ili9341|config_counter [4]),
	.datac(\ili9341|config_counter [3]),
	.datad(\ili9341|config_counter [1]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~27_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~27 .lut_mask = 16'hD87A;
defparam \ili9341|INIT_SEQ~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \ili9341|INIT_SEQ~25 (
// Equation(s):
// \ili9341|INIT_SEQ~25_combout  = (\ili9341|config_counter [0] & ((\ili9341|config_counter [3] $ (!\ili9341|config_counter [1])) # (!\ili9341|config_counter [4]))) # (!\ili9341|config_counter [0] & ((\ili9341|config_counter [4]) # ((\ili9341|config_counter 
// [3]) # (\ili9341|config_counter [1]))))

	.dataa(\ili9341|config_counter [0]),
	.datab(\ili9341|config_counter [4]),
	.datac(\ili9341|config_counter [3]),
	.datad(\ili9341|config_counter [1]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~25_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~25 .lut_mask = 16'hF77E;
defparam \ili9341|INIT_SEQ~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \ili9341|INIT_SEQ~24 (
// Equation(s):
// \ili9341|INIT_SEQ~24_combout  = (\ili9341|config_counter [4] & (\ili9341|config_counter [0] $ ((!\ili9341|config_counter [3])))) # (!\ili9341|config_counter [4] & ((\ili9341|config_counter [0] & (!\ili9341|config_counter [3] & !\ili9341|config_counter 
// [1])) # (!\ili9341|config_counter [0] & ((\ili9341|config_counter [1])))))

	.dataa(\ili9341|config_counter [0]),
	.datab(\ili9341|config_counter [4]),
	.datac(\ili9341|config_counter [3]),
	.datad(\ili9341|config_counter [1]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~24_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~24 .lut_mask = 16'h9586;
defparam \ili9341|INIT_SEQ~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \ili9341|INIT_SEQ~26 (
// Equation(s):
// \ili9341|INIT_SEQ~26_combout  = (\ili9341|config_counter [2] & (((\ili9341|INIT_SEQ~24_combout ) # (\ili9341|config_counter [5])))) # (!\ili9341|config_counter [2] & (!\ili9341|INIT_SEQ~25_combout  & ((!\ili9341|config_counter [5]))))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|INIT_SEQ~25_combout ),
	.datac(\ili9341|INIT_SEQ~24_combout ),
	.datad(\ili9341|config_counter [5]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~26_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~26 .lut_mask = 16'hAAB1;
defparam \ili9341|INIT_SEQ~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \ili9341|INIT_SEQ~28 (
// Equation(s):
// \ili9341|INIT_SEQ~28_combout  = (\ili9341|config_counter [5] & ((\ili9341|INIT_SEQ~26_combout  & ((\ili9341|INIT_SEQ~27_combout ))) # (!\ili9341|INIT_SEQ~26_combout  & (!\ili9341|INIT_SEQ~23_combout )))) # (!\ili9341|config_counter [5] & 
// (((\ili9341|INIT_SEQ~26_combout ))))

	.dataa(\ili9341|config_counter [5]),
	.datab(\ili9341|INIT_SEQ~23_combout ),
	.datac(\ili9341|INIT_SEQ~27_combout ),
	.datad(\ili9341|INIT_SEQ~26_combout ),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~28_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~28 .lut_mask = 16'hF522;
defparam \ili9341|INIT_SEQ~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \ili9341|Selector31~3 (
// Equation(s):
// \ili9341|Selector31~3_combout  = (\ili9341|INIT_SEQ~28_combout  & (!\ili9341|Selector7~0_combout  & (!\ili9341|Selector6~1_combout  & !\ili9341|config_counter [6])))

	.dataa(\ili9341|INIT_SEQ~28_combout ),
	.datab(\ili9341|Selector7~0_combout ),
	.datac(\ili9341|Selector6~1_combout ),
	.datad(\ili9341|config_counter [6]),
	.cin(gnd),
	.combout(\ili9341|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector31~3 .lut_mask = 16'h0002;
defparam \ili9341|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \ili9341|Selector31~4 (
// Equation(s):
// \ili9341|Selector31~4_combout  = (!\ili9341|next_config [1] & ((\ili9341|next_config [3] & ((\ili9341|next_config [0]))) # (!\ili9341|next_config [3] & ((\ili9341|next_config [2]) # (!\ili9341|next_config [0])))))

	.dataa(\ili9341|next_config [3]),
	.datab(\ili9341|next_config [1]),
	.datac(\ili9341|next_config [2]),
	.datad(\ili9341|next_config [0]),
	.cin(gnd),
	.combout(\ili9341|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector31~4 .lut_mask = 16'h3211;
defparam \ili9341|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \ili9341|Equal2~1 (
// Equation(s):
// \ili9341|Equal2~1_combout  = (!\ili9341|next_config [2] & (!\ili9341|next_config [3] & !\ili9341|next_config [1]))

	.dataa(\ili9341|next_config [2]),
	.datab(\ili9341|next_config [3]),
	.datac(\ili9341|next_config [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ili9341|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Equal2~1 .lut_mask = 16'h0101;
defparam \ili9341|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \ili9341|Selector31~5 (
// Equation(s):
// \ili9341|Selector31~5_combout  = (\ili9341|Equal2~1_combout  & (!\ili9341|next_config [0])) # (!\ili9341|Equal2~1_combout  & ((\ili9341|spi_data [1])))

	.dataa(\ili9341|next_config [0]),
	.datab(gnd),
	.datac(\ili9341|spi_data [1]),
	.datad(\ili9341|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector31~5 .lut_mask = 16'h55F0;
defparam \ili9341|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \ili9341|Selector31~6 (
// Equation(s):
// \ili9341|Selector31~6_combout  = (\ili9341|Selector7~0_combout  & (\ili9341|Selector31~4_combout )) # (!\ili9341|Selector7~0_combout  & (((\ili9341|Selector6~1_combout  & \ili9341|Selector31~5_combout ))))

	.dataa(\ili9341|Selector31~4_combout ),
	.datab(\ili9341|Selector6~1_combout ),
	.datac(\ili9341|Selector31~5_combout ),
	.datad(\ili9341|Selector7~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector31~6_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector31~6 .lut_mask = 16'hAAC0;
defparam \ili9341|Selector31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \ili9341|Selector31~8 (
// Equation(s):
// \ili9341|Selector31~8_combout  = (\ili9341|Selector31~3_combout ) # ((\ili9341|Selector31~6_combout ) # ((\ili9341|Selector31~10_combout  & \ili9341|Selector31~7_combout )))

	.dataa(\ili9341|Selector31~10_combout ),
	.datab(\ili9341|Selector31~7_combout ),
	.datac(\ili9341|Selector31~3_combout ),
	.datad(\ili9341|Selector31~6_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector31~8_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector31~8 .lut_mask = 16'hFFF8;
defparam \ili9341|Selector31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \ili9341|Selector31~9 (
// Equation(s):
// \ili9341|Selector31~9_combout  = (\ili9341|Selector25~0_combout  & (\ili9341|Selector30~0_combout  & (\ili9341|spi_data~12_combout ))) # (!\ili9341|Selector25~0_combout  & ((\ili9341|Selector31~8_combout ) # ((\ili9341|Selector30~0_combout  & 
// \ili9341|spi_data~12_combout ))))

	.dataa(\ili9341|Selector25~0_combout ),
	.datab(\ili9341|Selector30~0_combout ),
	.datac(\ili9341|spi_data~12_combout ),
	.datad(\ili9341|Selector31~8_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector31~9_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector31~9 .lut_mask = 16'hD5C0;
defparam \ili9341|Selector31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \ili9341|spi_data[2]~5 (
// Equation(s):
// \ili9341|spi_data[2]~5_combout  = (\ili9341|next_config [3] & ((\ili9341|next_config [2]) # ((\ili9341|next_config [1] & \ili9341|next_config [0]))))

	.dataa(\ili9341|next_config [3]),
	.datab(\ili9341|next_config [1]),
	.datac(\ili9341|next_config [2]),
	.datad(\ili9341|next_config [0]),
	.cin(gnd),
	.combout(\ili9341|spi_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data[2]~5 .lut_mask = 16'hA8A0;
defparam \ili9341|spi_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \ili9341|spi_data[2]~6 (
// Equation(s):
// \ili9341|spi_data[2]~6_combout  = (((\ili9341|Selector27~0_combout  & !\ili9341|spi_data[2]~5_combout )) # (!\ili9341|spi_data[2]~2_combout )) # (!\ili9341|spi_data[2]~1_combout )

	.dataa(\ili9341|Selector27~0_combout ),
	.datab(\ili9341|spi_data[2]~5_combout ),
	.datac(\ili9341|spi_data[2]~1_combout ),
	.datad(\ili9341|spi_data[2]~2_combout ),
	.cin(gnd),
	.combout(\ili9341|spi_data[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data[2]~6 .lut_mask = 16'h2FFF;
defparam \ili9341|spi_data[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \ili9341|spi_data[1] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector31~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|spi_data[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi_data[1] .is_wysiwyg = "true";
defparam \ili9341|spi_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \ili9341|spi|data_reg[1]~feeder (
// Equation(s):
// \ili9341|spi|data_reg[1]~feeder_combout  = \ili9341|spi_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ili9341|spi_data [1]),
	.cin(gnd),
	.combout(\ili9341|spi|data_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|data_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \ili9341|spi|data_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \ili9341|spi|data_reg[1] (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|spi|data_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|available_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|data_reg[1] .is_wysiwyg = "true";
defparam \ili9341|spi|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \ili9341|Selector32~4 (
// Equation(s):
// \ili9341|Selector32~4_combout  = (\ili9341|spi|idle~q  & \ili9341|spi_data [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ili9341|spi|idle~q ),
	.datad(\ili9341|spi_data [0]),
	.cin(gnd),
	.combout(\ili9341|Selector32~4_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector32~4 .lut_mask = 16'hF000;
defparam \ili9341|Selector32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \ili9341|Selector32~5 (
// Equation(s):
// \ili9341|Selector32~5_combout  = (\ili9341|Selector32~4_combout  & ((\ili9341|Selector8~1_combout ) # ((\ili9341|Selector7~0_combout ) # (\ili9341|Selector2~1_combout ))))

	.dataa(\ili9341|Selector8~1_combout ),
	.datab(\ili9341|Selector7~0_combout ),
	.datac(\ili9341|Selector32~4_combout ),
	.datad(\ili9341|Selector2~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector32~5_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector32~5 .lut_mask = 16'hF0E0;
defparam \ili9341|Selector32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000016730300B0990C03380000000000000016080000B4986041200000000000000060340100E910120348000000000000007E3A100018E37C0760000000000000006AA9180064C36005300000000000000050BD36002800E09960000000000000002A0190001200701400000000000000001330A000851FDA25C00000000000000008055D153AFA13DA80000000000000004720BE0587100319000000000000000002000C64984D032A000000000000000000157DC9A168F140000000000000000000755A00A80004C00000000000000000001D30086080E8A00000000000000000000671CD351D9C200000000000000000000013C3C003C5080000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000041B6F0D025800000000000000000000104218CC06B2000000000000000000000006046403A4000000000000000000000001F7BB18DC00000000000000000000000010A61C940000000000000000000000800F6E80E20000000000000000000000001C368E180000000000000000000000000537088D000000000000000000000000A89B7FA00000000000000000000000000E1FD2C0000000000000000000000000094DE0000000000000000000000000000561210000000000000000000000000004197000000000000000000000000000080DF00000000000000000000000000000545000000000000000000000000000001BA6000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \ili9341|spi_data~15 (
// Equation(s):
// \ili9341|spi_data~15_combout  = (\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & (((!\ili9341|data_byte_flag~q )))) # (!\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & ((\ili9341|data_byte_flag~q  & 
// ((\pixel_data_mem_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (!\ili9341|data_byte_flag~q  & (\pixel_data_mem_rtl_0|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\pixel_data_mem_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datac(\ili9341|data_byte_flag~q ),
	.datad(\pixel_data_mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\ili9341|spi_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data~15 .lut_mask = 16'h5E0E;
defparam \ili9341|spi_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000AFFFFFCCC000000000000000000000079000000B2800000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000110191DCA67000000000000000000000000FDF7E191D380000000000000000008436C00FFC66900000000000000000002CB6FFF8DFE6C100000000000000000047597FFFE525D0400000000000000000A27FF7FFFEEDE120000000000000000336F7FFFFFF2DA280000000000000000389FFFEFFFFDC93C00000000000000023B2FF8EFF7FF8C4C400000000000000034381A1FFDFF886496000000000000005F3D918FFFF51138800000000000000076F0D4AFFF96E1CA290000000000000261C1A16FFC5751C633000000000000014B690C3FFBFBD0068940000000000001F2DB7ADFFDD0200380C00000000000077650A44FFCB11031602000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h0000001846D9E96D400301810624000000000080C07B0A5E4000038806440000000000305217F9D90007018E03400000000000645CD9544A9003004A012C0000000000642CF3F603C000004400840000000000409EEF120E00000034003C000000000040B11604F1010000720C54000000000248C6373D2D008800600410000000000340AF8AE63E02C0354801180000000003407EDD4FC9060416480000000000000300FFA89FE60608044800100000000003007F5E5FE2800800090010000000000300BBD3B6F0800800090080000000000301BEC30BFD0338004900000000000003417C1BB1F300E0004900000000000003A17F41BDFB0000000801820000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000240FF674BFE0000003201C0000000000123BACDA7FC000000221080000000000050BFDDFF9C00000027E2000000000000627BFDFEF700000065B800000000000148FFF9FFF5000000665C000000000001170FF97FF400000062C0000000000001481FF0DF220000006000000000000000E2E5A3A76A0000007200000000000000B0037118C0C71600C4400000000000000D008107802200002C0000000000000058110080007F12004580000000000000FC18000100084000C1800000000000001038000000853500810000000000000030E0000000B2D100320000000000000011040000000E0800E4000000000000003BE0000000EF22010400000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \ili9341|spi_data~16 (
// Equation(s):
// \ili9341|spi_data~16_combout  = (\ili9341|spi_data~15_combout  & (((\pixel_data_mem_rtl_0|auto_generated|ram_block1a24~portadataout )) # (!\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]))) # (!\ili9341|spi_data~15_combout  & 
// (\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & ((\pixel_data_mem_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\ili9341|spi_data~15_combout ),
	.datab(\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\pixel_data_mem_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(\pixel_data_mem_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\ili9341|spi_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data~16 .lut_mask = 16'hE6A2;
defparam \ili9341|spi_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \ili9341|Selector32~6 (
// Equation(s):
// \ili9341|Selector32~6_combout  = (\ili9341|Selector0~0_combout  & (((\ili9341|spi_data [0]) # (!\ili9341|spi|idle~q )))) # (!\ili9341|Selector0~0_combout  & (\ili9341|Selector4~0_combout  & ((\ili9341|spi_data [0]) # (!\ili9341|spi|idle~q ))))

	.dataa(\ili9341|Selector0~0_combout ),
	.datab(\ili9341|Selector4~0_combout ),
	.datac(\ili9341|spi|idle~q ),
	.datad(\ili9341|spi_data [0]),
	.cin(gnd),
	.combout(\ili9341|Selector32~6_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector32~6 .lut_mask = 16'hEE0E;
defparam \ili9341|Selector32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \ili9341|Selector32~7 (
// Equation(s):
// \ili9341|Selector32~7_combout  = (\ili9341|Selector32~6_combout ) # ((\ili9341|spi_data~16_combout  & (!\ili9341|spi|idle~q  & \ili9341|Selector30~0_combout )))

	.dataa(\ili9341|spi_data~16_combout ),
	.datab(\ili9341|Selector32~6_combout ),
	.datac(\ili9341|spi|idle~q ),
	.datad(\ili9341|Selector30~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector32~7_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector32~7 .lut_mask = 16'hCECC;
defparam \ili9341|Selector32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \ili9341|INIT_SEQ~47 (
// Equation(s):
// \ili9341|INIT_SEQ~47_combout  = (\ili9341|config_counter [2] & (\ili9341|config_counter [0] $ (((\ili9341|config_counter [5]) # (!\ili9341|config_counter [1]))))) # (!\ili9341|config_counter [2] & (\ili9341|config_counter [1] $ (((\ili9341|config_counter 
// [0] & !\ili9341|config_counter [5])))))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|config_counter [0]),
	.datac(\ili9341|config_counter [5]),
	.datad(\ili9341|config_counter [1]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~47_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~47 .lut_mask = 16'h7926;
defparam \ili9341|INIT_SEQ~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \ili9341|INIT_SEQ~43 (
// Equation(s):
// \ili9341|INIT_SEQ~43_combout  = (\ili9341|config_counter [2] & (\ili9341|config_counter [1] $ (((\ili9341|config_counter [0]) # (\ili9341|config_counter [5]))))) # (!\ili9341|config_counter [2] & (\ili9341|config_counter [0]))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|config_counter [0]),
	.datac(\ili9341|config_counter [5]),
	.datad(\ili9341|config_counter [1]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~43_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~43 .lut_mask = 16'h46EC;
defparam \ili9341|INIT_SEQ~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \ili9341|INIT_SEQ~45 (
// Equation(s):
// \ili9341|INIT_SEQ~45_combout  = (\ili9341|config_counter [1] & ((\ili9341|config_counter [0] & ((!\ili9341|config_counter [5]))) # (!\ili9341|config_counter [0] & (!\ili9341|config_counter [2])))) # (!\ili9341|config_counter [1] & 
// ((\ili9341|config_counter [2]) # ((\ili9341|config_counter [5]))))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|config_counter [0]),
	.datac(\ili9341|config_counter [5]),
	.datad(\ili9341|config_counter [1]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~45_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~45 .lut_mask = 16'h1DFA;
defparam \ili9341|INIT_SEQ~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \ili9341|INIT_SEQ~44 (
// Equation(s):
// \ili9341|INIT_SEQ~44_combout  = (\ili9341|config_counter [2] & (((\ili9341|config_counter [1]) # (!\ili9341|config_counter [5])) # (!\ili9341|config_counter [0]))) # (!\ili9341|config_counter [2] & ((\ili9341|config_counter [5]) # (\ili9341|config_counter 
// [0] $ (\ili9341|config_counter [1]))))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|config_counter [0]),
	.datac(\ili9341|config_counter [5]),
	.datad(\ili9341|config_counter [1]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~44_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~44 .lut_mask = 16'hFB7E;
defparam \ili9341|INIT_SEQ~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \ili9341|INIT_SEQ~46 (
// Equation(s):
// \ili9341|INIT_SEQ~46_combout  = (\ili9341|config_counter [3] & (((\ili9341|config_counter [4]) # (!\ili9341|INIT_SEQ~44_combout )))) # (!\ili9341|config_counter [3] & (!\ili9341|INIT_SEQ~45_combout  & ((!\ili9341|config_counter [4]))))

	.dataa(\ili9341|config_counter [3]),
	.datab(\ili9341|INIT_SEQ~45_combout ),
	.datac(\ili9341|INIT_SEQ~44_combout ),
	.datad(\ili9341|config_counter [4]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~46_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~46 .lut_mask = 16'hAA1B;
defparam \ili9341|INIT_SEQ~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \ili9341|INIT_SEQ~48 (
// Equation(s):
// \ili9341|INIT_SEQ~48_combout  = (\ili9341|INIT_SEQ~46_combout  & ((\ili9341|INIT_SEQ~47_combout ) # ((!\ili9341|config_counter [4])))) # (!\ili9341|INIT_SEQ~46_combout  & (((\ili9341|INIT_SEQ~43_combout  & \ili9341|config_counter [4]))))

	.dataa(\ili9341|INIT_SEQ~47_combout ),
	.datab(\ili9341|INIT_SEQ~43_combout ),
	.datac(\ili9341|INIT_SEQ~46_combout ),
	.datad(\ili9341|config_counter [4]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~48_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~48 .lut_mask = 16'hACF0;
defparam \ili9341|INIT_SEQ~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \ili9341|Selector32~0 (
// Equation(s):
// \ili9341|Selector32~0_combout  = (\ili9341|INIT_SEQ~48_combout  & (!\ili9341|config_counter [6] & (!\ili9341|spi|idle~q  & \ili9341|Selector2~1_combout )))

	.dataa(\ili9341|INIT_SEQ~48_combout ),
	.datab(\ili9341|config_counter [6]),
	.datac(\ili9341|spi|idle~q ),
	.datad(\ili9341|Selector2~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector32~0 .lut_mask = 16'h0200;
defparam \ili9341|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \ili9341|INIT_SEQ~50 (
// Equation(s):
// \ili9341|INIT_SEQ~50_combout  = (\ili9341|config_counter [0] & ((\ili9341|config_counter [1] & ((!\ili9341|config_counter [2]))) # (!\ili9341|config_counter [1] & (!\ili9341|config_counter [3])))) # (!\ili9341|config_counter [0] & (\ili9341|config_counter 
// [2] & ((\ili9341|config_counter [3]) # (!\ili9341|config_counter [1]))))

	.dataa(\ili9341|config_counter [3]),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|config_counter [0]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~50_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~50 .lut_mask = 16'h1BD0;
defparam \ili9341|INIT_SEQ~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \ili9341|INIT_SEQ~49 (
// Equation(s):
// \ili9341|INIT_SEQ~49_combout  = (!\ili9341|config_counter [3] & (!\ili9341|config_counter [2] & (\ili9341|config_counter [1] $ (\ili9341|config_counter [0]))))

	.dataa(\ili9341|config_counter [3]),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|config_counter [0]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~49_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~49 .lut_mask = 16'h0014;
defparam \ili9341|INIT_SEQ~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \ili9341|Selector32~1 (
// Equation(s):
// \ili9341|Selector32~1_combout  = (\ili9341|config_counter [4] & ((\ili9341|INIT_SEQ~49_combout ))) # (!\ili9341|config_counter [4] & (!\ili9341|INIT_SEQ~50_combout ))

	.dataa(gnd),
	.datab(\ili9341|INIT_SEQ~50_combout ),
	.datac(\ili9341|config_counter [4]),
	.datad(\ili9341|INIT_SEQ~49_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector32~1 .lut_mask = 16'hF303;
defparam \ili9341|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \ili9341|Selector32~2 (
// Equation(s):
// \ili9341|Selector32~2_combout  = (\ili9341|next_state~1_combout  & (\ili9341|Selector32~1_combout  & (!\ili9341|spi|idle~q  & \ili9341|Selector2~1_combout )))

	.dataa(\ili9341|next_state~1_combout ),
	.datab(\ili9341|Selector32~1_combout ),
	.datac(\ili9341|spi|idle~q ),
	.datad(\ili9341|Selector2~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector32~2 .lut_mask = 16'h0800;
defparam \ili9341|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \ili9341|Selector32~3 (
// Equation(s):
// \ili9341|Selector32~3_combout  = (\ili9341|Selector32~0_combout ) # ((\ili9341|Selector32~2_combout ) # ((!\ili9341|WideOr15~0_combout  & \ili9341|spi_data [0])))

	.dataa(\ili9341|WideOr15~0_combout ),
	.datab(\ili9341|spi_data [0]),
	.datac(\ili9341|Selector32~0_combout ),
	.datad(\ili9341|Selector32~2_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector32~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector32~3 .lut_mask = 16'hFFF4;
defparam \ili9341|Selector32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \ili9341|Mux8~0 (
// Equation(s):
// \ili9341|Mux8~0_combout  = (\ili9341|next_config [3] & ((\ili9341|spi_data [0] & (!\ili9341|next_config [2])) # (!\ili9341|spi_data [0] & ((\ili9341|next_config [2]) # (!\ili9341|next_config [1]))))) # (!\ili9341|next_config [3] & (((\ili9341|next_config 
// [1]))))

	.dataa(\ili9341|next_config [3]),
	.datab(\ili9341|spi_data [0]),
	.datac(\ili9341|next_config [2]),
	.datad(\ili9341|next_config [1]),
	.cin(gnd),
	.combout(\ili9341|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Mux8~0 .lut_mask = 16'h7D2A;
defparam \ili9341|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \ili9341|Mux8~1 (
// Equation(s):
// \ili9341|Mux8~1_combout  = (\ili9341|next_config [2] & (!\ili9341|Mux8~0_combout )) # (!\ili9341|next_config [2] & (\ili9341|Mux8~0_combout  & \ili9341|next_config [0]))

	.dataa(\ili9341|next_config [2]),
	.datab(gnd),
	.datac(\ili9341|Mux8~0_combout ),
	.datad(\ili9341|next_config [0]),
	.cin(gnd),
	.combout(\ili9341|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Mux8~1 .lut_mask = 16'h5A0A;
defparam \ili9341|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \ili9341|Selector32~8 (
// Equation(s):
// \ili9341|Selector32~8_combout  = (\ili9341|Selector6~1_combout  & (\ili9341|spi_data [0] & ((\ili9341|spi|idle~q ) # (!\ili9341|Equal2~1_combout ))))

	.dataa(\ili9341|Selector6~1_combout ),
	.datab(\ili9341|spi|idle~q ),
	.datac(\ili9341|Equal2~1_combout ),
	.datad(\ili9341|spi_data [0]),
	.cin(gnd),
	.combout(\ili9341|Selector32~8_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector32~8 .lut_mask = 16'h8A00;
defparam \ili9341|Selector32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \ili9341|Selector32~9 (
// Equation(s):
// \ili9341|Selector32~9_combout  = (\ili9341|Selector32~8_combout ) # ((\ili9341|Mux8~1_combout  & \ili9341|Selector27~0_combout ))

	.dataa(\ili9341|Mux8~1_combout ),
	.datab(gnd),
	.datac(\ili9341|Selector27~0_combout ),
	.datad(\ili9341|Selector32~8_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector32~9_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector32~9 .lut_mask = 16'hFFA0;
defparam \ili9341|Selector32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \ili9341|Selector32~10 (
// Equation(s):
// \ili9341|Selector32~10_combout  = (\ili9341|Selector32~5_combout ) # ((\ili9341|Selector32~7_combout ) # ((\ili9341|Selector32~3_combout ) # (\ili9341|Selector32~9_combout )))

	.dataa(\ili9341|Selector32~5_combout ),
	.datab(\ili9341|Selector32~7_combout ),
	.datac(\ili9341|Selector32~3_combout ),
	.datad(\ili9341|Selector32~9_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector32~10_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector32~10 .lut_mask = 16'hFFFE;
defparam \ili9341|Selector32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \ili9341|spi_data[0] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector32~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi_data[0] .is_wysiwyg = "true";
defparam \ili9341|spi_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \ili9341|spi|data_reg[0] (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ili9341|spi_data [0]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ili9341|available_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|data_reg[0] .is_wysiwyg = "true";
defparam \ili9341|spi|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000010000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h0000000000000C3F0C000000000000000000000000012081E1A000000000000000000000000A3FF0038C00000000000000000000005FFFFFE01A0000000000000000000001997FFFFE5A80000000000000000000057FF7FFFF90E00000000000000000000AF7FFFFFFF3F800000000000000000009FFFEFFFFDFFC0000000000000000003EFF8EFF7FF3FE000000000000000000C387A5FFDFE7FF000000000000000000F3DB39FFFF5EFF810000000000000001FEF093FFF9F5FFC000000000000000013E44B6FFC7CBFFC00800000000000041E1410BFFBC47FFE000000000000000051C0045FFD2FFFFE000000000000000063001BBFFFCFEFFF000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000007A00012BD7FFFFFF8002000000000000F500094DCFFFFFFF8000000000000000F8C0006E6FFF8FFF8000000000000011BAA0688B7EFFCFFFC000000000000001BD300381C3FFFFFFC000000000000001FE000819FFFFFFFFC000000000000003FED41633EFEFFFFFC00000000000000376C8061C3FF77FFFE000000000000003F4D5117F5FD3FFBFE000000000000003F8E906FEAF9FBF9FE000000000000003F5F8B7FFDF9F7FBFE000000000000003F3FCEFFFD7FF7FFFE000000000000003FBFABBFFF7FF7FFFE000000000000003E7FEB83F8FCC7FFFE002000000000003EFE1FE3FCFF1FFFFE000000000000007E7E47C3FCFFFFFFFE00000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h0000003EFE5FC7F9FFFFFFFE000000000000003E7FCBC7FBFFFFFFFE000000000000001FBFBFFFFFFFFFFFFE000000000000003DFFFFFFF8FFFFFFFE00000000000000277FFEFFF2FFFFFFFC000000000000002ACFF87FEBFFFFFFFC000000000000000FF7FBBFBDFFFFFFFC0000000000000015991CCBD7FFFFFFFC000000000000000DFC8EE73FB9E9FF780000000000000003FFFEFF7FDDFFFFF8000000000000000FEFFF7FFFC8FFFFF80000000000000002E7FFFEFFF9BFFFF0000000000000000467FFFFFF70CEFFF000000000000000003FFFFFFF646EFFE000000000000000003BFFFFFFE077FFE000000000000000001FFFFFFF801FFFC000000000;
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h000000000DFCFFCF809BFFC0000000000000000007FFFF7B000FBF80000000000000000803FFFF76000DFF80000000000000000101EFFFE6001BFE00000000000000001000E7FF98001FFE0000000000000000000079FFF0004FFC000000000000000000003FFFE000CFF8000000000000000000000FFF00013FF00000000000000000000022EE0004EC600000000000000000000003FE000FFFC00000000000000000000007FB8033FF8000000000000000000000023E80F70E000000000000000000000080FF47FFF810000000000000000000000037FF7FF00000000000000000000000004ECBE60000000000000000000000000019FFFC38000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h0000000000000310FEFC000000000000000000000000002733FFC00000000000000000000000002B9BFFC00000000000000000000000000E66E7A00000000000000000000000001779E3E000000000000000000000000004987F800000000000000000000000000BCC000000000000000000000000000005FE000000000000000000000000000005E7000000000000000000000000000001FE000000000000000000000000000000F38000000000000000000000000000001E8000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \ili9341|spi_data~13 (
// Equation(s):
// \ili9341|spi_data~13_combout  = (\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & (!\ili9341|data_byte_flag~q )) # (!\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & ((\ili9341|data_byte_flag~q  & 
// ((\pixel_data_mem_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (!\ili9341|data_byte_flag~q  & (\pixel_data_mem_rtl_0|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ili9341|data_byte_flag~q ),
	.datac(\pixel_data_mem_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(\pixel_data_mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\ili9341|spi_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data~13 .lut_mask = 16'h7632;
defparam \ili9341|spi_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \ili9341|spi_data~14 (
// Equation(s):
// \ili9341|spi_data~14_combout  = (\ili9341|spi_data~13_combout  & (((\pixel_data_mem_rtl_0|auto_generated|ram_block1a26~portadataout ) # (!\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0])))) # (!\ili9341|spi_data~13_combout  & 
// (\pixel_data_mem_rtl_0|auto_generated|ram_block1a18~portadataout  & ((\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]))))

	.dataa(\pixel_data_mem_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datab(\ili9341|spi_data~13_combout ),
	.datac(\pixel_data_mem_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ili9341|spi_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data~14 .lut_mask = 16'hE2CC;
defparam \ili9341|spi_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \ili9341|Mux3~1 (
// Equation(s):
// \ili9341|Mux3~1_combout  = (!\ili9341|next_config [1] & !\ili9341|next_config [0])

	.dataa(gnd),
	.datab(\ili9341|next_config [1]),
	.datac(gnd),
	.datad(\ili9341|next_config [0]),
	.cin(gnd),
	.combout(\ili9341|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Mux3~1 .lut_mask = 16'h0033;
defparam \ili9341|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \ili9341|Selector30~2 (
// Equation(s):
// \ili9341|Selector30~2_combout  = (\ili9341|fsm_state.SET_ADRRESS~q  & ((\ili9341|next_config [3] & ((!\ili9341|Mux3~1_combout ))) # (!\ili9341|next_config [3] & (\ili9341|next_config [2] & \ili9341|Mux3~1_combout ))))

	.dataa(\ili9341|fsm_state.SET_ADRRESS~q ),
	.datab(\ili9341|next_config [2]),
	.datac(\ili9341|next_config [3]),
	.datad(\ili9341|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector30~2 .lut_mask = 16'h08A0;
defparam \ili9341|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \ili9341|Selector30~3 (
// Equation(s):
// \ili9341|Selector30~3_combout  = (\ili9341|Equal2~1_combout  & (!\ili9341|next_config [0])) # (!\ili9341|Equal2~1_combout  & ((\ili9341|spi_data [2])))

	.dataa(\ili9341|next_config [0]),
	.datab(gnd),
	.datac(\ili9341|spi_data [2]),
	.datad(\ili9341|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector30~3 .lut_mask = 16'h55F0;
defparam \ili9341|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \ili9341|Selector30~4 (
// Equation(s):
// \ili9341|Selector30~4_combout  = (\ili9341|Selector30~2_combout ) # ((\ili9341|Selector30~3_combout  & (\ili9341|Selector6~1_combout  & !\ili9341|Selector7~0_combout )))

	.dataa(\ili9341|Selector30~2_combout ),
	.datab(\ili9341|Selector30~3_combout ),
	.datac(\ili9341|Selector6~1_combout ),
	.datad(\ili9341|Selector7~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector30~4 .lut_mask = 16'hAAEA;
defparam \ili9341|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \ili9341|Selector30~5 (
// Equation(s):
// \ili9341|Selector30~5_combout  = (\ili9341|config_counter [3] & ((\ili9341|config_counter [4]) # (!\ili9341|config_counter [0])))

	.dataa(gnd),
	.datab(\ili9341|config_counter [0]),
	.datac(\ili9341|config_counter [4]),
	.datad(\ili9341|config_counter [3]),
	.cin(gnd),
	.combout(\ili9341|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector30~5 .lut_mask = 16'hF300;
defparam \ili9341|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \ili9341|Selector30~6 (
// Equation(s):
// \ili9341|Selector30~6_combout  = (\ili9341|Selector30~5_combout  & (!\ili9341|config_counter [4] & (\ili9341|config_counter [2] $ (!\ili9341|config_counter [1])))) # (!\ili9341|Selector30~5_combout  & (!\ili9341|config_counter [1] & 
// (\ili9341|config_counter [4] $ (\ili9341|config_counter [2]))))

	.dataa(\ili9341|Selector30~5_combout ),
	.datab(\ili9341|config_counter [4]),
	.datac(\ili9341|config_counter [2]),
	.datad(\ili9341|config_counter [1]),
	.cin(gnd),
	.combout(\ili9341|Selector30~6_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector30~6 .lut_mask = 16'h2016;
defparam \ili9341|Selector30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \ili9341|INIT_SEQ~35 (
// Equation(s):
// \ili9341|INIT_SEQ~35_combout  = (\ili9341|config_counter [2] & (\ili9341|config_counter [1] $ (((\ili9341|config_counter [0]) # (!\ili9341|config_counter [3]))))) # (!\ili9341|config_counter [2] & (\ili9341|config_counter [0] $ (((\ili9341|config_counter 
// [1]) # (\ili9341|config_counter [3])))))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|config_counter [0]),
	.datac(\ili9341|config_counter [1]),
	.datad(\ili9341|config_counter [3]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~35_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~35 .lut_mask = 16'h391E;
defparam \ili9341|INIT_SEQ~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \ili9341|INIT_SEQ~32 (
// Equation(s):
// \ili9341|INIT_SEQ~32_combout  = (\ili9341|config_counter [2] & (\ili9341|config_counter [3] $ (((!\ili9341|config_counter [0] & \ili9341|config_counter [1]))))) # (!\ili9341|config_counter [2] & (!\ili9341|config_counter [3] & (\ili9341|config_counter [0] 
// $ (\ili9341|config_counter [1]))))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|config_counter [0]),
	.datac(\ili9341|config_counter [1]),
	.datad(\ili9341|config_counter [3]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~32_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~32 .lut_mask = 16'h8A34;
defparam \ili9341|INIT_SEQ~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \ili9341|INIT_SEQ~33 (
// Equation(s):
// \ili9341|INIT_SEQ~33_combout  = (\ili9341|config_counter [2] & (!\ili9341|config_counter [0] & ((!\ili9341|config_counter [3])))) # (!\ili9341|config_counter [2] & (\ili9341|config_counter [1] & (\ili9341|config_counter [0] $ (!\ili9341|config_counter 
// [3]))))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|config_counter [0]),
	.datac(\ili9341|config_counter [1]),
	.datad(\ili9341|config_counter [3]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~33_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~33 .lut_mask = 16'h4032;
defparam \ili9341|INIT_SEQ~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \ili9341|INIT_SEQ~34 (
// Equation(s):
// \ili9341|INIT_SEQ~34_combout  = (\ili9341|config_counter [4] & ((\ili9341|INIT_SEQ~32_combout ) # ((\ili9341|config_counter [5])))) # (!\ili9341|config_counter [4] & (((\ili9341|INIT_SEQ~33_combout  & !\ili9341|config_counter [5]))))

	.dataa(\ili9341|config_counter [4]),
	.datab(\ili9341|INIT_SEQ~32_combout ),
	.datac(\ili9341|INIT_SEQ~33_combout ),
	.datad(\ili9341|config_counter [5]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~34_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~34 .lut_mask = 16'hAAD8;
defparam \ili9341|INIT_SEQ~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \ili9341|INIT_SEQ~31 (
// Equation(s):
// \ili9341|INIT_SEQ~31_combout  = (\ili9341|config_counter [2] & ((\ili9341|config_counter [0] & ((\ili9341|config_counter [1]) # (!\ili9341|config_counter [3]))) # (!\ili9341|config_counter [0] & ((\ili9341|config_counter [3]) # (!\ili9341|config_counter 
// [1]))))) # (!\ili9341|config_counter [2] & (\ili9341|config_counter [3] $ (((!\ili9341|config_counter [0] & \ili9341|config_counter [1])))))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|config_counter [0]),
	.datac(\ili9341|config_counter [1]),
	.datad(\ili9341|config_counter [3]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~31_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~31 .lut_mask = 16'hE79A;
defparam \ili9341|INIT_SEQ~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \ili9341|INIT_SEQ~36 (
// Equation(s):
// \ili9341|INIT_SEQ~36_combout  = (\ili9341|config_counter [5] & ((\ili9341|INIT_SEQ~34_combout  & (!\ili9341|INIT_SEQ~35_combout )) # (!\ili9341|INIT_SEQ~34_combout  & ((!\ili9341|INIT_SEQ~31_combout ))))) # (!\ili9341|config_counter [5] & 
// (((\ili9341|INIT_SEQ~34_combout ))))

	.dataa(\ili9341|config_counter [5]),
	.datab(\ili9341|INIT_SEQ~35_combout ),
	.datac(\ili9341|INIT_SEQ~34_combout ),
	.datad(\ili9341|INIT_SEQ~31_combout ),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~36_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~36 .lut_mask = 16'h707A;
defparam \ili9341|INIT_SEQ~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \ili9341|Selector30~1 (
// Equation(s):
// \ili9341|Selector30~1_combout  = (!\ili9341|config_counter [6] & (\ili9341|INIT_SEQ~36_combout  & (!\ili9341|Selector6~1_combout  & !\ili9341|Selector7~0_combout )))

	.dataa(\ili9341|config_counter [6]),
	.datab(\ili9341|INIT_SEQ~36_combout ),
	.datac(\ili9341|Selector6~1_combout ),
	.datad(\ili9341|Selector7~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector30~1 .lut_mask = 16'h0004;
defparam \ili9341|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \ili9341|Selector30~7 (
// Equation(s):
// \ili9341|Selector30~7_combout  = (\ili9341|Selector30~4_combout ) # ((\ili9341|Selector30~1_combout ) # ((\ili9341|Selector31~10_combout  & \ili9341|Selector30~6_combout )))

	.dataa(\ili9341|Selector31~10_combout ),
	.datab(\ili9341|Selector30~4_combout ),
	.datac(\ili9341|Selector30~6_combout ),
	.datad(\ili9341|Selector30~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector30~7_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector30~7 .lut_mask = 16'hFFEC;
defparam \ili9341|Selector30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \ili9341|Selector30~8 (
// Equation(s):
// \ili9341|Selector30~8_combout  = (\ili9341|Selector25~0_combout  & (\ili9341|Selector30~0_combout  & (\ili9341|spi_data~14_combout ))) # (!\ili9341|Selector25~0_combout  & ((\ili9341|Selector30~7_combout ) # ((\ili9341|Selector30~0_combout  & 
// \ili9341|spi_data~14_combout ))))

	.dataa(\ili9341|Selector25~0_combout ),
	.datab(\ili9341|Selector30~0_combout ),
	.datac(\ili9341|spi_data~14_combout ),
	.datad(\ili9341|Selector30~7_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector30~8_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector30~8 .lut_mask = 16'hD5C0;
defparam \ili9341|Selector30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \ili9341|spi_data[2] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector30~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|spi_data[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi_data[2] .is_wysiwyg = "true";
defparam \ili9341|spi_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \ili9341|spi|data_reg[2]~feeder (
// Equation(s):
// \ili9341|spi|data_reg[2]~feeder_combout  = \ili9341|spi_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ili9341|spi_data [2]),
	.cin(gnd),
	.combout(\ili9341|spi|data_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|data_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \ili9341|spi|data_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \ili9341|spi|data_reg[2] (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|spi|data_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|available_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|data_reg[2] .is_wysiwyg = "true";
defparam \ili9341|spi|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \ili9341|Selector29~2 (
// Equation(s):
// \ili9341|Selector29~2_combout  = (\ili9341|Selector6~1_combout  & ((\ili9341|Equal2~1_combout  & (\ili9341|next_config [0])) # (!\ili9341|Equal2~1_combout  & ((\ili9341|spi_data [3])))))

	.dataa(\ili9341|next_config [0]),
	.datab(\ili9341|Equal2~1_combout ),
	.datac(\ili9341|Selector6~1_combout ),
	.datad(\ili9341|spi_data [3]),
	.cin(gnd),
	.combout(\ili9341|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector29~2 .lut_mask = 16'hB080;
defparam \ili9341|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \ili9341|Selector29~9 (
// Equation(s):
// \ili9341|Selector29~9_combout  = (\ili9341|Selector6~1_combout ) # ((\ili9341|Selector7~0_combout ) # (!\ili9341|next_config[3]~0_combout ))

	.dataa(\ili9341|Selector6~1_combout ),
	.datab(\ili9341|Selector7~0_combout ),
	.datac(\ili9341|next_config[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ili9341|Selector29~9_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector29~9 .lut_mask = 16'hEFEF;
defparam \ili9341|Selector29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \ili9341|Selector29~11 (
// Equation(s):
// \ili9341|Selector29~11_combout  = (\ili9341|Selector4~0_combout ) # ((\ili9341|Selector29~2_combout ) # ((\ili9341|spi|idle~q  & \ili9341|Selector29~9_combout )))

	.dataa(\ili9341|spi|idle~q ),
	.datab(\ili9341|Selector4~0_combout ),
	.datac(\ili9341|Selector29~2_combout ),
	.datad(\ili9341|Selector29~9_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector29~11_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector29~11 .lut_mask = 16'hFEFC;
defparam \ili9341|Selector29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000003FFF000000000000000000000000000E00001C000000000000000000000000600000008000000000000000000000030000000030000000000000000000000A68000000000000000000000000000028008000001000000000000000000000108000000020000000000000000000016000100002400000000000000000000210071008004000000000000000000007C785A002008000000000000000000008C2C860000800000000000000000000101202C00064000000000000000000002C08001003880000000000000000000001A000000410000000000000000000002F8000000240000000000000000000000C00000001000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h0000000070000142400000000000000000000000380000A1000000000000000000000000380000480000000000000000000000001C0000000000000000000000000000000E000000000000000000000000000000070000000000000000000000000000000380000000000000000000000000000007C0044000000000000000000000000017E007C00000000000000000000000003FE03FF00000000000000000000000003FB0BFF00000000000000000000000003FF0FFFC0000000000000000000000007FFDF7F8000000000000000000000000FF83C3FE000000000000000000000000FE0B07FE0000000000000000000000007F8B47FE0000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000FE0BE3FE000000000000000000000000FFA3CFFC0000000000000000000000207FFFFFF80000000000000000000000007FF9FFFC0000000000000000000000101FFFFFF00000000000000000000000103FFFFFE000000000000000000000001007F43FE000000000000000000000000804D024800000000000000000000000080000000000000000000000000000000C000000000000000000000000000000040000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000700000000000000000000000000000001C00000000000000000000000000000003000000000000000000000000000000006000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000E00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000500000000000000000000000000000000800000000000000000000000000000008000000000000000000000000000000040000000000000000000000000000000200000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \ili9341|Selector29~5 (
// Equation(s):
// \ili9341|Selector29~5_combout  = (\ili9341|data_byte_flag~q  & (((\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0])))) # (!\ili9341|data_byte_flag~q  & ((\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\pixel_data_mem_rtl_0|auto_generated|ram_block1a27~portadataout )) # (!\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & ((\pixel_data_mem_rtl_0|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\pixel_data_mem_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datab(\ili9341|data_byte_flag~q ),
	.datac(\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\pixel_data_mem_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\ili9341|Selector29~5_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector29~5 .lut_mask = 16'hE3E0;
defparam \ili9341|Selector29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \ili9341|Selector29~6 (
// Equation(s):
// \ili9341|Selector29~6_combout  = (\ili9341|data_byte_flag~q  & ((\ili9341|Selector29~5_combout  & (\pixel_data_mem_rtl_0|auto_generated|ram_block1a19~portadataout )) # (!\ili9341|Selector29~5_combout  & 
// ((\pixel_data_mem_rtl_0|auto_generated|ram_block1a3~portadataout ))))) # (!\ili9341|data_byte_flag~q  & (((\ili9341|Selector29~5_combout ))))

	.dataa(\ili9341|data_byte_flag~q ),
	.datab(\pixel_data_mem_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datac(\pixel_data_mem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\ili9341|Selector29~5_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector29~6_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector29~6 .lut_mask = 16'hDDA0;
defparam \ili9341|Selector29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \ili9341|Selector29~7 (
// Equation(s):
// \ili9341|Selector29~7_combout  = (\ili9341|Selector29~6_combout  & (\ili9341|Selector8~1_combout  & (!\ili9341|spi|idle~q  & \pixel_data_mem~0_q )))

	.dataa(\ili9341|Selector29~6_combout ),
	.datab(\ili9341|Selector8~1_combout ),
	.datac(\ili9341|spi|idle~q ),
	.datad(\pixel_data_mem~0_q ),
	.cin(gnd),
	.combout(\ili9341|Selector29~7_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector29~7 .lut_mask = 16'h0800;
defparam \ili9341|Selector29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \ili9341|Mux5~0 (
// Equation(s):
// \ili9341|Mux5~0_combout  = (\ili9341|next_config [1] & ((\ili9341|spi_data [3]) # (!\ili9341|next_config [0]))) # (!\ili9341|next_config [1] & ((\ili9341|next_config [0])))

	.dataa(\ili9341|spi_data [3]),
	.datab(\ili9341|next_config [1]),
	.datac(gnd),
	.datad(\ili9341|next_config [0]),
	.cin(gnd),
	.combout(\ili9341|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Mux5~0 .lut_mask = 16'hBBCC;
defparam \ili9341|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \ili9341|Mux5~1 (
// Equation(s):
// \ili9341|Mux5~1_combout  = (\ili9341|next_config [3] & ((\ili9341|Mux5~0_combout ) # ((\ili9341|next_config [2])))) # (!\ili9341|next_config [3] & (((!\ili9341|next_config [2] & \ili9341|Mux3~1_combout ))))

	.dataa(\ili9341|next_config [3]),
	.datab(\ili9341|Mux5~0_combout ),
	.datac(\ili9341|next_config [2]),
	.datad(\ili9341|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Mux5~1 .lut_mask = 16'hADA8;
defparam \ili9341|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \ili9341|Mux5~2 (
// Equation(s):
// \ili9341|Mux5~2_combout  = (\ili9341|next_config [2] & ((\ili9341|Mux5~1_combout  & (\ili9341|spi_data [3])) # (!\ili9341|Mux5~1_combout  & ((!\ili9341|next_config [1]))))) # (!\ili9341|next_config [2] & (\ili9341|Mux5~1_combout ))

	.dataa(\ili9341|next_config [2]),
	.datab(\ili9341|Mux5~1_combout ),
	.datac(\ili9341|spi_data [3]),
	.datad(\ili9341|next_config [1]),
	.cin(gnd),
	.combout(\ili9341|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Mux5~2 .lut_mask = 16'hC4E6;
defparam \ili9341|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \ili9341|Selector29~3 (
// Equation(s):
// \ili9341|Selector29~3_combout  = (\ili9341|Mux5~2_combout  & \ili9341|Selector27~0_combout )

	.dataa(gnd),
	.datab(\ili9341|Mux5~2_combout ),
	.datac(\ili9341|Selector27~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ili9341|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector29~3 .lut_mask = 16'hC0C0;
defparam \ili9341|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \ili9341|Selector29~13 (
// Equation(s):
// \ili9341|Selector29~13_combout  = (\ili9341|config_counter [3] & (\ili9341|config_counter [2] $ (((\ili9341|config_counter [1] & \ili9341|config_counter [0]))))) # (!\ili9341|config_counter [3] & (!\ili9341|config_counter [1] & ((!\ili9341|config_counter 
// [2]) # (!\ili9341|config_counter [0]))))

	.dataa(\ili9341|config_counter [3]),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|config_counter [0]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|Selector29~13_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector29~13 .lut_mask = 16'h2B91;
defparam \ili9341|Selector29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \ili9341|Selector29~14 (
// Equation(s):
// \ili9341|Selector29~14_combout  = (\ili9341|Selector29~13_combout  & (\ili9341|config_counter [4] $ (((\ili9341|config_counter [3]) # (!\ili9341|config_counter [0])))))

	.dataa(\ili9341|Selector29~13_combout ),
	.datab(\ili9341|config_counter [0]),
	.datac(\ili9341|config_counter [4]),
	.datad(\ili9341|config_counter [3]),
	.cin(gnd),
	.combout(\ili9341|Selector29~14_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector29~14 .lut_mask = 16'h0A82;
defparam \ili9341|Selector29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \ili9341|INIT_SEQ~37 (
// Equation(s):
// \ili9341|INIT_SEQ~37_combout  = (\ili9341|config_counter [1] & (\ili9341|config_counter [2] & (\ili9341|config_counter [5] $ (\ili9341|config_counter [3])))) # (!\ili9341|config_counter [1] & (\ili9341|config_counter [5] & (\ili9341|config_counter [3] & 
// !\ili9341|config_counter [2])))

	.dataa(\ili9341|config_counter [5]),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|config_counter [3]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~37_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~37 .lut_mask = 16'h4820;
defparam \ili9341|INIT_SEQ~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \ili9341|INIT_SEQ~41 (
// Equation(s):
// \ili9341|INIT_SEQ~41_combout  = (\ili9341|config_counter [1] & (((\ili9341|config_counter [3] & !\ili9341|config_counter [2])) # (!\ili9341|config_counter [5]))) # (!\ili9341|config_counter [1] & (\ili9341|config_counter [5] $ (\ili9341|config_counter [3] 
// $ (\ili9341|config_counter [2]))))

	.dataa(\ili9341|config_counter [5]),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|config_counter [3]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~41_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~41 .lut_mask = 16'h65D6;
defparam \ili9341|INIT_SEQ~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \ili9341|INIT_SEQ~38 (
// Equation(s):
// \ili9341|INIT_SEQ~38_combout  = (\ili9341|config_counter [1] & (((\ili9341|config_counter [2]) # (!\ili9341|config_counter [3])) # (!\ili9341|config_counter [5]))) # (!\ili9341|config_counter [1] & (\ili9341|config_counter [5] $ (\ili9341|config_counter 
// [3] $ (\ili9341|config_counter [2]))))

	.dataa(\ili9341|config_counter [5]),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|config_counter [3]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~38_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~38 .lut_mask = 16'hED5E;
defparam \ili9341|INIT_SEQ~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \ili9341|INIT_SEQ~39 (
// Equation(s):
// \ili9341|INIT_SEQ~39_combout  = (\ili9341|config_counter [1] & (\ili9341|config_counter [5] & ((\ili9341|config_counter [2]) # (\ili9341|config_counter [3])))) # (!\ili9341|config_counter [1] & ((\ili9341|config_counter [2]) # ((\ili9341|config_counter 
// [3]) # (\ili9341|config_counter [5]))))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|config_counter [3]),
	.datad(\ili9341|config_counter [5]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~39_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~39 .lut_mask = 16'hFB32;
defparam \ili9341|INIT_SEQ~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \ili9341|INIT_SEQ~40 (
// Equation(s):
// \ili9341|INIT_SEQ~40_combout  = (\ili9341|config_counter [0] & ((\ili9341|config_counter [4]) # ((!\ili9341|INIT_SEQ~38_combout )))) # (!\ili9341|config_counter [0] & (!\ili9341|config_counter [4] & ((!\ili9341|INIT_SEQ~39_combout ))))

	.dataa(\ili9341|config_counter [0]),
	.datab(\ili9341|config_counter [4]),
	.datac(\ili9341|INIT_SEQ~38_combout ),
	.datad(\ili9341|INIT_SEQ~39_combout ),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~40_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~40 .lut_mask = 16'h8A9B;
defparam \ili9341|INIT_SEQ~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \ili9341|INIT_SEQ~42 (
// Equation(s):
// \ili9341|INIT_SEQ~42_combout  = (\ili9341|config_counter [4] & ((\ili9341|INIT_SEQ~40_combout  & ((!\ili9341|INIT_SEQ~41_combout ))) # (!\ili9341|INIT_SEQ~40_combout  & (\ili9341|INIT_SEQ~37_combout )))) # (!\ili9341|config_counter [4] & 
// (((\ili9341|INIT_SEQ~40_combout ))))

	.dataa(\ili9341|INIT_SEQ~37_combout ),
	.datab(\ili9341|INIT_SEQ~41_combout ),
	.datac(\ili9341|config_counter [4]),
	.datad(\ili9341|INIT_SEQ~40_combout ),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~42_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~42 .lut_mask = 16'h3FA0;
defparam \ili9341|INIT_SEQ~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \ili9341|Selector29~10 (
// Equation(s):
// \ili9341|Selector29~10_combout  = (\ili9341|config_counter [6] & (\ili9341|Selector29~14_combout  & (!\ili9341|config_counter [5]))) # (!\ili9341|config_counter [6] & (((\ili9341|INIT_SEQ~42_combout ))))

	.dataa(\ili9341|config_counter [6]),
	.datab(\ili9341|Selector29~14_combout ),
	.datac(\ili9341|config_counter [5]),
	.datad(\ili9341|INIT_SEQ~42_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector29~10_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector29~10 .lut_mask = 16'h5D08;
defparam \ili9341|Selector29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \ili9341|Selector29~4 (
// Equation(s):
// \ili9341|Selector29~4_combout  = (\ili9341|Selector29~3_combout ) # ((\ili9341|Selector29~10_combout  & (\ili9341|Selector2~1_combout  & !\ili9341|spi|idle~q )))

	.dataa(\ili9341|Selector29~3_combout ),
	.datab(\ili9341|Selector29~10_combout ),
	.datac(\ili9341|Selector2~1_combout ),
	.datad(\ili9341|spi|idle~q ),
	.cin(gnd),
	.combout(\ili9341|Selector29~4_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector29~4 .lut_mask = 16'hAAEA;
defparam \ili9341|Selector29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \ili9341|Selector29~8 (
// Equation(s):
// \ili9341|Selector29~8_combout  = (\ili9341|Selector29~7_combout ) # ((\ili9341|Selector29~4_combout ) # ((\ili9341|spi_data [3] & !\ili9341|WideOr15~0_combout )))

	.dataa(\ili9341|spi_data [3]),
	.datab(\ili9341|Selector29~7_combout ),
	.datac(\ili9341|Selector29~4_combout ),
	.datad(\ili9341|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector29~8_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector29~8 .lut_mask = 16'hFCFE;
defparam \ili9341|Selector29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \ili9341|Selector29~12 (
// Equation(s):
// \ili9341|Selector29~12_combout  = (\ili9341|Selector29~8_combout ) # ((\ili9341|Selector29~11_combout  & ((\ili9341|spi_data [3]) # (!\ili9341|spi|idle~q ))))

	.dataa(\ili9341|Selector29~11_combout ),
	.datab(\ili9341|Selector29~8_combout ),
	.datac(\ili9341|spi_data [3]),
	.datad(\ili9341|spi|idle~q ),
	.cin(gnd),
	.combout(\ili9341|Selector29~12_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector29~12 .lut_mask = 16'hECEE;
defparam \ili9341|Selector29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \ili9341|spi_data[3] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector29~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi_data[3] .is_wysiwyg = "true";
defparam \ili9341|spi_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \ili9341|spi|data_reg[3] (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ili9341|spi_data [3]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ili9341|available_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|data_reg[3] .is_wysiwyg = "true";
defparam \ili9341|spi|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \ili9341|spi|Mux0~2 (
// Equation(s):
// \ili9341|spi|Mux0~2_combout  = (\ili9341|spi|data_bit_counter [1] & (((\ili9341|spi|data_bit_counter [2])))) # (!\ili9341|spi|data_bit_counter [1] & ((\ili9341|spi|data_bit_counter [2] & (\ili9341|spi|data_reg [2])) # (!\ili9341|spi|data_bit_counter [2] & 
// ((\ili9341|spi|data_reg [3])))))

	.dataa(\ili9341|spi|data_bit_counter [1]),
	.datab(\ili9341|spi|data_reg [2]),
	.datac(\ili9341|spi|data_reg [3]),
	.datad(\ili9341|spi|data_bit_counter [2]),
	.cin(gnd),
	.combout(\ili9341|spi|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|Mux0~2 .lut_mask = 16'hEE50;
defparam \ili9341|spi|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \ili9341|spi|Mux0~3 (
// Equation(s):
// \ili9341|spi|Mux0~3_combout  = (\ili9341|spi|data_bit_counter [1] & ((\ili9341|spi|Mux0~2_combout  & ((\ili9341|spi|data_reg [0]))) # (!\ili9341|spi|Mux0~2_combout  & (\ili9341|spi|data_reg [1])))) # (!\ili9341|spi|data_bit_counter [1] & 
// (((\ili9341|spi|Mux0~2_combout ))))

	.dataa(\ili9341|spi|data_bit_counter [1]),
	.datab(\ili9341|spi|data_reg [1]),
	.datac(\ili9341|spi|data_reg [0]),
	.datad(\ili9341|spi|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ili9341|spi|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|Mux0~3 .lut_mask = 16'hF588;
defparam \ili9341|spi|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000021000000480300000000000000000000C800000082C0000000000000000000004400000000000000000000000000000000000000090100000000000000000000893FFFFEB2E10000000000000000000035FF00FF26000000000000000000000057E0FF00D2A00000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000081029EE1BCB73AE40200000000000000101521847E1D70160000000000000000000A26A3CC068204460000000000000041016480CD93E3FE420000000000000001E3CE1C00D457D7D00000000000000002648FC37CFCB25CC4000000000000000F0BD6FEE73C84219000000000000000136953B818DFD1FE38000000000000002C7BF754FFEFE303552000000000000005FCB4A5FFACD58945080000000000004F4C7882FF78428CBC68000000000000DF7134CBFFEC07EAD251000000000000021494BDFFF9D38158FC0000000000003A5223ADFFC983B082B400000000000019578F7FFFFB94B41E58000000000000CB832641FF1151892AB0000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h0000255F3319910D8AFC767CEE080000000000853755BE2E1C077E846FDC0000000080348B0871C41B772E867C7C0000000003BCE8B12B2727070388783000000000800A6869BF29BCD6F18F7F48000000000542C1CF5D5F7708FB88DB010000000081F6653ED56979008E4B5A6E00000000217B563AC322A98700EA7A6C0000000001EFCB5C4B1C1E8450C337240000000001950A94FA873200948237600000000001B0FF11DDC923DD16823F900000000001986FC7FFD93186168AB7B20000000001904DDDDE641462448AB720000000000111FEF11B79001A348AB7A00000000001017F8419F90A3B664AB7C00000000001AD9EA77FB04CD3774AB7080000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h000003C17FD7B3ECFFFFFF8F7C800000000027B1B98DBE9AFFFFFFC472C00000000007C07F29DBF3FFFFFFC54A000000000004260B7AFFF9FFFFFF515F000000000044961BEAF789FFFFFF036000000000000048DFF93BEEFFFFFF2330000000000070D57BF51FF3FFFFFF2587000000000000F6CE6D1867FFFFFFA760000000000000347A8684916729F11701000000000000359A3300717081F08A40000000000000EF8A077CFB79B3FB0B020000000000000B48D81FC7E9387F3F22000000000000073B7C180FDA5DFF5FB00000000000002B430ED0FED6937EA480000000000000315FFF09FC164C6E4E000000000000004B85E11973838C6C2640000000;
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \ili9341|Selector27~5 (
// Equation(s):
// \ili9341|Selector27~5_combout  = (\ili9341|data_byte_flag~q  & (\pixel_data_mem_rtl_0|auto_generated|ram_block1a21~portadataout )) # (!\ili9341|data_byte_flag~q  & ((\pixel_data_mem_rtl_0|auto_generated|ram_block1a29~portadataout )))

	.dataa(\ili9341|data_byte_flag~q ),
	.datab(gnd),
	.datac(\pixel_data_mem_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datad(\pixel_data_mem_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\ili9341|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector27~5 .lut_mask = 16'hF5A0;
defparam \ili9341|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h0000008E4912FF48FC3704D6000000000000000CBD0CFFFF757935AA00000000000000EBA88EFFACFFB8E95E0000000000000047F453FFB7ADA4A25000000000000000F53B4CFFC8928504000000000000000005344BFF799FF8232000000000000000AA881FFFE63538CD00000000000000001583E0FF322843DFE1000000000000000C56C2E7153BE24B80000000000000000CE58CAB22267C9910000000000000008004D8E25D7438623000000000000000006DB223ADB699506000000000000000266B5A0727D26BAE000000000000000022C78DEA29B9A7900000000000000000110396AF096B89D10000000000000000002C467B368C0D680400000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h0000000000079FF1BB1F9200000000000000000000216B21DFC52C0000000000000000000004050E4806CE00000000000000000000880A46D03E2E00000000000000000000009053526F46000000000000000000000408C76181E200000000000000000000018416CB0E6E00000000000000000000001021396EB40000000000000000000000001BF9608A0000000000000000000000004C58DEC00000000000000000000000004C85F0250000000000000000000000003834D40000000000000000000000000057E4600000000000000000000000000040E0920000000000000000000000000052B21AD00000000000000000000000000005B9000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \ili9341|Selector27~6 (
// Equation(s):
// \ili9341|Selector27~6_combout  = (\ili9341|data_byte_flag~q  & (\pixel_data_mem_rtl_0|auto_generated|ram_block1a5~portadataout )) # (!\ili9341|data_byte_flag~q  & ((\pixel_data_mem_rtl_0|auto_generated|ram_block1a13~portadataout )))

	.dataa(gnd),
	.datab(\pixel_data_mem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\ili9341|data_byte_flag~q ),
	.datad(\pixel_data_mem_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\ili9341|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector27~6 .lut_mask = 16'hCFC0;
defparam \ili9341|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \ili9341|Selector27~7 (
// Equation(s):
// \ili9341|Selector27~7_combout  = (!\ili9341|spi|idle~q  & ((\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & (\ili9341|Selector27~5_combout )) # (!\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & ((\ili9341|Selector27~6_combout )))))

	.dataa(\ili9341|spi|idle~q ),
	.datab(\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ili9341|Selector27~5_combout ),
	.datad(\ili9341|Selector27~6_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector27~7_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector27~7 .lut_mask = 16'h5140;
defparam \ili9341|Selector27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \ili9341|Mux3~0 (
// Equation(s):
// \ili9341|Mux3~0_combout  = (\ili9341|next_config [1] & ((\ili9341|spi_data [5]) # (!\ili9341|next_config [0]))) # (!\ili9341|next_config [1] & ((\ili9341|next_config [0])))

	.dataa(gnd),
	.datab(\ili9341|next_config [1]),
	.datac(\ili9341|spi_data [5]),
	.datad(\ili9341|next_config [0]),
	.cin(gnd),
	.combout(\ili9341|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Mux3~0 .lut_mask = 16'hF3CC;
defparam \ili9341|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \ili9341|Mux3~2 (
// Equation(s):
// \ili9341|Mux3~2_combout  = (\ili9341|next_config [2] & (((\ili9341|next_config [3])))) # (!\ili9341|next_config [2] & ((\ili9341|next_config [3] & (\ili9341|Mux3~0_combout )) # (!\ili9341|next_config [3] & ((\ili9341|Mux3~1_combout )))))

	.dataa(\ili9341|Mux3~0_combout ),
	.datab(\ili9341|next_config [2]),
	.datac(\ili9341|next_config [3]),
	.datad(\ili9341|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Mux3~2 .lut_mask = 16'hE3E0;
defparam \ili9341|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \ili9341|Selector27~8 (
// Equation(s):
// \ili9341|Selector27~8_combout  = (\ili9341|next_config [2] & ((\ili9341|Mux3~2_combout  & (\ili9341|spi_data [5])) # (!\ili9341|Mux3~2_combout  & ((!\ili9341|next_config [1]))))) # (!\ili9341|next_config [2] & (((\ili9341|Mux3~2_combout ))))

	.dataa(\ili9341|spi_data [5]),
	.datab(\ili9341|next_config [1]),
	.datac(\ili9341|next_config [2]),
	.datad(\ili9341|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector27~8_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector27~8 .lut_mask = 16'hAF30;
defparam \ili9341|Selector27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \ili9341|Selector27~9 (
// Equation(s):
// \ili9341|Selector27~9_combout  = (\ili9341|Selector27~8_combout  & \ili9341|Selector27~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ili9341|Selector27~8_combout ),
	.datad(\ili9341|Selector27~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector27~9_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector27~9 .lut_mask = 16'hF000;
defparam \ili9341|Selector27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \ili9341|Selector27~10 (
// Equation(s):
// \ili9341|Selector27~10_combout  = (\ili9341|Selector27~9_combout ) # ((\pixel_data_mem~0_q  & (\ili9341|Selector27~7_combout  & \ili9341|Selector8~1_combout )))

	.dataa(\pixel_data_mem~0_q ),
	.datab(\ili9341|Selector27~7_combout ),
	.datac(\ili9341|Selector27~9_combout ),
	.datad(\ili9341|Selector8~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector27~10_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector27~10 .lut_mask = 16'hF8F0;
defparam \ili9341|Selector27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \ili9341|INIT_SEQ~6 (
// Equation(s):
// \ili9341|INIT_SEQ~6_combout  = (!\ili9341|config_counter [2] & (!\ili9341|config_counter [1] & \ili9341|config_counter [4]))

	.dataa(gnd),
	.datab(\ili9341|config_counter [2]),
	.datac(\ili9341|config_counter [1]),
	.datad(\ili9341|config_counter [4]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~6_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~6 .lut_mask = 16'h0300;
defparam \ili9341|INIT_SEQ~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \ili9341|INIT_SEQ~7 (
// Equation(s):
// \ili9341|INIT_SEQ~7_combout  = (\ili9341|config_counter [0] & (\ili9341|config_counter [3] & (\ili9341|config_counter [2] $ (!\ili9341|config_counter [1])))) # (!\ili9341|config_counter [0] & (!\ili9341|config_counter [2] & (\ili9341|config_counter [1] & 
// !\ili9341|config_counter [3])))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|config_counter [0]),
	.datac(\ili9341|config_counter [1]),
	.datad(\ili9341|config_counter [3]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~7_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~7 .lut_mask = 16'h8410;
defparam \ili9341|INIT_SEQ~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \ili9341|Selector27~2 (
// Equation(s):
// \ili9341|Selector27~2_combout  = (\ili9341|INIT_SEQ~6_combout  & ((\ili9341|Selector31~2_combout ) # ((!\ili9341|config_counter [4] & \ili9341|INIT_SEQ~7_combout )))) # (!\ili9341|INIT_SEQ~6_combout  & (!\ili9341|config_counter [4] & 
// (\ili9341|INIT_SEQ~7_combout )))

	.dataa(\ili9341|INIT_SEQ~6_combout ),
	.datab(\ili9341|config_counter [4]),
	.datac(\ili9341|INIT_SEQ~7_combout ),
	.datad(\ili9341|Selector31~2_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector27~2 .lut_mask = 16'hBA30;
defparam \ili9341|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \ili9341|Selector27~3 (
// Equation(s):
// \ili9341|Selector27~3_combout  = (\ili9341|next_state~1_combout  & (\ili9341|Selector27~2_combout  & (!\ili9341|spi|idle~q  & \ili9341|Selector2~1_combout )))

	.dataa(\ili9341|next_state~1_combout ),
	.datab(\ili9341|Selector27~2_combout ),
	.datac(\ili9341|spi|idle~q ),
	.datad(\ili9341|Selector2~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector27~3 .lut_mask = 16'h0800;
defparam \ili9341|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \ili9341|INIT_SEQ~4 (
// Equation(s):
// \ili9341|INIT_SEQ~4_combout  = (\ili9341|config_counter [5] & (\ili9341|config_counter [1] & ((!\ili9341|config_counter [2])))) # (!\ili9341|config_counter [5] & ((\ili9341|config_counter [1] & (!\ili9341|config_counter [0] & \ili9341|config_counter [2])) 
// # (!\ili9341|config_counter [1] & (\ili9341|config_counter [0]))))

	.dataa(\ili9341|config_counter [5]),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|config_counter [0]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~4_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~4 .lut_mask = 16'h1498;
defparam \ili9341|INIT_SEQ~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \ili9341|INIT_SEQ~1 (
// Equation(s):
// \ili9341|INIT_SEQ~1_combout  = (\ili9341|config_counter [1] & (((!\ili9341|config_counter [0])))) # (!\ili9341|config_counter [1] & (\ili9341|config_counter [0] & ((\ili9341|config_counter [2]) # (!\ili9341|config_counter [5]))))

	.dataa(\ili9341|config_counter [5]),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|config_counter [0]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~1 .lut_mask = 16'h3C1C;
defparam \ili9341|INIT_SEQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \ili9341|INIT_SEQ~2 (
// Equation(s):
// \ili9341|INIT_SEQ~2_combout  = (\ili9341|config_counter [5] & (((\ili9341|config_counter [0])))) # (!\ili9341|config_counter [5] & ((\ili9341|config_counter [1] & (!\ili9341|config_counter [0] & !\ili9341|config_counter [2])) # (!\ili9341|config_counter 
// [1] & (\ili9341|config_counter [0] $ (\ili9341|config_counter [2])))))

	.dataa(\ili9341|config_counter [5]),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|config_counter [0]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~2 .lut_mask = 16'hA1B4;
defparam \ili9341|INIT_SEQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \ili9341|INIT_SEQ~3 (
// Equation(s):
// \ili9341|INIT_SEQ~3_combout  = (\ili9341|config_counter [4] & (((\ili9341|config_counter [3])))) # (!\ili9341|config_counter [4] & ((\ili9341|config_counter [3] & (\ili9341|INIT_SEQ~1_combout )) # (!\ili9341|config_counter [3] & 
// ((\ili9341|INIT_SEQ~2_combout )))))

	.dataa(\ili9341|config_counter [4]),
	.datab(\ili9341|INIT_SEQ~1_combout ),
	.datac(\ili9341|INIT_SEQ~2_combout ),
	.datad(\ili9341|config_counter [3]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~3 .lut_mask = 16'hEE50;
defparam \ili9341|INIT_SEQ~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \ili9341|INIT_SEQ~0 (
// Equation(s):
// \ili9341|INIT_SEQ~0_combout  = (\ili9341|config_counter [2] & ((\ili9341|config_counter [5] $ (\ili9341|config_counter [1])))) # (!\ili9341|config_counter [2] & (\ili9341|config_counter [0] $ (((\ili9341|config_counter [5]) # (\ili9341|config_counter 
// [1])))))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|config_counter [0]),
	.datac(\ili9341|config_counter [5]),
	.datad(\ili9341|config_counter [1]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~0 .lut_mask = 16'h1BB4;
defparam \ili9341|INIT_SEQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \ili9341|INIT_SEQ~5 (
// Equation(s):
// \ili9341|INIT_SEQ~5_combout  = (\ili9341|config_counter [4] & ((\ili9341|INIT_SEQ~3_combout  & (\ili9341|INIT_SEQ~4_combout )) # (!\ili9341|INIT_SEQ~3_combout  & ((\ili9341|INIT_SEQ~0_combout ))))) # (!\ili9341|config_counter [4] & 
// (((\ili9341|INIT_SEQ~3_combout ))))

	.dataa(\ili9341|config_counter [4]),
	.datab(\ili9341|INIT_SEQ~4_combout ),
	.datac(\ili9341|INIT_SEQ~3_combout ),
	.datad(\ili9341|INIT_SEQ~0_combout ),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~5_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~5 .lut_mask = 16'hDAD0;
defparam \ili9341|INIT_SEQ~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \ili9341|Selector27~1 (
// Equation(s):
// \ili9341|Selector27~1_combout  = (!\ili9341|config_counter [6] & (!\ili9341|spi|idle~q  & (\ili9341|Selector2~1_combout  & \ili9341|INIT_SEQ~5_combout )))

	.dataa(\ili9341|config_counter [6]),
	.datab(\ili9341|spi|idle~q ),
	.datac(\ili9341|Selector2~1_combout ),
	.datad(\ili9341|INIT_SEQ~5_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector27~1 .lut_mask = 16'h1000;
defparam \ili9341|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \ili9341|Selector27~4 (
// Equation(s):
// \ili9341|Selector27~4_combout  = (!\ili9341|spi|idle~q  & ((\ili9341|Selector4~0_combout ) # ((\ili9341|Selector6~1_combout  & \ili9341|Equal2~1_combout ))))

	.dataa(\ili9341|spi|idle~q ),
	.datab(\ili9341|Selector6~1_combout ),
	.datac(\ili9341|Selector4~0_combout ),
	.datad(\ili9341|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector27~4 .lut_mask = 16'h5450;
defparam \ili9341|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \ili9341|Selector27~11 (
// Equation(s):
// \ili9341|Selector27~11_combout  = (\ili9341|Selector27~10_combout ) # ((\ili9341|Selector27~3_combout ) # ((\ili9341|Selector27~1_combout ) # (\ili9341|Selector27~4_combout )))

	.dataa(\ili9341|Selector27~10_combout ),
	.datab(\ili9341|Selector27~3_combout ),
	.datac(\ili9341|Selector27~1_combout ),
	.datad(\ili9341|Selector27~4_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector27~11_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector27~11 .lut_mask = 16'hFFFE;
defparam \ili9341|Selector27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \ili9341|Selector27~12 (
// Equation(s):
// \ili9341|Selector27~12_combout  = (\ili9341|Selector0~0_combout ) # ((\ili9341|Selector7~0_combout ) # ((\ili9341|Selector8~1_combout ) # (\ili9341|Selector2~1_combout )))

	.dataa(\ili9341|Selector0~0_combout ),
	.datab(\ili9341|Selector7~0_combout ),
	.datac(\ili9341|Selector8~1_combout ),
	.datad(\ili9341|Selector2~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector27~12_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector27~12 .lut_mask = 16'hFFFE;
defparam \ili9341|Selector27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \ili9341|Selector27~13 (
// Equation(s):
// \ili9341|Selector27~13_combout  = (\ili9341|Selector4~0_combout ) # (((\ili9341|spi|idle~q  & \ili9341|Selector27~12_combout )) # (!\ili9341|WideOr15~0_combout ))

	.dataa(\ili9341|Selector4~0_combout ),
	.datab(\ili9341|spi|idle~q ),
	.datac(\ili9341|Selector27~12_combout ),
	.datad(\ili9341|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector27~13_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector27~13 .lut_mask = 16'hEAFF;
defparam \ili9341|Selector27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \ili9341|Selector27~14 (
// Equation(s):
// \ili9341|Selector27~14_combout  = (\ili9341|Selector27~11_combout ) # ((\ili9341|spi_data [5] & ((\ili9341|Selector6~1_combout ) # (\ili9341|Selector27~13_combout ))))

	.dataa(\ili9341|Selector27~11_combout ),
	.datab(\ili9341|Selector6~1_combout ),
	.datac(\ili9341|spi_data [5]),
	.datad(\ili9341|Selector27~13_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector27~14_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector27~14 .lut_mask = 16'hFAEA;
defparam \ili9341|Selector27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \ili9341|spi_data[5] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector27~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi_data[5] .is_wysiwyg = "true";
defparam \ili9341|spi_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \ili9341|spi|data_reg[5]~feeder (
// Equation(s):
// \ili9341|spi|data_reg[5]~feeder_combout  = \ili9341|spi_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ili9341|spi_data [5]),
	.cin(gnd),
	.combout(\ili9341|spi|data_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|data_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \ili9341|spi|data_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \ili9341|spi|data_reg[5] (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|spi|data_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|available_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|data_reg[5] .is_wysiwyg = "true";
defparam \ili9341|spi|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \ili9341|Selector28~5 (
// Equation(s):
// \ili9341|Selector28~5_combout  = (\ili9341|next_config [2] & (!\ili9341|next_config [3] & (!\ili9341|next_config [0] & !\ili9341|next_config [1])))

	.dataa(\ili9341|next_config [2]),
	.datab(\ili9341|next_config [3]),
	.datac(\ili9341|next_config [0]),
	.datad(\ili9341|next_config [1]),
	.cin(gnd),
	.combout(\ili9341|Selector28~5_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector28~5 .lut_mask = 16'h0002;
defparam \ili9341|Selector28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \ili9341|Selector26~3 (
// Equation(s):
// \ili9341|Selector26~3_combout  = (!\ili9341|Selector7~0_combout  & (!\ili9341|Selector8~1_combout  & ((\ili9341|Selector2~1_combout ) # (\ili9341|Selector6~1_combout ))))

	.dataa(\ili9341|Selector7~0_combout ),
	.datab(\ili9341|Selector8~1_combout ),
	.datac(\ili9341|Selector2~1_combout ),
	.datad(\ili9341|Selector6~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector26~3 .lut_mask = 16'h1110;
defparam \ili9341|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \ili9341|INIT_SEQ~22 (
// Equation(s):
// \ili9341|INIT_SEQ~22_combout  = (\ili9341|config_counter [0] & (\ili9341|config_counter [2] $ (((\ili9341|config_counter [3] & !\ili9341|config_counter [1])))))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|config_counter [3]),
	.datac(\ili9341|config_counter [0]),
	.datad(\ili9341|config_counter [1]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~22_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~22 .lut_mask = 16'hA060;
defparam \ili9341|INIT_SEQ~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \ili9341|next_state~3 (
// Equation(s):
// \ili9341|next_state~3_combout  = (!\ili9341|config_counter [2] & !\ili9341|config_counter [3])

	.dataa(gnd),
	.datab(\ili9341|config_counter [2]),
	.datac(\ili9341|config_counter [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ili9341|next_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|next_state~3 .lut_mask = 16'h0303;
defparam \ili9341|next_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \ili9341|Selector28~2 (
// Equation(s):
// \ili9341|Selector28~2_combout  = (\ili9341|config_counter [4] & (((\ili9341|next_state~3_combout  & !\ili9341|config_counter [0])))) # (!\ili9341|config_counter [4] & (\ili9341|INIT_SEQ~22_combout ))

	.dataa(\ili9341|INIT_SEQ~22_combout ),
	.datab(\ili9341|next_state~3_combout ),
	.datac(\ili9341|config_counter [0]),
	.datad(\ili9341|config_counter [4]),
	.cin(gnd),
	.combout(\ili9341|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector28~2 .lut_mask = 16'h0CAA;
defparam \ili9341|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \ili9341|Selector28~0 (
// Equation(s):
// \ili9341|Selector28~0_combout  = (\ili9341|Equal2~1_combout  & ((!\ili9341|next_config [0]))) # (!\ili9341|Equal2~1_combout  & (\ili9341|spi_data [4]))

	.dataa(\ili9341|Equal2~1_combout ),
	.datab(\ili9341|spi_data [4]),
	.datac(\ili9341|next_config [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ili9341|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector28~0 .lut_mask = 16'h4E4E;
defparam \ili9341|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \ili9341|INIT_SEQ~18 (
// Equation(s):
// \ili9341|INIT_SEQ~18_combout  = (\ili9341|config_counter [4] & (\ili9341|config_counter [2] $ (((\ili9341|config_counter [0]) # (\ili9341|config_counter [5]))))) # (!\ili9341|config_counter [4] & (((\ili9341|config_counter [5]))))

	.dataa(\ili9341|config_counter [4]),
	.datab(\ili9341|config_counter [2]),
	.datac(\ili9341|config_counter [0]),
	.datad(\ili9341|config_counter [5]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~18_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~18 .lut_mask = 16'h7728;
defparam \ili9341|INIT_SEQ~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \ili9341|INIT_SEQ~17 (
// Equation(s):
// \ili9341|INIT_SEQ~17_combout  = (\ili9341|config_counter [4] & (\ili9341|config_counter [2] & ((\ili9341|config_counter [0]) # (!\ili9341|config_counter [5])))) # (!\ili9341|config_counter [4] & (((\ili9341|config_counter [0]))))

	.dataa(\ili9341|config_counter [5]),
	.datab(\ili9341|config_counter [2]),
	.datac(\ili9341|config_counter [0]),
	.datad(\ili9341|config_counter [4]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~17_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~17 .lut_mask = 16'hC4F0;
defparam \ili9341|INIT_SEQ~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \ili9341|INIT_SEQ~20 (
// Equation(s):
// \ili9341|INIT_SEQ~20_combout  = (\ili9341|config_counter [1] & (((\ili9341|INIT_SEQ~18_combout  & !\ili9341|INIT_SEQ~17_combout )))) # (!\ili9341|config_counter [1] & (\ili9341|INIT_SEQ~17_combout  & ((!\ili9341|INIT_SEQ~18_combout ) # 
// (!\ili9341|config_counter [2]))))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|INIT_SEQ~18_combout ),
	.datac(\ili9341|config_counter [1]),
	.datad(\ili9341|INIT_SEQ~17_combout ),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~20_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~20 .lut_mask = 16'h07C0;
defparam \ili9341|INIT_SEQ~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \ili9341|INIT_SEQ~19 (
// Equation(s):
// \ili9341|INIT_SEQ~19_combout  = (\ili9341|config_counter [2] & ((\ili9341|INIT_SEQ~18_combout  & ((\ili9341|INIT_SEQ~17_combout ))) # (!\ili9341|INIT_SEQ~18_combout  & (!\ili9341|config_counter [1])))) # (!\ili9341|config_counter [2] & 
// (\ili9341|INIT_SEQ~18_combout  & (\ili9341|config_counter [1])))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|INIT_SEQ~18_combout ),
	.datac(\ili9341|config_counter [1]),
	.datad(\ili9341|INIT_SEQ~17_combout ),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~19_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~19 .lut_mask = 16'hCA42;
defparam \ili9341|INIT_SEQ~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \ili9341|INIT_SEQ~21 (
// Equation(s):
// \ili9341|INIT_SEQ~21_combout  = \ili9341|INIT_SEQ~20_combout  $ (((!\ili9341|config_counter [3] & \ili9341|INIT_SEQ~19_combout )))

	.dataa(\ili9341|config_counter [3]),
	.datab(gnd),
	.datac(\ili9341|INIT_SEQ~20_combout ),
	.datad(\ili9341|INIT_SEQ~19_combout ),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~21_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~21 .lut_mask = 16'hA5F0;
defparam \ili9341|INIT_SEQ~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \ili9341|Selector28~1 (
// Equation(s):
// \ili9341|Selector28~1_combout  = (\ili9341|Selector6~1_combout  & (((\ili9341|Selector28~0_combout )))) # (!\ili9341|Selector6~1_combout  & (!\ili9341|config_counter [6] & ((\ili9341|INIT_SEQ~21_combout ))))

	.dataa(\ili9341|config_counter [6]),
	.datab(\ili9341|Selector28~0_combout ),
	.datac(\ili9341|INIT_SEQ~21_combout ),
	.datad(\ili9341|Selector6~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector28~1 .lut_mask = 16'hCC50;
defparam \ili9341|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \ili9341|Selector28~3 (
// Equation(s):
// \ili9341|Selector28~3_combout  = (\ili9341|Selector28~1_combout ) # ((\ili9341|Selector28~2_combout  & (!\ili9341|Selector6~1_combout  & \ili9341|next_state~1_combout )))

	.dataa(\ili9341|Selector28~2_combout ),
	.datab(\ili9341|Selector6~1_combout ),
	.datac(\ili9341|next_state~1_combout ),
	.datad(\ili9341|Selector28~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector28~3 .lut_mask = 16'hFF20;
defparam \ili9341|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \ili9341|spi_data~9 (
// Equation(s):
// \ili9341|spi_data~9_combout  = (\ili9341|data_byte_flag~q  & (\pixel_data_mem_rtl_0|auto_generated|ram_block1a4~portadataout  & (!\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]))) # (!\ili9341|data_byte_flag~q  & 
// (((\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]) # (\pixel_data_mem_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\pixel_data_mem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\ili9341|data_byte_flag~q ),
	.datac(\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\pixel_data_mem_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\ili9341|spi_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data~9 .lut_mask = 16'h3B38;
defparam \ili9341|spi_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h000000000000000000000000000000000000000000001FFFFE00000000000000000000000001FFFFFFF000000000000000000000000FFFFFFFFC00000000000000000000007FFFFFFFFF0000000000000000000001FFFFFFFFFE0000000000000000000007FFFFFFFFFC000000000000000000000FFFFFFFFFF8000000000000000000001FFFFFFFFFF8000000000000000000003FFFFFFFFFF0000000000000000000007FF07FFFFFE000000000000000000000FFC01FFFFF8000000000000000000001FF000FFFFF0000000000000000000003FC0007FFFE0000000000000000000000000003FFF80000000000000000000000000001FFE000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000FF8000000000000000000000000000007E0000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000E000FE00000000000000000000000001F001FF00000000000000000000000003FC07FF80000000000000000000000007FE1FFF80000000000000000000000007FF3CFFC0000000000000000000000007F1F87FC0000000000000000000000007F0783FC000000000000000000000000FE07A3FC0000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h000000007F8787FC0000000000000000000000007F1FFFFC0000000000000000000000007FFBFFFC0000000000000000000000003FFFFFF80000000000000000000000003FFDFFF80000000000000000000000001FFCFFF00000000000000000000000000FF87FC000000000000000000000000003E01F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \ili9341|spi_data~10 (
// Equation(s):
// \ili9341|spi_data~10_combout  = (\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & ((\ili9341|spi_data~9_combout  & (\pixel_data_mem_rtl_0|auto_generated|ram_block1a28~portadataout )) # (!\ili9341|spi_data~9_combout  & 
// ((\pixel_data_mem_rtl_0|auto_generated|ram_block1a20~portadataout ))))) # (!\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & (((\ili9341|spi_data~9_combout ))))

	.dataa(\pixel_data_mem_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datab(\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ili9341|spi_data~9_combout ),
	.datad(\pixel_data_mem_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\ili9341|spi_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data~10 .lut_mask = 16'hBCB0;
defparam \ili9341|spi_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \ili9341|Selector28~4 (
// Equation(s):
// \ili9341|Selector28~4_combout  = (\ili9341|Selector26~3_combout  & ((\ili9341|Selector28~3_combout ) # ((\ili9341|spi_data~10_combout  & \ili9341|Selector30~0_combout )))) # (!\ili9341|Selector26~3_combout  & (((\ili9341|spi_data~10_combout  & 
// \ili9341|Selector30~0_combout ))))

	.dataa(\ili9341|Selector26~3_combout ),
	.datab(\ili9341|Selector28~3_combout ),
	.datac(\ili9341|spi_data~10_combout ),
	.datad(\ili9341|Selector30~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector28~4 .lut_mask = 16'hF888;
defparam \ili9341|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \ili9341|Selector28~6 (
// Equation(s):
// \ili9341|Selector28~6_combout  = (\ili9341|Selector28~4_combout ) # ((\ili9341|Selector7~0_combout  & (\ili9341|Selector28~5_combout  & !\ili9341|Selector25~0_combout )))

	.dataa(\ili9341|Selector7~0_combout ),
	.datab(\ili9341|Selector28~5_combout ),
	.datac(\ili9341|Selector28~4_combout ),
	.datad(\ili9341|Selector25~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector28~6_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector28~6 .lut_mask = 16'hF0F8;
defparam \ili9341|Selector28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \ili9341|spi_data[4] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector28~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|spi_data[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi_data[4] .is_wysiwyg = "true";
defparam \ili9341|spi_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \ili9341|spi|data_reg[4] (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ili9341|spi_data [4]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ili9341|available_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|data_reg[4] .is_wysiwyg = "true";
defparam \ili9341|spi|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000024BA7EFF7F83DBFC3800000000000000116B9FFFB3C80FFD78000000000000000646EFFFDF004FE978000000000000000227EAFFFE125DE3C0000000000000004250FFFFD66D7DE648000000000000007C49AFFFE6607FE5420000000000000003656FFF3382BFC9000000000000000000989FFF4CC7FFD7C000000000000000048919FEE3C7FF2B0000000000000000453156774C7FFCD9000000000000000007DBA3FFF897F8FE0000000000000000000303E2C47FFA580000000000000000003CAABFF3EBEDE0000000000000000000191577BAFF77E000000000000000000001683BFFFA6FF000000000000000000000066C3FFFF1C80000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h000000000003CE157DFE640000000000000000000010005B3FFDD4000000000000000000000013B7B5FFAC0000000000000000000000226D0FFF06000000000000000000000000D6EDFF6A00000000000000000000020056E27FA200000000000000000000000009F8006C0000000000000000000000002FF8FFFC00000000000000000000000002B15292000000000000000000000000167D57A0000000000000000000000000095CA000000000000000000000000000002562000000000000000000000000000120300000000000000000000000000000FAD00000000000000000000000000000543000000000000000000000000000000DA0000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \ili9341|spi_data~3 (
// Equation(s):
// \ili9341|spi_data~3_combout  = (\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & (!\ili9341|data_byte_flag~q )) # (!\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & ((\ili9341|data_byte_flag~q  & 
// ((\pixel_data_mem_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (!\ili9341|data_byte_flag~q  & (\pixel_data_mem_rtl_0|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ili9341|data_byte_flag~q ),
	.datac(\pixel_data_mem_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datad(\pixel_data_mem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\ili9341|spi_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data~3 .lut_mask = 16'h7632;
defparam \ili9341|spi_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000103FFFFF00000000000000000000000008FFFFFF12000000000000000000000077FFFFFF9CC00000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000019F4E600E9B600000000000000000000A3F5C81EB5F6C0000000000000000001BFB9FF000AAAF000000000000000000298A80CE208CFF0000000000000000000176E3FF1A021C40000000000000000583C03C8301CEC6400000000000000003BB090118C3A43BB20000000000000007C6EC47E7209B4D78000000000000000EEC088E0010180388800000000000001FC34C5E0073A1891C8000000000000016308F510086DF8CB8D00000000000003D1E596C009399EBB74000000000000035C8CD1A0004D3E10C580000000000002A65B04D006E39F0CD1000000000000022B9FA9B00B8F3FC0AA0000000000000B8EE0DBC00E7FDF94C42000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h000000770E07ED4A43FFFE3810140000000000EF00FF95B1BFFFFE84902000000000016F7EEF14C13FFFFE8282A40000000000EF3F66C499BFFFFF8E870D00000000015FE4B785DB7F0FFF8E802800000000035F4DBCBE61F807FF8824740000000001DFC50C68F37D07FF4925540000000001D613A7B601DD83FF6B25900000000001DC59F3B60BFA038FC348D00000000001BE2FEDCFCCFA030F8248800000000001BEBF257FFCFADB8F8240600000000001B6FFC27FFAF8838F8AC8400000000001BEFB89B3F2F8078F8AC8800000000001FF6E6B97E1FC07CF8AC82000000000019F7CCFCDFDFC07FFCAC82000000000015FFD0731FCFF3FFFCAC8C00000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000237BEFD347FCFFFFFFC6018000000000033C3BFB97FDFFFFFFC69D8000000000012D7FBFFFFBFFFFFFC736000000000001BFBFF9FFF3FFFFFFD3A2000000000001FF7D7AFFD9FFFFFF814400000000000025AFFE7FEBFFFFFFA180000000000000AFBBEABF8AFFFFFFA5E1000000000000FAD5D3E71BFFFFFFA74000000000000088E43F7C7FFFDFFF130000000000000040BFCFFFFFFFF8FF4B800000000000005433FFFFFFFFFEFF4B000000000000005EBBDFFFFFFFFEFF17000000000000005A36FFFFFFE5EFFF7D0000000000000020FFFFFFFFE1FFFE8D00000000000000266FFFFFFFE9AAFE1C000000000000000814FFFFFF7C7FFC5200000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \ili9341|spi_data~4 (
// Equation(s):
// \ili9341|spi_data~4_combout  = (\ili9341|spi_data~3_combout  & ((\pixel_data_mem_rtl_0|auto_generated|ram_block1a30~portadataout ) # ((!\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0])))) # (!\ili9341|spi_data~3_combout  & 
// (((\pixel_data_mem_rtl_0|auto_generated|ram_block1a22~portadataout  & \pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]))))

	.dataa(\pixel_data_mem_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datab(\ili9341|spi_data~3_combout ),
	.datac(\pixel_data_mem_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datad(\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ili9341|spi_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data~4 .lut_mask = 16'hB8CC;
defparam \ili9341|spi_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \ili9341|INIT_SEQ~8 (
// Equation(s):
// \ili9341|INIT_SEQ~8_combout  = (\ili9341|config_counter [2] & ((\ili9341|config_counter [4] & (\ili9341|config_counter [3] & \ili9341|config_counter [1])) # (!\ili9341|config_counter [4] & ((\ili9341|config_counter [3]) # (\ili9341|config_counter [1]))))) 
// # (!\ili9341|config_counter [2] & (\ili9341|config_counter [4]))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|config_counter [4]),
	.datac(\ili9341|config_counter [3]),
	.datad(\ili9341|config_counter [1]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~8_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~8 .lut_mask = 16'hE664;
defparam \ili9341|INIT_SEQ~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \ili9341|INIT_SEQ~9 (
// Equation(s):
// \ili9341|INIT_SEQ~9_combout  = (\ili9341|config_counter [2] & ((\ili9341|config_counter [1] & (\ili9341|config_counter [4])) # (!\ili9341|config_counter [1] & ((!\ili9341|config_counter [3]))))) # (!\ili9341|config_counter [2] & (\ili9341|config_counter 
// [3] & (\ili9341|config_counter [4] $ (\ili9341|config_counter [1]))))

	.dataa(\ili9341|config_counter [2]),
	.datab(\ili9341|config_counter [4]),
	.datac(\ili9341|config_counter [3]),
	.datad(\ili9341|config_counter [1]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~9_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~9 .lut_mask = 16'h984A;
defparam \ili9341|INIT_SEQ~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \ili9341|INIT_SEQ~51 (
// Equation(s):
// \ili9341|INIT_SEQ~51_combout  = (\ili9341|config_counter [5] & ((\ili9341|config_counter [1] & (!\ili9341|INIT_SEQ~9_combout  & !\ili9341|config_counter [0])) # (!\ili9341|config_counter [1] & (\ili9341|INIT_SEQ~9_combout  & \ili9341|config_counter 
// [0])))) # (!\ili9341|config_counter [5] & (\ili9341|config_counter [1] $ ((!\ili9341|INIT_SEQ~9_combout ))))

	.dataa(\ili9341|config_counter [5]),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|INIT_SEQ~9_combout ),
	.datad(\ili9341|config_counter [0]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~51_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~51 .lut_mask = 16'h6149;
defparam \ili9341|INIT_SEQ~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \ili9341|INIT_SEQ~52 (
// Equation(s):
// \ili9341|INIT_SEQ~52_combout  = (\ili9341|INIT_SEQ~8_combout  & (\ili9341|INIT_SEQ~51_combout  $ (((!\ili9341|config_counter [5] & !\ili9341|config_counter [0]))))) # (!\ili9341|INIT_SEQ~8_combout  & (((\ili9341|INIT_SEQ~51_combout  & 
// !\ili9341|config_counter [0]))))

	.dataa(\ili9341|config_counter [5]),
	.datab(\ili9341|INIT_SEQ~8_combout ),
	.datac(\ili9341|INIT_SEQ~51_combout ),
	.datad(\ili9341|config_counter [0]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~52_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~52 .lut_mask = 16'hC0B4;
defparam \ili9341|INIT_SEQ~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \ili9341|Selector26~4 (
// Equation(s):
// \ili9341|Selector26~4_combout  = (\ili9341|Equal2~1_combout  & (\ili9341|next_config [0])) # (!\ili9341|Equal2~1_combout  & ((\ili9341|spi_data [6])))

	.dataa(\ili9341|next_config [0]),
	.datab(gnd),
	.datac(\ili9341|spi_data [6]),
	.datad(\ili9341|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector26~4 .lut_mask = 16'hAAF0;
defparam \ili9341|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \ili9341|Selector26~5 (
// Equation(s):
// \ili9341|Selector26~5_combout  = (\ili9341|Selector6~1_combout  & (((\ili9341|Selector26~4_combout )))) # (!\ili9341|Selector6~1_combout  & (!\ili9341|config_counter [6] & (\ili9341|INIT_SEQ~52_combout )))

	.dataa(\ili9341|config_counter [6]),
	.datab(\ili9341|INIT_SEQ~52_combout ),
	.datac(\ili9341|Selector6~1_combout ),
	.datad(\ili9341|Selector26~4_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector26~5 .lut_mask = 16'hF404;
defparam \ili9341|Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \ili9341|INIT_SEQ~10 (
// Equation(s):
// \ili9341|INIT_SEQ~10_combout  = (\ili9341|config_counter [1] & (!\ili9341|config_counter [2] & ((\ili9341|config_counter [3]) # (!\ili9341|config_counter [0]))))

	.dataa(\ili9341|config_counter [3]),
	.datab(\ili9341|config_counter [0]),
	.datac(\ili9341|config_counter [1]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~10_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~10 .lut_mask = 16'h00B0;
defparam \ili9341|INIT_SEQ~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \ili9341|Selector26~8 (
// Equation(s):
// \ili9341|Selector26~8_combout  = (!\ili9341|config_counter [4] & (!\ili9341|config_counter [5] & (!\ili9341|Selector6~1_combout  & \ili9341|config_counter [6])))

	.dataa(\ili9341|config_counter [4]),
	.datab(\ili9341|config_counter [5]),
	.datac(\ili9341|Selector6~1_combout ),
	.datad(\ili9341|config_counter [6]),
	.cin(gnd),
	.combout(\ili9341|Selector26~8_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector26~8 .lut_mask = 16'h0100;
defparam \ili9341|Selector26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \ili9341|Selector26~6 (
// Equation(s):
// \ili9341|Selector26~6_combout  = (\ili9341|Selector26~3_combout  & ((\ili9341|Selector26~5_combout ) # ((\ili9341|INIT_SEQ~10_combout  & \ili9341|Selector26~8_combout ))))

	.dataa(\ili9341|Selector26~5_combout ),
	.datab(\ili9341|INIT_SEQ~10_combout ),
	.datac(\ili9341|Selector26~8_combout ),
	.datad(\ili9341|Selector26~3_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector26~6_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector26~6 .lut_mask = 16'hEA00;
defparam \ili9341|Selector26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \ili9341|Mux0~0 (
// Equation(s):
// \ili9341|Mux0~0_combout  = (!\ili9341|next_config [1] & \ili9341|next_config [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ili9341|next_config [1]),
	.datad(\ili9341|next_config [0]),
	.cin(gnd),
	.combout(\ili9341|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Mux0~0 .lut_mask = 16'h0F00;
defparam \ili9341|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \ili9341|Selector26~2 (
// Equation(s):
// \ili9341|Selector26~2_combout  = (\ili9341|Mux0~0_combout  & (\ili9341|Selector7~0_combout  & (!\ili9341|Selector25~0_combout  & \ili9341|next_config [3])))

	.dataa(\ili9341|Mux0~0_combout ),
	.datab(\ili9341|Selector7~0_combout ),
	.datac(\ili9341|Selector25~0_combout ),
	.datad(\ili9341|next_config [3]),
	.cin(gnd),
	.combout(\ili9341|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector26~2 .lut_mask = 16'h0800;
defparam \ili9341|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \ili9341|Selector26~7 (
// Equation(s):
// \ili9341|Selector26~7_combout  = (\ili9341|Selector26~6_combout ) # ((\ili9341|Selector26~2_combout ) # ((\ili9341|spi_data~4_combout  & \ili9341|Selector30~0_combout )))

	.dataa(\ili9341|spi_data~4_combout ),
	.datab(\ili9341|Selector30~0_combout ),
	.datac(\ili9341|Selector26~6_combout ),
	.datad(\ili9341|Selector26~2_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector26~7_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector26~7 .lut_mask = 16'hFFF8;
defparam \ili9341|Selector26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \ili9341|spi_data[6] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector26~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|spi_data[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi_data[6] .is_wysiwyg = "true";
defparam \ili9341|spi_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \ili9341|spi|data_reg[6]~feeder (
// Equation(s):
// \ili9341|spi|data_reg[6]~feeder_combout  = \ili9341|spi_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ili9341|spi_data [6]),
	.cin(gnd),
	.combout(\ili9341|spi|data_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|data_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \ili9341|spi|data_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \ili9341|spi|data_reg[6] (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|spi|data_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|available_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|data_reg[6] .is_wysiwyg = "true";
defparam \ili9341|spi|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h0000003FFB7EFF7FFFFFFC40000000000000007FDF9FFFFFFFFFFDC4000000000000007FFEEFFFFFFFFFE980000000000000005FFFFBFFFFFFFDE320000000000000003FFFFFFFDFFFFDE7B0000000000000003FFFEFFFFFFFFFE6A0000000000000002FFFFFFFFFFFBFCEC00000000000000017FFFFFF7FFFFFD800000000000000000FFFFBFFFFFFFF34800000000000000001FEFAFFFFFFFCE6000000000000000001FFF3FFFFF7F880000000000000000000FFF9E3FDFFFBA000000000000000000037FD3FFFFBEE100000000000000000000FF01FBBFFF80000000000000000000004F53BFFFBF000000000000000000000001936BFFFFE300000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000404E7FFFF880000000000000000000001B0DBFFFDCA00000000000000000000000C83FDFFB2000000000000000000000000AF7FFF1000000000000000000000000016FFFF7400000000000000000000000097E5FFDC00000000000000000000000021FAFF9000000000000000000000000043F9000000000000000000000000000024F98D40000000000000000000000000227DA00000000000000000000000000011BCD0000000000000000000000000000AE59000000000000000000000000000049CC000000000000000000000000000010500000000000000000000000000000028C000000000000000000000000000001A00000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \ili9341|spi_data~7 (
// Equation(s):
// \ili9341|spi_data~7_combout  = (\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & (((!\ili9341|data_byte_flag~q )))) # (!\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & ((\ili9341|data_byte_flag~q  & 
// ((\pixel_data_mem_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (!\ili9341|data_byte_flag~q  & (\pixel_data_mem_rtl_0|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\pixel_data_mem_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datac(\pixel_data_mem_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\ili9341|data_byte_flag~q ),
	.cin(gnd),
	.combout(\ili9341|spi_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data~7 .lut_mask = 16'h50EE;
defparam \ili9341|spi_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00000C00000000000000000000000130000004C00000000000000000000000200000063000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h000000000260251F2B041000000000000000000001C293FFF2B09000000000000000000004187FFFFFD34180000000000000000016397F303F7880000000000000000000A8BFFFFFE3FEE200000000000000000059FFFFFFFEF4D920000000000000000049FFFFFFFF5C3C40000000000000000027FFFFFFFFE74E8000000000000000017FFFFFFFFFF202540000000000000000FFF8FBFFFFF589E260000000000000097FECBFFFFFDF8CC4F000000000000000EEC12FFFFF3BEBC8F80000000000000AFFF9C7FFFE77E133E000000000000041ADFBE3FFFEBBF091FC0000000000002880F3F1FFF1F7FC15F40000000000005518A7FBFFFFFDF943FE000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h0000008F5CA27CFFFBFFFE3BFE7C00000000001F2FEDAF3B3FFFFE83FEFC00000000009FBBFFB775FFFFFE85FFF800000000011F6DF7F1FF3FFFFF8DFFFC0000000000BFE8F7FF5BFFFFFF8DFF7C0000000000BFF5F7FFDFFFFFFF8BFFFC00000000023FB1B7FD7F7EFFFF4AFFF800000000023FE37BF63FFE7FFF6AFFF800000000023FAD7FD395FDFFFFC2FFF800000000027FCE7F7FCBFDFFFF83FFF000000000027F5F8E7FE3FD27FF83FFF000000000027F3FC27FE5FF7FFF8B7FF000000000027F7FC3E7FFFFFFFF8B7FE000000000027EFE37A7F8FFFFFF8B7FE000000000021EFE6333F0FFFFFFCB7FE000000000021EFFF7FFF9FFFFFFCB7FC00000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h0000003A7E6B53FBFFFFFFC7FFC000000000001DFF3BB7FFFFFFFFC77F0000000000006D3FB5FFFBFFFFFFC6FD0000000000005FBFF9FFFDFFFFFFD25C0000000000003FBFFDFFF5FFFFFF82BC00000000000195EFFCFFEFFFFFFFA24000000000000127EFFB9FEBFFFFFFA60000000000000000D977CAFFFFFFFFA4800000000000004AFE3FFCFFFFFFFF14C0000000000000D1BFFFFFFFFFF9FF4C000000000000000DB3FFFFFFFFFFFF4C8000000000000027FBDFFFFFFFFEFF1880000000000000237FFFFFFFFFFFFF52000000000000001FFFFFFFFFFFFFFE92000000000000001FFFFFFFFFFFEEFE000000000000000033DDFFFFFFFFFFFC6C00000000;
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ili9341|data_byte_flag~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\transmission_done~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({pixel_counter[12],pixel_counter[11],pixel_counter[10],pixel_counter[9],pixel_counter[8],pixel_counter[7],pixel_counter[6],pixel_counter[5],pixel_counter[4],pixel_counter[3],pixel_counter[2],pixel_counter[1],pixel_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pixel_data_mem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .init_file = "db/ili9341_top.ram0_ili9341_top_50da749d.hdl.mif";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:pixel_data_mem_rtl_0|altsyncram_eb81:auto_generated|ALTSYNCRAM";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pixel_data_mem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \ili9341|spi_data~8 (
// Equation(s):
// \ili9341|spi_data~8_combout  = (\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & ((\ili9341|spi_data~7_combout  & ((\pixel_data_mem_rtl_0|auto_generated|ram_block1a31~portadataout ))) # (!\ili9341|spi_data~7_combout  & 
// (\pixel_data_mem_rtl_0|auto_generated|ram_block1a23~portadataout )))) # (!\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0] & (\ili9341|spi_data~7_combout ))

	.dataa(\pixel_data_mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ili9341|spi_data~7_combout ),
	.datac(\pixel_data_mem_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(\pixel_data_mem_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\ili9341|spi_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi_data~8 .lut_mask = 16'hEC64;
defparam \ili9341|spi_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \ili9341|Selector25~3 (
// Equation(s):
// \ili9341|Selector25~3_combout  = (!\ili9341|config_counter [0] & (\ili9341|config_counter [1] & !\ili9341|config_counter [2]))

	.dataa(gnd),
	.datab(\ili9341|config_counter [0]),
	.datac(\ili9341|config_counter [1]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector25~3 .lut_mask = 16'h0030;
defparam \ili9341|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \ili9341|Selector25~1 (
// Equation(s):
// \ili9341|Selector25~1_combout  = (\ili9341|Equal2~1_combout  & (\ili9341|next_config [0])) # (!\ili9341|Equal2~1_combout  & ((\ili9341|spi_data [7])))

	.dataa(\ili9341|next_config [0]),
	.datab(gnd),
	.datac(\ili9341|spi_data [7]),
	.datad(\ili9341|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector25~1 .lut_mask = 16'hAAF0;
defparam \ili9341|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \ili9341|INIT_SEQ~15 (
// Equation(s):
// \ili9341|INIT_SEQ~15_combout  = (!\ili9341|config_counter [3] & (\ili9341|config_counter [1] & (!\ili9341|config_counter [4] & \ili9341|config_counter [2])))

	.dataa(\ili9341|config_counter [3]),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|config_counter [4]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~15_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~15 .lut_mask = 16'h0400;
defparam \ili9341|INIT_SEQ~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \ili9341|INIT_SEQ~12 (
// Equation(s):
// \ili9341|INIT_SEQ~12_combout  = (\ili9341|config_counter [3] & (\ili9341|config_counter [1] & (\ili9341|config_counter [4] $ (!\ili9341|config_counter [2])))) # (!\ili9341|config_counter [3] & (!\ili9341|config_counter [1] & (\ili9341|config_counter 
// [4])))

	.dataa(\ili9341|config_counter [3]),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|config_counter [4]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~12_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~12 .lut_mask = 16'h9018;
defparam \ili9341|INIT_SEQ~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \ili9341|INIT_SEQ~13 (
// Equation(s):
// \ili9341|INIT_SEQ~13_combout  = (\ili9341|config_counter [2] & (\ili9341|config_counter [1] $ (((!\ili9341|config_counter [4]) # (!\ili9341|config_counter [3]))))) # (!\ili9341|config_counter [2] & (!\ili9341|config_counter [3] & ((\ili9341|config_counter 
// [1]) # (\ili9341|config_counter [4]))))

	.dataa(\ili9341|config_counter [3]),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|config_counter [4]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~13_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~13 .lut_mask = 16'h9354;
defparam \ili9341|INIT_SEQ~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \ili9341|INIT_SEQ~14 (
// Equation(s):
// \ili9341|INIT_SEQ~14_combout  = (\ili9341|config_counter [0] & ((\ili9341|INIT_SEQ~12_combout ) # ((\ili9341|config_counter [5])))) # (!\ili9341|config_counter [0] & (((!\ili9341|config_counter [5] & !\ili9341|INIT_SEQ~13_combout ))))

	.dataa(\ili9341|INIT_SEQ~12_combout ),
	.datab(\ili9341|config_counter [0]),
	.datac(\ili9341|config_counter [5]),
	.datad(\ili9341|INIT_SEQ~13_combout ),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~14_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~14 .lut_mask = 16'hC8CB;
defparam \ili9341|INIT_SEQ~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \ili9341|INIT_SEQ~11 (
// Equation(s):
// \ili9341|INIT_SEQ~11_combout  = (\ili9341|config_counter [4] & (((\ili9341|config_counter [2]) # (!\ili9341|config_counter [1])))) # (!\ili9341|config_counter [4] & (\ili9341|config_counter [3] $ (((\ili9341|config_counter [1]) # (\ili9341|config_counter 
// [2])))))

	.dataa(\ili9341|config_counter [3]),
	.datab(\ili9341|config_counter [1]),
	.datac(\ili9341|config_counter [4]),
	.datad(\ili9341|config_counter [2]),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~11_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~11 .lut_mask = 16'hF536;
defparam \ili9341|INIT_SEQ~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \ili9341|INIT_SEQ~16 (
// Equation(s):
// \ili9341|INIT_SEQ~16_combout  = (\ili9341|INIT_SEQ~14_combout  & ((\ili9341|INIT_SEQ~15_combout ) # ((!\ili9341|config_counter [5])))) # (!\ili9341|INIT_SEQ~14_combout  & (((\ili9341|config_counter [5] & !\ili9341|INIT_SEQ~11_combout ))))

	.dataa(\ili9341|INIT_SEQ~15_combout ),
	.datab(\ili9341|INIT_SEQ~14_combout ),
	.datac(\ili9341|config_counter [5]),
	.datad(\ili9341|INIT_SEQ~11_combout ),
	.cin(gnd),
	.combout(\ili9341|INIT_SEQ~16_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|INIT_SEQ~16 .lut_mask = 16'h8CBC;
defparam \ili9341|INIT_SEQ~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \ili9341|Selector25~2 (
// Equation(s):
// \ili9341|Selector25~2_combout  = (\ili9341|Selector6~1_combout  & (((\ili9341|Selector25~1_combout )))) # (!\ili9341|Selector6~1_combout  & (!\ili9341|config_counter [6] & ((\ili9341|INIT_SEQ~16_combout ))))

	.dataa(\ili9341|config_counter [6]),
	.datab(\ili9341|Selector25~1_combout ),
	.datac(\ili9341|Selector6~1_combout ),
	.datad(\ili9341|INIT_SEQ~16_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector25~2 .lut_mask = 16'hC5C0;
defparam \ili9341|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \ili9341|Selector25~4 (
// Equation(s):
// \ili9341|Selector25~4_combout  = (\ili9341|Selector26~3_combout  & ((\ili9341|Selector25~2_combout ) # ((\ili9341|Selector26~8_combout  & \ili9341|Selector25~3_combout ))))

	.dataa(\ili9341|Selector26~8_combout ),
	.datab(\ili9341|Selector25~3_combout ),
	.datac(\ili9341|Selector25~2_combout ),
	.datad(\ili9341|Selector26~3_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector25~4 .lut_mask = 16'hF800;
defparam \ili9341|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \ili9341|Selector25~5 (
// Equation(s):
// \ili9341|Selector25~5_combout  = (\ili9341|Selector26~2_combout ) # ((\ili9341|Selector25~4_combout ) # ((\ili9341|spi_data~8_combout  & \ili9341|Selector30~0_combout )))

	.dataa(\ili9341|Selector26~2_combout ),
	.datab(\ili9341|spi_data~8_combout ),
	.datac(\ili9341|Selector30~0_combout ),
	.datad(\ili9341|Selector25~4_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector25~5 .lut_mask = 16'hFFEA;
defparam \ili9341|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N31
dffeas \ili9341|spi_data[7] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector25~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|spi_data[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi_data[7] .is_wysiwyg = "true";
defparam \ili9341|spi_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \ili9341|spi|data_reg[7] (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ili9341|spi_data [7]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ili9341|available_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|data_reg[7] .is_wysiwyg = "true";
defparam \ili9341|spi|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \ili9341|spi|Mux0~0 (
// Equation(s):
// \ili9341|spi|Mux0~0_combout  = (\ili9341|spi|data_bit_counter [1] & (((\ili9341|spi|data_bit_counter [2])))) # (!\ili9341|spi|data_bit_counter [1] & ((\ili9341|spi|data_bit_counter [2] & (\ili9341|spi|data_reg [6])) # (!\ili9341|spi|data_bit_counter [2] & 
// ((\ili9341|spi|data_reg [7])))))

	.dataa(\ili9341|spi|data_bit_counter [1]),
	.datab(\ili9341|spi|data_reg [6]),
	.datac(\ili9341|spi|data_reg [7]),
	.datad(\ili9341|spi|data_bit_counter [2]),
	.cin(gnd),
	.combout(\ili9341|spi|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|Mux0~0 .lut_mask = 16'hEE50;
defparam \ili9341|spi|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \ili9341|spi|Mux0~1 (
// Equation(s):
// \ili9341|spi|Mux0~1_combout  = (\ili9341|spi|data_bit_counter [1] & ((\ili9341|spi|Mux0~0_combout  & ((\ili9341|spi|data_reg [4]))) # (!\ili9341|spi|Mux0~0_combout  & (\ili9341|spi|data_reg [5])))) # (!\ili9341|spi|data_bit_counter [1] & 
// (((\ili9341|spi|Mux0~0_combout ))))

	.dataa(\ili9341|spi|data_bit_counter [1]),
	.datab(\ili9341|spi|data_reg [5]),
	.datac(\ili9341|spi|data_reg [4]),
	.datad(\ili9341|spi|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ili9341|spi|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|Mux0~1 .lut_mask = 16'hF588;
defparam \ili9341|spi|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \ili9341|spi|spi_mosi~1 (
// Equation(s):
// \ili9341|spi|spi_mosi~1_combout  = (\ili9341|spi|spi_mosi~0_combout  & (!\ili9341|spi|data_bit_counter [0] & ((\ili9341|spi|Mux0~1_combout )))) # (!\ili9341|spi|spi_mosi~0_combout  & (((\ili9341|spi|spi_mosi~q ))))

	.dataa(\ili9341|spi|data_bit_counter [0]),
	.datab(\ili9341|spi|spi_mosi~0_combout ),
	.datac(\ili9341|spi|spi_mosi~q ),
	.datad(\ili9341|spi|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ili9341|spi|spi_mosi~1_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|spi_mosi~1 .lut_mask = 16'h7430;
defparam \ili9341|spi|spi_mosi~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \ili9341|spi|spi_mosi~2 (
// Equation(s):
// \ili9341|spi|spi_mosi~2_combout  = (\ili9341|spi|spi_mosi~1_combout ) # ((\ili9341|spi|data_bit_counter [0] & (\ili9341|spi|spi_mosi~0_combout  & \ili9341|spi|Mux0~3_combout )))

	.dataa(\ili9341|spi|data_bit_counter [0]),
	.datab(\ili9341|spi|spi_mosi~0_combout ),
	.datac(\ili9341|spi|Mux0~3_combout ),
	.datad(\ili9341|spi|spi_mosi~1_combout ),
	.cin(gnd),
	.combout(\ili9341|spi|spi_mosi~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|spi_mosi~2 .lut_mask = 16'hFF80;
defparam \ili9341|spi|spi_mosi~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \ili9341|spi|spi_mosi (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|spi|spi_mosi~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|spi_mosi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|spi_mosi .is_wysiwyg = "true";
defparam \ili9341|spi|spi_mosi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \ili9341|spi|cs_reg~0 (
// Equation(s):
// \ili9341|spi|cs_reg~0_combout  = (\ili9341|spi|idle~q  & (((\ili9341|spi|cs_reg~q ) # (\ili9341|available_data~q )))) # (!\ili9341|spi|idle~q  & (\ili9341|spi|sck_reg~q  & ((\ili9341|spi|cs_reg~q ) # (\ili9341|available_data~q ))))

	.dataa(\ili9341|spi|idle~q ),
	.datab(\ili9341|spi|sck_reg~q ),
	.datac(\ili9341|spi|cs_reg~q ),
	.datad(\ili9341|available_data~q ),
	.cin(gnd),
	.combout(\ili9341|spi|cs_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|cs_reg~0 .lut_mask = 16'hEEE0;
defparam \ili9341|spi|cs_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \ili9341|spi|cs_reg (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|spi|cs_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|cs_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|cs_reg .is_wysiwyg = "true";
defparam \ili9341|spi|cs_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \ili9341|spi|spi_sck (
// Equation(s):
// \ili9341|spi|spi_sck~combout  = (!\ili9341|spi|sck_reg~q  & \ili9341|spi|cs_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ili9341|spi|sck_reg~q ),
	.datad(\ili9341|spi|cs_reg~q ),
	.cin(gnd),
	.combout(\ili9341|spi|spi_sck~combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|spi_sck .lut_mask = 16'h0F00;
defparam \ili9341|spi|spi_sck .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \ili9341|Selector24~7 (
// Equation(s):
// \ili9341|Selector24~7_combout  = \ili9341|config_counter [3] $ (((\ili9341|config_counter [1] & (\ili9341|config_counter [2] & !\ili9341|config_counter [5]))))

	.dataa(\ili9341|config_counter [1]),
	.datab(\ili9341|config_counter [3]),
	.datac(\ili9341|config_counter [2]),
	.datad(\ili9341|config_counter [5]),
	.cin(gnd),
	.combout(\ili9341|Selector24~7_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~7 .lut_mask = 16'hCC6C;
defparam \ili9341|Selector24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \ili9341|Selector24~6 (
// Equation(s):
// \ili9341|Selector24~6_combout  = (\ili9341|config_counter [3] & (\ili9341|config_counter [1] & ((\ili9341|config_counter [5]) # (!\ili9341|config_counter [2])))) # (!\ili9341|config_counter [3] & ((\ili9341|config_counter [2]) # ((\ili9341|config_counter 
// [1] & !\ili9341|config_counter [5]))))

	.dataa(\ili9341|config_counter [1]),
	.datab(\ili9341|config_counter [3]),
	.datac(\ili9341|config_counter [2]),
	.datad(\ili9341|config_counter [5]),
	.cin(gnd),
	.combout(\ili9341|Selector24~6_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~6 .lut_mask = 16'hB83A;
defparam \ili9341|Selector24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \ili9341|Selector24~16 (
// Equation(s):
// \ili9341|Selector24~16_combout  = (\ili9341|config_counter [4] & ((\ili9341|Selector24~7_combout  & ((\ili9341|config_counter [5]))) # (!\ili9341|Selector24~7_combout  & ((\ili9341|Selector24~6_combout ) # (!\ili9341|config_counter [5]))))) # 
// (!\ili9341|config_counter [4] & (\ili9341|Selector24~6_combout  $ (((\ili9341|Selector24~7_combout ) # (\ili9341|config_counter [5])))))

	.dataa(\ili9341|Selector24~7_combout ),
	.datab(\ili9341|Selector24~6_combout ),
	.datac(\ili9341|config_counter [4]),
	.datad(\ili9341|config_counter [5]),
	.cin(gnd),
	.combout(\ili9341|Selector24~16_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~16 .lut_mask = 16'hE356;
defparam \ili9341|Selector24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \ili9341|Selector24~17 (
// Equation(s):
// \ili9341|Selector24~17_combout  = (\ili9341|config_counter [0] & ((\ili9341|Selector24~7_combout ) # (\ili9341|Selector24~6_combout  $ (!\ili9341|Selector24~16_combout )))) # (!\ili9341|config_counter [0] & ((\ili9341|Selector24~16_combout ) # 
// ((!\ili9341|Selector24~7_combout  & \ili9341|Selector24~6_combout ))))

	.dataa(\ili9341|Selector24~7_combout ),
	.datab(\ili9341|Selector24~6_combout ),
	.datac(\ili9341|config_counter [0]),
	.datad(\ili9341|Selector24~16_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector24~17_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~17 .lut_mask = 16'hEFB4;
defparam \ili9341|Selector24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \ili9341|Selector24~5 (
// Equation(s):
// \ili9341|Selector24~5_combout  = (\ili9341|next_state~3_combout  & (((!\ili9341|config_counter [4] & \ili9341|config_counter [0])) # (!\ili9341|config_counter [1]))) # (!\ili9341|next_state~3_combout  & (((!\ili9341|config_counter [4]))))

	.dataa(\ili9341|config_counter [1]),
	.datab(\ili9341|config_counter [4]),
	.datac(\ili9341|config_counter [0]),
	.datad(\ili9341|next_state~3_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~5 .lut_mask = 16'h7533;
defparam \ili9341|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \ili9341|Selector24~15 (
// Equation(s):
// \ili9341|Selector24~15_combout  = (\ili9341|config_counter [6] & (((\ili9341|Selector24~5_combout  & !\ili9341|config_counter [5])))) # (!\ili9341|config_counter [6] & (\ili9341|Selector24~17_combout ))

	.dataa(\ili9341|Selector24~17_combout ),
	.datab(\ili9341|config_counter [6]),
	.datac(\ili9341|Selector24~5_combout ),
	.datad(\ili9341|config_counter [5]),
	.cin(gnd),
	.combout(\ili9341|Selector24~15_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~15 .lut_mask = 16'h22E2;
defparam \ili9341|Selector24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \ili9341|Selector24~8 (
// Equation(s):
// \ili9341|Selector24~8_combout  = (\ili9341|Selector2~1_combout  & \ili9341|Selector24~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ili9341|Selector2~1_combout ),
	.datad(\ili9341|Selector24~15_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector24~8_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~8 .lut_mask = 16'hF000;
defparam \ili9341|Selector24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \ili9341|Selector24~2 (
// Equation(s):
// \ili9341|Selector24~2_combout  = (\ili9341|next_config [2] & (\ili9341|spi_data [8])) # (!\ili9341|next_config [2] & (\ili9341|next_config [1] & ((!\ili9341|next_config [0]) # (!\ili9341|spi_data [8]))))

	.dataa(\ili9341|next_config [2]),
	.datab(\ili9341|spi_data [8]),
	.datac(\ili9341|next_config [1]),
	.datad(\ili9341|next_config [0]),
	.cin(gnd),
	.combout(\ili9341|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~2 .lut_mask = 16'h98D8;
defparam \ili9341|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \ili9341|Selector24~3 (
// Equation(s):
// \ili9341|Selector24~3_combout  = (\ili9341|next_config [2] & ((\ili9341|Mux0~0_combout ) # ((\ili9341|next_config [3])))) # (!\ili9341|next_config [2] & (((\ili9341|Mux3~1_combout  & !\ili9341|next_config [3]))))

	.dataa(\ili9341|next_config [2]),
	.datab(\ili9341|Mux0~0_combout ),
	.datac(\ili9341|Mux3~1_combout ),
	.datad(\ili9341|next_config [3]),
	.cin(gnd),
	.combout(\ili9341|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~3 .lut_mask = 16'hAAD8;
defparam \ili9341|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \ili9341|Selector24~4 (
// Equation(s):
// \ili9341|Selector24~4_combout  = (\ili9341|Selector7~0_combout  & (\ili9341|Selector24~3_combout  $ (((!\ili9341|next_config [3]) # (!\ili9341|Selector24~2_combout )))))

	.dataa(\ili9341|Selector24~2_combout ),
	.datab(\ili9341|Selector24~3_combout ),
	.datac(\ili9341|Selector7~0_combout ),
	.datad(\ili9341|next_config [3]),
	.cin(gnd),
	.combout(\ili9341|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~4 .lut_mask = 16'h9030;
defparam \ili9341|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \ili9341|Selector24~9 (
// Equation(s):
// \ili9341|Selector24~9_combout  = (!\ili9341|spi|idle~q  & ((\ili9341|Selector24~8_combout ) # ((\ili9341|Selector8~1_combout ) # (\ili9341|Selector24~4_combout ))))

	.dataa(\ili9341|Selector24~8_combout ),
	.datab(\ili9341|spi|idle~q ),
	.datac(\ili9341|Selector8~1_combout ),
	.datad(\ili9341|Selector24~4_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector24~9_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~9 .lut_mask = 16'h3332;
defparam \ili9341|Selector24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \ili9341|Selector24~10 (
// Equation(s):
// \ili9341|Selector24~10_combout  = (\ili9341|Equal2~1_combout  & ((\ili9341|spi|idle~q  & (\ili9341|spi_data [8])) # (!\ili9341|spi|idle~q  & ((\ili9341|next_config [0]))))) # (!\ili9341|Equal2~1_combout  & (((\ili9341|spi_data [8]))))

	.dataa(\ili9341|Equal2~1_combout ),
	.datab(\ili9341|spi|idle~q ),
	.datac(\ili9341|spi_data [8]),
	.datad(\ili9341|next_config [0]),
	.cin(gnd),
	.combout(\ili9341|Selector24~10_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~10 .lut_mask = 16'hF2D0;
defparam \ili9341|Selector24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \ili9341|Selector24~11 (
// Equation(s):
// \ili9341|Selector24~11_combout  = (\ili9341|Selector6~1_combout  & ((\ili9341|Selector24~10_combout ) # ((\ili9341|spi_data [8] & \ili9341|Selector8~1_combout )))) # (!\ili9341|Selector6~1_combout  & (\ili9341|spi_data [8] & (\ili9341|Selector8~1_combout 
// )))

	.dataa(\ili9341|Selector6~1_combout ),
	.datab(\ili9341|spi_data [8]),
	.datac(\ili9341|Selector8~1_combout ),
	.datad(\ili9341|Selector24~10_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector24~11_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~11 .lut_mask = 16'hEAC0;
defparam \ili9341|Selector24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \ili9341|Selector24~12 (
// Equation(s):
// \ili9341|Selector24~12_combout  = (\ili9341|Selector4~0_combout ) # ((\ili9341|Selector2~1_combout ) # ((\ili9341|Selector7~0_combout ) # (\ili9341|Selector0~0_combout )))

	.dataa(\ili9341|Selector4~0_combout ),
	.datab(\ili9341|Selector2~1_combout ),
	.datac(\ili9341|Selector7~0_combout ),
	.datad(\ili9341|Selector0~0_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector24~12_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~12 .lut_mask = 16'hFFFE;
defparam \ili9341|Selector24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \ili9341|Selector24~13 (
// Equation(s):
// \ili9341|Selector24~13_combout  = (\ili9341|Selector24~11_combout ) # ((\ili9341|spi|idle~q  & (\ili9341|spi_data [8] & \ili9341|Selector24~12_combout )))

	.dataa(\ili9341|Selector24~11_combout ),
	.datab(\ili9341|spi|idle~q ),
	.datac(\ili9341|spi_data [8]),
	.datad(\ili9341|Selector24~12_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector24~13_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~13 .lut_mask = 16'hEAAA;
defparam \ili9341|Selector24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \ili9341|Selector24~14 (
// Equation(s):
// \ili9341|Selector24~14_combout  = (\ili9341|Selector24~9_combout ) # ((\ili9341|Selector24~13_combout ) # ((!\ili9341|WideOr15~0_combout  & \ili9341|spi_data [8])))

	.dataa(\ili9341|WideOr15~0_combout ),
	.datab(\ili9341|Selector24~9_combout ),
	.datac(\ili9341|spi_data [8]),
	.datad(\ili9341|Selector24~13_combout ),
	.cin(gnd),
	.combout(\ili9341|Selector24~14_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|Selector24~14 .lut_mask = 16'hFFDC;
defparam \ili9341|Selector24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \ili9341|spi_data[8] (
	.clk(!\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|Selector24~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi_data[8] .is_wysiwyg = "true";
defparam \ili9341|spi_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \ili9341|spi|data_reg[8]~feeder (
// Equation(s):
// \ili9341|spi|data_reg[8]~feeder_combout  = \ili9341|spi_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ili9341|spi_data [8]),
	.cin(gnd),
	.combout(\ili9341|spi|data_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|data_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \ili9341|spi|data_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \ili9341|spi|data_reg[8] (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|spi|data_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ili9341|available_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|data_reg[8] .is_wysiwyg = "true";
defparam \ili9341|spi|data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \ili9341|spi|spi_dc~0 (
// Equation(s):
// \ili9341|spi|spi_dc~0_combout  = (\ili9341|spi|sck_reg~q  & (((\ili9341|spi|spi_dc~q )))) # (!\ili9341|spi|sck_reg~q  & (\ili9341|spi|idle~q  & ((!\ili9341|spi|data_reg [8]))))

	.dataa(\ili9341|spi|idle~q ),
	.datab(\ili9341|spi|sck_reg~q ),
	.datac(\ili9341|spi|spi_dc~q ),
	.datad(\ili9341|spi|data_reg [8]),
	.cin(gnd),
	.combout(\ili9341|spi|spi_dc~0_combout ),
	.cout());
// synopsys translate_off
defparam \ili9341|spi|spi_dc~0 .lut_mask = 16'hC0E2;
defparam \ili9341|spi|spi_dc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \ili9341|spi|spi_dc (
	.clk(\freq_divider20MHz|clk_out~clkctrl_outclk ),
	.d(\ili9341|spi|spi_dc~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ili9341|spi|spi_dc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ili9341|spi|spi_dc .is_wysiwyg = "true";
defparam \ili9341|spi|spi_dc .power_up = "low";
// synopsys translate_on

assign spi_mosi = \spi_mosi~output_o ;

assign spi_cs = \spi_cs~output_o ;

assign spi_sck = \spi_sck~output_o ;

assign spi_dc = \spi_dc~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
