verilog work "D:/SUTD/Term 4 Computational Structure/1dmini/fsm_with_mannua/work/planAhead/fsm_with_mannua/fsm_with_mannua.srcs/sources_1/imports/verilog/adder_1.v"
verilog work "D:/SUTD/Term 4 Computational Structure/1dmini/fsm_with_mannua/work/planAhead/fsm_with_mannua/fsm_with_mannua.srcs/sources_1/imports/verilog/reset_conditioner_2.v"
verilog work "D:/SUTD/Term 4 Computational Structure/1dmini/fsm_with_mannua/work/planAhead/fsm_with_mannua/fsm_with_mannua.srcs/sources_1/imports/verilog/finite_machine_3.v"
verilog work "D:/SUTD/Term 4 Computational Structure/1dmini/fsm_with_mannua/work/planAhead/fsm_with_mannua/fsm_with_mannua.srcs/sources_1/imports/verilog/mojo_top_0.v"
