<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
module_1_stub.twr -v 30 -l 30 module_1_stub_routed.ncd module_1_stub.pcf

</twCmdLine><twDesign>module_1_stub_routed.ncd</twDesign><twDesignPath>module_1_stub_routed.ncd</twDesignPath><twPCF>module_1_stub.pcf</twPCF><twPcfPath>module_1_stub.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.06 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="NETSKEW" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;IntDivClk35&quot; MAXSKEW = 0.3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.233</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>0.067</twSlack><twNet>IntDivClk35</twNet><twSkew>0.233</twSkew><twTimeConst>0.300</twTimeConst><twAbsSlack>0.067</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>ILOGIC_X1Y124.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.795</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>IDELAY_X1Y124.C</twDest><twNetDelInfo twAcc="twRouted">0.795</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X84Y141.CLK</twDest><twNetDelInfo twAcc="twRouted">0.970</twNetDelInfo><twSkew>0.233</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X85Y140.CLK</twDest><twNetDelInfo twAcc="twRouted">0.969</twNetDelInfo><twSkew>0.232</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X85Y141.CLK</twDest><twNetDelInfo twAcc="twRouted">0.970</twNetDelInfo><twSkew>0.233</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X87Y139.CLK</twDest><twNetDelInfo twAcc="twRouted">0.965</twNetDelInfo><twSkew>0.228</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X87Y141.CLK</twDest><twNetDelInfo twAcc="twRouted">0.966</twNetDelInfo><twSkew>0.229</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X93Y136.CLK</twDest><twNetDelInfo twAcc="twRouted">0.887</twNetDelInfo><twSkew>0.150</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X93Y140.CLK</twDest><twNetDelInfo twAcc="twRouted">0.890</twNetDelInfo><twSkew>0.153</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X92Y133.CLK</twDest><twNetDelInfo twAcc="twRouted">0.884</twNetDelInfo><twSkew>0.147</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X92Y136.CLK</twDest><twNetDelInfo twAcc="twRouted">0.887</twNetDelInfo><twSkew>0.150</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X92Y140.CLK</twDest><twNetDelInfo twAcc="twRouted">0.890</twNetDelInfo><twSkew>0.153</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X95Y134.CLK</twDest><twNetDelInfo twAcc="twRouted">0.884</twNetDelInfo><twSkew>0.147</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X95Y135.CLK</twDest><twNetDelInfo twAcc="twRouted">0.886</twNetDelInfo><twSkew>0.149</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X94Y134.CLK</twDest><twNetDelInfo twAcc="twRouted">0.884</twNetDelInfo><twSkew>0.147</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X94Y135.CLK</twDest><twNetDelInfo twAcc="twRouted">0.886</twNetDelInfo><twSkew>0.149</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X94Y136.CLK</twDest><twNetDelInfo twAcc="twRouted">0.886</twNetDelInfo><twSkew>0.149</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X96Y130.CLK</twDest><twNetDelInfo twAcc="twRouted">0.879</twNetDelInfo><twSkew>0.142</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X96Y133.CLK</twDest><twNetDelInfo twAcc="twRouted">0.883</twNetDelInfo><twSkew>0.146</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X110Y125.CLK</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>RAMB18_X4Y46.WRCLK</twDest><twNetDelInfo twAcc="twRouted">0.925</twNetDelInfo><twSkew>0.188</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>RAMB18_X5Y40.WRCLK</twDest><twNetDelInfo twAcc="twRouted">0.930</twNetDelInfo><twSkew>0.193</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>ILOGIC_X1Y130.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>ILOGIC_X1Y129.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.802</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>ILOGIC_X1Y106.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.815</twNetDelInfo><twSkew>0.078</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>ILOGIC_X1Y105.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.815</twNetDelInfo><twSkew>0.078</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>ILOGIC_X1Y110.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.813</twNetDelInfo><twSkew>0.076</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>ILOGIC_X1Y109.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.813</twNetDelInfo><twSkew>0.076</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>ILOGIC_X1Y142.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.814</twNetDelInfo><twSkew>0.077</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>ILOGIC_X1Y141.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.814</twNetDelInfo><twSkew>0.077</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>ILOGIC_X1Y108.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.814</twNetDelInfo><twSkew>0.077</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>ILOGIC_X1Y107.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.814</twNetDelInfo><twSkew>0.077</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X102Y109.CLK</twDest><twNetDelInfo twAcc="twRouted">0.888</twNetDelInfo><twSkew>0.151</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X102Y115.CLK</twDest><twNetDelInfo twAcc="twRouted">0.883</twNetDelInfo><twSkew>0.146</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X103Y110.CLK</twDest><twNetDelInfo twAcc="twRouted">0.888</twNetDelInfo><twSkew>0.151</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X103Y115.CLK</twDest><twNetDelInfo twAcc="twRouted">0.883</twNetDelInfo><twSkew>0.146</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X104Y109.CLK</twDest><twNetDelInfo twAcc="twRouted">0.885</twNetDelInfo><twSkew>0.148</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X111Y114.CLK</twDest><twNetDelInfo twAcc="twRouted">0.818</twNetDelInfo><twSkew>0.081</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X111Y115.CLK</twDest><twNetDelInfo twAcc="twRouted">0.816</twNetDelInfo><twSkew>0.079</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y8.O</twSrc><twDest>SLICE_X110Y114.CLK</twDest><twNetDelInfo twAcc="twRouted">0.818</twNetDelInfo><twSkew>0.081</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETSKEW" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;BitClk_N_0&quot; MAXSKEW = 0.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.065</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>0.035</twSlack><twNet>BitClk_N_0</twNet><twSkew>0.065</twSkew><twTimeConst>0.100</twTimeConst><twAbsSlack>0.035</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y124.CLK</twDest><twNetDelInfo twAcc="twRouted">0.320</twNetDelInfo><twSkew>0.044</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y130.CLK</twDest><twNetDelInfo twAcc="twRouted">0.328</twNetDelInfo><twSkew>0.052</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y130.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.328</twNetDelInfo><twSkew>0.052</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y129.CLK</twDest><twNetDelInfo twAcc="twRouted">0.328</twNetDelInfo><twSkew>0.052</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y129.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.328</twNetDelInfo><twSkew>0.052</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y106.CLK</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y106.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y105.CLK</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y105.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y110.CLK</twDest><twNetDelInfo twAcc="twRouted">0.340</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y110.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.340</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y109.CLK</twDest><twNetDelInfo twAcc="twRouted">0.340</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y109.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.340</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y142.CLK</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y142.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y141.CLK</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y141.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y108.CLK</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y108.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y107.CLK</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y8.O</twSrc><twDest>ILOGIC_X1Y107.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETSKEW" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;BitClk_N&quot; MAXSKEW = 0.1 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.066</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>0.034</twSlack><twNet>BitClk_N</twNet><twSkew>0.066</twSkew><twTimeConst>0.100</twTimeConst><twAbsSlack>0.034</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y90.CLK</twDest><twNetDelInfo twAcc="twRouted">0.340</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y90.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.340</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y89.CLK</twDest><twNetDelInfo twAcc="twRouted">0.340</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y89.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.340</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y82.CLK</twDest><twNetDelInfo twAcc="twRouted">0.331</twNetDelInfo><twSkew>0.055</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y82.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.331</twNetDelInfo><twSkew>0.055</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y81.CLK</twDest><twNetDelInfo twAcc="twRouted">0.331</twNetDelInfo><twSkew>0.055</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y81.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.331</twNetDelInfo><twSkew>0.055</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y73.CLK</twDest><twNetDelInfo twAcc="twRouted">0.320</twNetDelInfo><twSkew>0.044</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y73.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.320</twNetDelInfo><twSkew>0.044</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y74.CLK</twDest><twNetDelInfo twAcc="twRouted">0.320</twNetDelInfo><twSkew>0.044</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y74.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.320</twNetDelInfo><twSkew>0.044</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y96.CLK</twDest><twNetDelInfo twAcc="twRouted">0.342</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y96.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.342</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y95.CLK</twDest><twNetDelInfo twAcc="twRouted">0.342</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFIO_X1Y4.O</twSrc><twDest>ILOGIC_X1Y95.CLKB</twDest><twNetDelInfo twAcc="twRouted">0.342</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETSKEW" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;IntDivClk34&quot; MAXSKEW = 0.3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.145</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>0.155</twSlack><twNet>IntDivClk34</twNet><twSkew>0.145</twSkew><twTimeConst>0.300</twTimeConst><twAbsSlack>0.155</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>ILOGIC_X1Y90.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.813</twNetDelInfo><twSkew>0.076</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>ILOGIC_X1Y89.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.813</twNetDelInfo><twSkew>0.076</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>ILOGIC_X1Y82.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.806</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>ILOGIC_X1Y81.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.804</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>ILOGIC_X1Y73.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.797</twNetDelInfo><twSkew>0.060</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>ILOGIC_X1Y74.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.795</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>ILOGIC_X1Y96.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.815</twNetDelInfo><twSkew>0.078</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>ILOGIC_X1Y95.CLKDIV</twDest><twNetDelInfo twAcc="twRouted">0.815</twNetDelInfo><twSkew>0.078</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>SLICE_X105Y85.CLK</twDest><twNetDelInfo twAcc="twRouted">0.882</twNetDelInfo><twSkew>0.145</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>SLICE_X105Y86.CLK</twDest><twNetDelInfo twAcc="twRouted">0.882</twNetDelInfo><twSkew>0.145</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>SLICE_X104Y86.CLK</twDest><twNetDelInfo twAcc="twRouted">0.882</twNetDelInfo><twSkew>0.145</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>SLICE_X108Y79.CLK</twDest><twNetDelInfo twAcc="twRouted">0.810</twNetDelInfo><twSkew>0.073</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>SLICE_X109Y79.CLK</twDest><twNetDelInfo twAcc="twRouted">0.810</twNetDelInfo><twSkew>0.073</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>SLICE_X110Y89.CLK</twDest><twNetDelInfo twAcc="twRouted">0.821</twNetDelInfo><twSkew>0.084</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>SLICE_X110Y90.CLK</twDest><twNetDelInfo twAcc="twRouted">0.821</twNetDelInfo><twSkew>0.084</twSkew></twNetSkew><twNetSkew><twSrc>BUFR_X1Y4.O</twSrc><twDest>SLICE_X110Y95.CLK</twDest><twNetDelInfo twAcc="twRouted">0.823</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 30.303 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 30.303 MHz HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>17656</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>2590</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.320</twMinPer></twConstHead><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.680</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twDest><twTotPathDel>7.963</twTotPathDel><twClkSkew dest = "1.402" src = "1.724">0.322</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X27Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y85.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>6.503</twRouteDel><twTotDel>7.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.680</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29</twDest><twTotPathDel>7.963</twTotPathDel><twClkSkew dest = "1.402" src = "1.724">0.322</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X27Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y85.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>6.503</twRouteDel><twTotDel>7.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.680</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28</twDest><twTotPathDel>7.963</twTotPathDel><twClkSkew dest = "1.402" src = "1.724">0.322</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X27Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y85.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>6.503</twRouteDel><twTotDel>7.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.680</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27</twDest><twTotPathDel>7.963</twTotPathDel><twClkSkew dest = "1.402" src = "1.724">0.322</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X27Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y85.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>6.503</twRouteDel><twTotDel>7.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.685</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31</twDest><twTotPathDel>7.958</twTotPathDel><twClkSkew dest = "1.402" src = "1.724">0.322</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X27Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.907</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y85.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>6.498</twRouteDel><twTotDel>7.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.730</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29</twDest><twTotPathDel>7.920</twTotPathDel><twClkSkew dest = "1.402" src = "1.717">0.315</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y85.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_29</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.398</twRouteDel><twTotDel>7.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.730</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28</twDest><twTotPathDel>7.920</twTotPathDel><twClkSkew dest = "1.402" src = "1.717">0.315</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y85.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.398</twRouteDel><twTotDel>7.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.730</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twDest><twTotPathDel>7.920</twTotPathDel><twClkSkew dest = "1.402" src = "1.717">0.315</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y85.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.398</twRouteDel><twTotDel>7.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.730</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27</twDest><twTotPathDel>7.920</twTotPathDel><twClkSkew dest = "1.402" src = "1.717">0.315</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y85.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.398</twRouteDel><twTotDel>7.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.735</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31</twDest><twTotPathDel>7.915</twTotPathDel><twClkSkew dest = "1.402" src = "1.717">0.315</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.907</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y85.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_31</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.393</twRouteDel><twTotDel>7.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.830</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_24</twDest><twTotPathDel>7.814</twTotPathDel><twClkSkew dest = "1.403" src = "1.724">0.321</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X27Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_24</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>6.354</twRouteDel><twTotDel>7.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.830</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_23</twDest><twTotPathDel>7.814</twTotPathDel><twClkSkew dest = "1.403" src = "1.724">0.321</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X27Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_23</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>6.354</twRouteDel><twTotDel>7.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.830</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26</twDest><twTotPathDel>7.814</twTotPathDel><twClkSkew dest = "1.403" src = "1.724">0.321</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X27Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>6.354</twRouteDel><twTotDel>7.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.830</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_25</twDest><twTotPathDel>7.814</twTotPathDel><twClkSkew dest = "1.403" src = "1.724">0.321</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X27Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_25</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>6.354</twRouteDel><twTotDel>7.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.833</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31</twDest><twTotPathDel>7.813</twTotPathDel><twClkSkew dest = "1.405" src = "1.724">0.319</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X27Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>6.353</twRouteDel><twTotDel>7.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.838</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30</twDest><twTotPathDel>7.808</twTotPathDel><twClkSkew dest = "1.405" src = "1.724">0.319</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X27Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>6.348</twRouteDel><twTotDel>7.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.838</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29</twDest><twTotPathDel>7.808</twTotPathDel><twClkSkew dest = "1.405" src = "1.724">0.319</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X27Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>6.348</twRouteDel><twTotDel>7.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.838</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28</twDest><twTotPathDel>7.808</twTotPathDel><twClkSkew dest = "1.405" src = "1.724">0.319</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X27Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>6.348</twRouteDel><twTotDel>7.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.838</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27</twDest><twTotPathDel>7.808</twTotPathDel><twClkSkew dest = "1.405" src = "1.724">0.319</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X27Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>6.348</twRouteDel><twTotDel>7.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.880</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_24</twDest><twTotPathDel>7.771</twTotPathDel><twClkSkew dest = "1.403" src = "1.717">0.314</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_24</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.249</twRouteDel><twTotDel>7.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.880</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26</twDest><twTotPathDel>7.771</twTotPathDel><twClkSkew dest = "1.403" src = "1.717">0.314</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.249</twRouteDel><twTotDel>7.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.880</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_25</twDest><twTotPathDel>7.771</twTotPathDel><twClkSkew dest = "1.403" src = "1.717">0.314</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_25</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.249</twRouteDel><twTotDel>7.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.880</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_23</twDest><twTotPathDel>7.771</twTotPathDel><twClkSkew dest = "1.403" src = "1.717">0.314</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_26</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_23</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.249</twRouteDel><twTotDel>7.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.883</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31</twDest><twTotPathDel>7.770</twTotPathDel><twClkSkew dest = "1.405" src = "1.717">0.312</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.248</twRouteDel><twTotDel>7.770</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.888</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29</twDest><twTotPathDel>7.765</twTotPathDel><twClkSkew dest = "1.405" src = "1.717">0.312</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.243</twRouteDel><twTotDel>7.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.888</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27</twDest><twTotPathDel>7.765</twTotPathDel><twClkSkew dest = "1.405" src = "1.717">0.312</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.243</twRouteDel><twTotDel>7.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.888</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30</twDest><twTotPathDel>7.765</twTotPathDel><twClkSkew dest = "1.405" src = "1.717">0.312</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.243</twRouteDel><twTotDel>7.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.888</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28</twDest><twTotPathDel>7.765</twTotPathDel><twClkSkew dest = "1.405" src = "1.717">0.312</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.243</twRouteDel><twTotDel>7.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.027</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28</twDest><twTotPathDel>7.617</twTotPathDel><twClkSkew dest = "1.402" src = "1.723">0.321</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y85.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.095</twRouteDel><twTotDel>7.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.027</twSlack><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twSrc><twDest BELType="FF">module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twDest><twTotPathDel>7.617</twTotPathDel><twClkSkew dest = "1.402" src = "1.723">0.321</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twSrc><twDest BELType='FF'>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sLED_DutyCycle[9]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>module_1_i/axi_interconnect_1_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y85.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twComp><twBEL>module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>6.095</twRouteDel><twTotDel>7.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="74" type="MAXPERIOD" name="Tdlycper_REFCLK" slack="-4.736" period="10.000" constraintValue="10.000" deviceLimit="5.264" freqLimit="189.970" physResource="AdcClk_delayctrl_MapLib_replicate2/REFCLK" logResource="AdcClk_delayctrl_MapLib_replicate2/REFCLK" locationPin="IDELAYCTRL_X1Y2.REFCLK" clockNet="delayRefClk"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tdlycper_REFCLK" slack="5.239" period="10.000" constraintValue="10.000" deviceLimit="4.761" freqLimit="210.040" physResource="AdcClk_delayctrl_MapLib_replicate2/REFCLK" logResource="AdcClk_delayctrl_MapLib_replicate2/REFCLK" locationPin="IDELAYCTRL_X1Y2.REFCLK" clockNet="delayRefClk"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="7.845" period="10.000" constraintValue="10.000" deviceLimit="2.155" freqLimit="464.037" physResource="BUFG_DlyCtrl/I0" logResource="BUFG_DlyCtrl/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="77" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_8/CLK" locationPin="SLICE_X32Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="78" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_8/CLK" locationPin="SLICE_X32Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="79" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_9/CLK" locationPin="SLICE_X32Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="80" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_9/CLK" locationPin="SLICE_X32Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="81" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_10/CLK" locationPin="SLICE_X32Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="82" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_10/CLK" locationPin="SLICE_X32Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="83" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_11/CLK" locationPin="SLICE_X32Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_11/CLK" locationPin="SLICE_X32Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="85" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_4/CLK" locationPin="SLICE_X36Y90.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="86" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_4/CLK" locationPin="SLICE_X36Y90.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="87" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_5/CLK" locationPin="SLICE_X36Y90.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="88" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_5/CLK" locationPin="SLICE_X36Y90.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="89" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_6/CLK" locationPin="SLICE_X36Y90.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_6/CLK" locationPin="SLICE_X36Y90.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="91" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_7/CLK" locationPin="SLICE_X36Y90.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_7/CLK" locationPin="SLICE_X36Y90.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="93" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_16/CLK" locationPin="SLICE_X38Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_16/CLK" locationPin="SLICE_X38Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_17/CLK" locationPin="SLICE_X38Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="96" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_17/CLK" locationPin="SLICE_X38Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="97" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_18/CLK" locationPin="SLICE_X38Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="98" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_18/CLK" locationPin="SLICE_X38Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="99" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_19/CLK" locationPin="SLICE_X38Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="100" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_19/CLK" locationPin="SLICE_X38Y87.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="101" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_12/CLK" locationPin="SLICE_X38Y89.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="102" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_12/CLK" locationPin="SLICE_X38Y89.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/><twPinLimit anchorID="103" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK" logResource="module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_13/CLK" locationPin="SLICE_X38Y89.CLK" clockNet="sprocessing_system7_0_FCLK_CLK0_pin"/></twPinLimitRpt></twConst><twConst anchorID="104" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.081</twTotDel><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>1.001</twDel><twSUTime>0.045</twSUTime><twTotPathDel>1.046</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y147.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y147.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y147.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.483</twRouteDel><twTotDel>1.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="107"><twUnconstPath anchorID="108" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.062</twTotDel><twSrc BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.999</twDel><twSUTime>0.028</twSUTime><twTotPathDel>1.027</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sprocessing_system7_0_FCLK_CLK0_pin</twSrcClk><twPathDel><twSite>SLICE_X26Y147.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y147.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y147.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>0.481</twRouteDel><twTotDel>1.027</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sprocessing_system7_0_FCLK_CLK0_pin</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="109" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_ClkDiv = PERIOD TIMEGRP &quot;BitClkRefClk&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>862</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>325</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.963</twMinPer></twConstHead><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.037</twSlack><twSrc BELType="FF">AdcClk/IntClkCtrlDone</twSrc><twDest BELType="FF">AdcFrame1/BitSlipCtrlN/currState_FSM_FFd1</twDest><twTotPathDel>4.613</twTotPathDel><twClkSkew dest = "2.985" src = "3.300">0.315</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntClkCtrlDone</twSrc><twDest BELType='FF'>AdcFrame1/BitSlipCtrlN/currState_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X95Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>IntBitClkDone</twComp><twBEL>AdcClk/IntClkCtrlDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y86.A5</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">4.110</twDelInfo><twComp>IntBitClkDone</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>AdcFrame1/currState_FSM_FFd1</twComp><twBEL>AdcFrame1/BitSlipCtrlN/currState_FSM_FFd1_rstpot</twBEL><twBEL>AdcFrame1/BitSlipCtrlN/currState_FSM_FFd1</twBEL></twPathDel><twLogDel>0.503</twLogDel><twRouteDel>4.110</twRouteDel><twTotDel>4.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk34</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.085</twSlack><twSrc BELType="FF">AdcReader_B/AdcReader0/IntDataTotal_0</twSrc><twDest BELType="RAM">FIFO18E1_AB</twDest><twTotPathDel>4.633</twTotPathDel><twClkSkew dest = "3.013" src = "3.260">0.247</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcReader_B/AdcReader0/IntDataTotal_0</twSrc><twDest BELType='RAM'>FIFO18E1_AB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X110Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk34</twSrcClk><twPathDel><twSite>SLICE_X110Y95.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>fifoDataInAB[20]</twComp><twBEL>AdcReader_B/AdcReader0/IntDataTotal_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y40.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.302</twDelInfo><twComp>fifoDataInAB[16]</twComp></twPathDel><twPathDel><twSite>RAMB18_X5Y40.WRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>FIFO18E1_AB</twComp><twBEL>FIFO18E1_AB</twBEL></twPathDel><twLogDel>1.331</twLogDel><twRouteDel>3.302</twRouteDel><twTotDel>4.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="FF">AdcReader_A/AdcReader1/IntDataTotal_5</twSrc><twDest BELType="RAM">FIFO18E1_AB</twDest><twTotPathDel>4.592</twTotPathDel><twClkSkew dest = "3.013" src = "3.258">0.245</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcReader_A/AdcReader1/IntDataTotal_5</twSrc><twDest BELType='RAM'>FIFO18E1_AB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X110Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk34</twSrcClk><twPathDel><twSite>SLICE_X110Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fifoDataInAB[11]</twComp><twBEL>AdcReader_A/AdcReader1/IntDataTotal_5</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y40.DIADI11</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.399</twDelInfo><twComp>fifoDataInAB[11]</twComp></twPathDel><twPathDel><twSite>RAMB18_X5Y40.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>FIFO18E1_AB</twComp><twBEL>FIFO18E1_AB</twBEL></twPathDel><twLogDel>1.193</twLogDel><twRouteDel>3.399</twRouteDel><twTotDel>4.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">AdcClk/IntCalVal_0</twSrc><twDest BELType="FF">AdcClk/IntNumIncDecIdly_3</twDest><twTotPathDel>4.684</twTotPathDel><twClkSkew dest = "0.903" src = "0.803">-0.100</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntCalVal_0</twSrc><twDest BELType='FF'>AdcClk/IntNumIncDecIdly_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X110Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X110Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp><twBEL>AdcClk/IntCalVal_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y136.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>AdcClk/IntCalVal[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y136.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/IntCalValReg[1]</twComp><twBEL>AdcClk/n004821</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>AdcClk/n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/N10</twComp><twBEL>AdcClk/_n0576&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AdcClk/_n0576&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0576&lt;3&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>AdcClk/_n0576</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0638_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>AdcClk/_n0638_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>AdcClk/IntNumIncDecIdly[3]</twComp><twBEL>AdcClk/IntNumIncDecIdly_3</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>3.527</twRouteDel><twTotDel>4.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">AdcClk/IntClkCtrlDone</twSrc><twDest BELType="FF">AdcReader_A/AdcReader0/AdcDataISerdes_N</twDest><twTotPathDel>4.150</twTotPathDel><twClkSkew dest = "2.918" src = "3.300">0.382</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntClkCtrlDone</twSrc><twDest BELType='FF'>AdcReader_A/AdcReader0/AdcDataISerdes_N</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X95Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>IntBitClkDone</twComp><twBEL>AdcClk/IntClkCtrlDone</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y89.CE1</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">3.782</twDelInfo><twComp>IntBitClkDone</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y89.CLKDIV</twSite><twDelType>Tiscck_CE</twDelType><twDelInfo twEdge="twRising">-0.088</twDelInfo><twComp>AdcReader_A/AdcReader0/AdcDataISerdes_N</twComp><twBEL>AdcReader_A/AdcReader0/AdcDataISerdes_N</twBEL></twPathDel><twLogDel>0.368</twLogDel><twRouteDel>3.782</twRouteDel><twTotDel>4.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk34</twDestClk><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.463</twSlack><twSrc BELType="FF">AdcClk/IntCalVal_0</twSrc><twDest BELType="FF">AdcClk/ReturnState_2</twDest><twTotPathDel>4.601</twTotPathDel><twClkSkew dest = "0.902" src = "0.803">-0.099</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntCalVal_0</twSrc><twDest BELType='FF'>AdcClk/ReturnState_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X110Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X110Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp><twBEL>AdcClk/IntCalVal_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y136.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>AdcClk/IntCalVal[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y136.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/IntCalValReg[1]</twComp><twBEL>AdcClk/n004821</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>AdcClk/n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/N10</twComp><twBEL>AdcClk/_n0576&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AdcClk/_n0576&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0580_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>AdcClk/_n0580_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>AdcClk/ReturnState[2]</twComp><twBEL>AdcClk/ReturnState_2</twBEL></twPathDel><twLogDel>1.232</twLogDel><twRouteDel>3.369</twRouteDel><twTotDel>4.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.463</twSlack><twSrc BELType="FF">AdcClk/IntCalVal_0</twSrc><twDest BELType="FF">AdcClk/ReturnState_1</twDest><twTotPathDel>4.601</twTotPathDel><twClkSkew dest = "0.902" src = "0.803">-0.099</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntCalVal_0</twSrc><twDest BELType='FF'>AdcClk/ReturnState_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X110Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X110Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp><twBEL>AdcClk/IntCalVal_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y136.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>AdcClk/IntCalVal[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y136.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/IntCalValReg[1]</twComp><twBEL>AdcClk/n004821</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>AdcClk/n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/N10</twComp><twBEL>AdcClk/_n0576&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AdcClk/_n0576&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0580_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>AdcClk/_n0580_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>AdcClk/ReturnState[2]</twComp><twBEL>AdcClk/ReturnState_1</twBEL></twPathDel><twLogDel>1.232</twLogDel><twRouteDel>3.369</twRouteDel><twTotDel>4.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.489</twSlack><twSrc BELType="FF">AdcClk/IntCalVal_1</twSrc><twDest BELType="FF">AdcClk/IntNumIncDecIdly_3</twDest><twTotPathDel>4.576</twTotPathDel><twClkSkew dest = "0.903" src = "0.803">-0.100</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntCalVal_1</twSrc><twDest BELType='FF'>AdcClk/IntNumIncDecIdly_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X110Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X110Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp><twBEL>AdcClk/IntCalVal_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y136.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y136.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/IntCalValReg[1]</twComp><twBEL>AdcClk/n004821</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>AdcClk/n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/N10</twComp><twBEL>AdcClk/_n0576&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AdcClk/_n0576&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0576&lt;3&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>AdcClk/_n0576</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0638_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>AdcClk/_n0638_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>AdcClk/IntNumIncDecIdly[3]</twComp><twBEL>AdcClk/IntNumIncDecIdly_3</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>3.419</twRouteDel><twTotDel>4.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.493</twSlack><twSrc BELType="FF">AdcClk/IntClkCtrlDone</twSrc><twDest BELType="FF">AdcReader_A/AdcReader1/AdcDataISerdes_N</twDest><twTotPathDel>4.082</twTotPathDel><twClkSkew dest = "2.910" src = "3.300">0.390</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntClkCtrlDone</twSrc><twDest BELType='FF'>AdcReader_A/AdcReader1/AdcDataISerdes_N</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X95Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>IntBitClkDone</twComp><twBEL>AdcClk/IntClkCtrlDone</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y81.CE1</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">3.714</twDelInfo><twComp>IntBitClkDone</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y81.CLKDIV</twSite><twDelType>Tiscck_CE</twDelType><twDelInfo twEdge="twRising">-0.088</twDelInfo><twComp>AdcReader_A/AdcReader1/AdcDataISerdes_N</twComp><twBEL>AdcReader_A/AdcReader1/AdcDataISerdes_N</twBEL></twPathDel><twLogDel>0.368</twLogDel><twRouteDel>3.714</twRouteDel><twTotDel>4.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk34</twDestClk><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.504</twSlack><twSrc BELType="FF">AdcClk/IntClkCtrlDone</twSrc><twDest BELType="FF">AdcReader_A/AdcReader1/AdcDataISerdes_P</twDest><twTotPathDel>4.073</twTotPathDel><twClkSkew dest = "2.912" src = "3.300">0.388</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntClkCtrlDone</twSrc><twDest BELType='FF'>AdcReader_A/AdcReader1/AdcDataISerdes_P</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X95Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>IntBitClkDone</twComp><twBEL>AdcClk/IntClkCtrlDone</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y82.CE1</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">3.705</twDelInfo><twComp>IntBitClkDone</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y82.CLKDIV</twSite><twDelType>Tiscck_CE</twDelType><twDelInfo twEdge="twRising">-0.088</twDelInfo><twComp>AdcReader_A/AdcReader1/AdcDataISerdes_P</twComp><twBEL>AdcReader_A/AdcReader1/AdcDataISerdes_P</twBEL></twPathDel><twLogDel>0.368</twLogDel><twRouteDel>3.705</twRouteDel><twTotDel>4.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk34</twDestClk><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.510</twSlack><twSrc BELType="FF">AdcReader_B/AdcReader0/IntDataTotal_5</twSrc><twDest BELType="RAM">FIFO18E1_AB</twDest><twTotPathDel>4.208</twTotPathDel><twClkSkew dest = "3.013" src = "3.260">0.247</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcReader_B/AdcReader0/IntDataTotal_5</twSrc><twDest BELType='RAM'>FIFO18E1_AB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X110Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk34</twSrcClk><twPathDel><twSite>SLICE_X110Y95.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>fifoDataInAB[20]</twComp><twBEL>AdcReader_B/AdcReader0/IntDataTotal_5</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y40.DIBDI10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.880</twDelInfo><twComp>fifoDataInAB[26]</twComp></twPathDel><twPathDel><twSite>RAMB18_X5Y40.WRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>FIFO18E1_AB</twComp><twBEL>FIFO18E1_AB</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>2.880</twRouteDel><twTotDel>4.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.516</twSlack><twSrc BELType="FF">AdcClk/IntClkCtrlDone</twSrc><twDest BELType="FF">AdcReader_A/AdcReader1/AdcDataISerdes_P</twDest><twTotPathDel>4.061</twTotPathDel><twClkSkew dest = "2.912" src = "3.300">0.388</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntClkCtrlDone</twSrc><twDest BELType='FF'>AdcReader_A/AdcReader1/AdcDataISerdes_P</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X95Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>IntBitClkDone</twComp><twBEL>AdcClk/IntClkCtrlDone</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y82.CE2</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">3.717</twDelInfo><twComp>IntBitClkDone</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y82.CLKDIV</twSite><twDelType>Tiscck_CE</twDelType><twDelInfo twEdge="twRising">-0.112</twDelInfo><twComp>AdcReader_A/AdcReader1/AdcDataISerdes_P</twComp><twBEL>AdcReader_A/AdcReader1/AdcDataISerdes_P</twBEL></twPathDel><twLogDel>0.344</twLogDel><twRouteDel>3.717</twRouteDel><twTotDel>4.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk34</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.517</twSlack><twSrc BELType="FF">AdcClk/IntClkCtrlDone</twSrc><twDest BELType="FF">AdcReader_A/AdcReader1/AdcDataISerdes_N</twDest><twTotPathDel>4.058</twTotPathDel><twClkSkew dest = "2.910" src = "3.300">0.390</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntClkCtrlDone</twSrc><twDest BELType='FF'>AdcReader_A/AdcReader1/AdcDataISerdes_N</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X95Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>IntBitClkDone</twComp><twBEL>AdcClk/IntClkCtrlDone</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y81.CE2</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">3.714</twDelInfo><twComp>IntBitClkDone</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y81.CLKDIV</twSite><twDelType>Tiscck_CE</twDelType><twDelInfo twEdge="twRising">-0.112</twDelInfo><twComp>AdcReader_A/AdcReader1/AdcDataISerdes_N</twComp><twBEL>AdcReader_A/AdcReader1/AdcDataISerdes_N</twBEL></twPathDel><twLogDel>0.344</twLogDel><twRouteDel>3.714</twRouteDel><twTotDel>4.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk34</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.555</twSlack><twSrc BELType="FF">AdcClk/IntClkCtrlDone</twSrc><twDest BELType="FF">AdcFrame1/BitSlipCtrlP/currState_FSM_FFd3</twDest><twTotPathDel>4.027</twTotPathDel><twClkSkew dest = "2.917" src = "3.300">0.383</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntClkCtrlDone</twSrc><twDest BELType='FF'>AdcFrame1/BitSlipCtrlP/currState_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X95Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>IntBitClkDone</twComp><twBEL>AdcClk/IntClkCtrlDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y84.D6</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">2.069</twDelInfo><twComp>IntBitClkDone</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcFrame1/Rst_INV_20_o</twComp><twBEL>AdcFrame1/BitSlipCtrlN/Rst_INV_20_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>AdcFrame1/Rst_INV_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>AdcFrame1/currState_FSM_FFd3</twComp><twBEL>AdcFrame1/BitSlipCtrlP/currState_FSM_FFd3</twBEL></twPathDel><twLogDel>1.104</twLogDel><twRouteDel>2.923</twRouteDel><twTotDel>4.027</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk34</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.555</twSlack><twSrc BELType="FF">AdcClk/IntClkCtrlDone</twSrc><twDest BELType="FF">AdcFrame1/BitSlipCtrlP/currState_FSM_FFd2</twDest><twTotPathDel>4.027</twTotPathDel><twClkSkew dest = "2.917" src = "3.300">0.383</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntClkCtrlDone</twSrc><twDest BELType='FF'>AdcFrame1/BitSlipCtrlP/currState_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X95Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>IntBitClkDone</twComp><twBEL>AdcClk/IntClkCtrlDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y84.D6</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">2.069</twDelInfo><twComp>IntBitClkDone</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcFrame1/Rst_INV_20_o</twComp><twBEL>AdcFrame1/BitSlipCtrlN/Rst_INV_20_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>AdcFrame1/Rst_INV_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>AdcFrame1/currState_FSM_FFd3</twComp><twBEL>AdcFrame1/BitSlipCtrlP/currState_FSM_FFd2</twBEL></twPathDel><twLogDel>1.104</twLogDel><twRouteDel>2.923</twRouteDel><twTotDel>4.027</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk34</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.556</twSlack><twSrc BELType="FF">AdcClk/IntClkCtrlDone</twSrc><twDest BELType="FF">AdcReader_A/AdcReader0/AdcDataISerdes_P</twDest><twTotPathDel>4.027</twTotPathDel><twClkSkew dest = "2.918" src = "3.300">0.382</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntClkCtrlDone</twSrc><twDest BELType='FF'>AdcReader_A/AdcReader0/AdcDataISerdes_P</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X95Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>IntBitClkDone</twComp><twBEL>AdcClk/IntClkCtrlDone</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y90.CE2</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">3.683</twDelInfo><twComp>IntBitClkDone</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y90.CLKDIV</twSite><twDelType>Tiscck_CE</twDelType><twDelInfo twEdge="twRising">-0.112</twDelInfo><twComp>AdcReader_A/AdcReader0/AdcDataISerdes_P</twComp><twBEL>AdcReader_A/AdcReader0/AdcDataISerdes_P</twBEL></twPathDel><twLogDel>0.344</twLogDel><twRouteDel>3.683</twRouteDel><twTotDel>4.027</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk34</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.563</twSlack><twSrc BELType="FF">AdcClk/IntCalVal_0</twSrc><twDest BELType="FF">AdcClk/IntNumIncDecIdly_1</twDest><twTotPathDel>4.502</twTotPathDel><twClkSkew dest = "0.903" src = "0.803">-0.100</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntCalVal_0</twSrc><twDest BELType='FF'>AdcClk/IntNumIncDecIdly_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X110Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X110Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp><twBEL>AdcClk/IntCalVal_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y136.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>AdcClk/IntCalVal[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y136.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/IntCalValReg[1]</twComp><twBEL>AdcClk/n004821</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>AdcClk/n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/N10</twComp><twBEL>AdcClk/_n0576&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AdcClk/_n0576&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0576&lt;3&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>AdcClk/_n0576</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0638_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>AdcClk/_n0638_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>AdcClk/IntNumIncDecIdly[2]</twComp><twBEL>AdcClk/IntNumIncDecIdly_1</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>3.345</twRouteDel><twTotDel>4.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.563</twSlack><twSrc BELType="FF">AdcClk/IntCalVal_0</twSrc><twDest BELType="FF">AdcClk/IntNumIncDecIdly_2</twDest><twTotPathDel>4.502</twTotPathDel><twClkSkew dest = "0.903" src = "0.803">-0.100</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntCalVal_0</twSrc><twDest BELType='FF'>AdcClk/IntNumIncDecIdly_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X110Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X110Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp><twBEL>AdcClk/IntCalVal_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y136.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>AdcClk/IntCalVal[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y136.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/IntCalValReg[1]</twComp><twBEL>AdcClk/n004821</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>AdcClk/n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/N10</twComp><twBEL>AdcClk/_n0576&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AdcClk/_n0576&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0576&lt;3&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>AdcClk/_n0576</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0638_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>AdcClk/_n0638_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>AdcClk/IntNumIncDecIdly[2]</twComp><twBEL>AdcClk/IntNumIncDecIdly_2</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>3.345</twRouteDel><twTotDel>4.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.563</twSlack><twSrc BELType="FF">AdcClk/IntCalVal_0</twSrc><twDest BELType="FF">AdcClk/IntNumIncDecIdly_0</twDest><twTotPathDel>4.502</twTotPathDel><twClkSkew dest = "0.903" src = "0.803">-0.100</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntCalVal_0</twSrc><twDest BELType='FF'>AdcClk/IntNumIncDecIdly_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X110Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X110Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp><twBEL>AdcClk/IntCalVal_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y136.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>AdcClk/IntCalVal[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y136.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/IntCalValReg[1]</twComp><twBEL>AdcClk/n004821</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>AdcClk/n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/N10</twComp><twBEL>AdcClk/_n0576&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AdcClk/_n0576&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0576&lt;3&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>AdcClk/_n0576</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0638_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>AdcClk/_n0638_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>AdcClk/IntNumIncDecIdly[2]</twComp><twBEL>AdcClk/IntNumIncDecIdly_0</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>3.345</twRouteDel><twTotDel>4.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.568</twSlack><twSrc BELType="FF">AdcReader_B/AdcReader0/IntDataTotal_1</twSrc><twDest BELType="RAM">FIFO18E1_AB</twDest><twTotPathDel>4.150</twTotPathDel><twClkSkew dest = "3.013" src = "3.260">0.247</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcReader_B/AdcReader0/IntDataTotal_1</twSrc><twDest BELType='RAM'>FIFO18E1_AB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X110Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk34</twSrcClk><twPathDel><twSite>SLICE_X110Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fifoDataInAB[20]</twComp><twBEL>AdcReader_B/AdcReader0/IntDataTotal_1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y40.DIBDI4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.957</twDelInfo><twComp>fifoDataInAB[20]</twComp></twPathDel><twPathDel><twSite>RAMB18_X5Y40.WRCLK</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>FIFO18E1_AB</twComp><twBEL>FIFO18E1_AB</twBEL></twPathDel><twLogDel>1.193</twLogDel><twRouteDel>2.957</twRouteDel><twTotDel>4.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.571</twSlack><twSrc BELType="FF">AdcClk/IntCalVal_1</twSrc><twDest BELType="FF">AdcClk/ReturnState_1</twDest><twTotPathDel>4.493</twTotPathDel><twClkSkew dest = "0.902" src = "0.803">-0.099</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntCalVal_1</twSrc><twDest BELType='FF'>AdcClk/ReturnState_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X110Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X110Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp><twBEL>AdcClk/IntCalVal_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y136.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y136.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/IntCalValReg[1]</twComp><twBEL>AdcClk/n004821</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>AdcClk/n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/N10</twComp><twBEL>AdcClk/_n0576&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AdcClk/_n0576&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0580_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>AdcClk/_n0580_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>AdcClk/ReturnState[2]</twComp><twBEL>AdcClk/ReturnState_1</twBEL></twPathDel><twLogDel>1.232</twLogDel><twRouteDel>3.261</twRouteDel><twTotDel>4.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.571</twSlack><twSrc BELType="FF">AdcClk/IntCalVal_1</twSrc><twDest BELType="FF">AdcClk/ReturnState_2</twDest><twTotPathDel>4.493</twTotPathDel><twClkSkew dest = "0.902" src = "0.803">-0.099</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntCalVal_1</twSrc><twDest BELType='FF'>AdcClk/ReturnState_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X110Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X110Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp><twBEL>AdcClk/IntCalVal_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y136.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y136.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/IntCalValReg[1]</twComp><twBEL>AdcClk/n004821</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>AdcClk/n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/N10</twComp><twBEL>AdcClk/_n0576&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AdcClk/_n0576&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0580_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>AdcClk/_n0580_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>AdcClk/ReturnState[2]</twComp><twBEL>AdcClk/ReturnState_2</twBEL></twPathDel><twLogDel>1.232</twLogDel><twRouteDel>3.261</twRouteDel><twTotDel>4.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.611</twSlack><twSrc BELType="FF">AdcReader_A/AdcReader0/IntDataTotal_5</twSrc><twDest BELType="RAM">FIFO18E1_AB</twDest><twTotPathDel>4.109</twTotPathDel><twClkSkew dest = "3.013" src = "3.258">0.245</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcReader_A/AdcReader0/IntDataTotal_5</twSrc><twDest BELType='RAM'>FIFO18E1_AB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X110Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk34</twSrcClk><twPathDel><twSite>SLICE_X110Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fifoDataInAB[11]</twComp><twBEL>AdcReader_A/AdcReader0/IntDataTotal_5</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y40.DIADI10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>fifoDataInAB[10]</twComp></twPathDel><twPathDel><twSite>RAMB18_X5Y40.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>FIFO18E1_AB</twComp><twBEL>FIFO18E1_AB</twBEL></twPathDel><twLogDel>1.193</twLogDel><twRouteDel>2.916</twRouteDel><twTotDel>4.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.667</twSlack><twSrc BELType="FF">AdcClk/IntClkCtrlDone</twSrc><twDest BELType="FF">AdcReader_B/AdcReader0/AdcDataISerdes_N</twDest><twTotPathDel>3.918</twTotPathDel><twClkSkew dest = "2.920" src = "3.300">0.380</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntClkCtrlDone</twSrc><twDest BELType='FF'>AdcReader_B/AdcReader0/AdcDataISerdes_N</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X95Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>IntBitClkDone</twComp><twBEL>AdcClk/IntClkCtrlDone</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y95.CE1</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">3.550</twDelInfo><twComp>IntBitClkDone</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y95.CLKDIV</twSite><twDelType>Tiscck_CE</twDelType><twDelInfo twEdge="twRising">-0.088</twDelInfo><twComp>AdcReader_B/AdcReader0/AdcDataISerdes_N</twComp><twBEL>AdcReader_B/AdcReader0/AdcDataISerdes_N</twBEL></twPathDel><twLogDel>0.368</twLogDel><twRouteDel>3.550</twRouteDel><twTotDel>3.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk34</twDestClk><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.667</twSlack><twSrc BELType="FF">AdcClk/IntTimeOutCnt_0</twSrc><twDest BELType="FF">AdcClk/IntNumIncDecIdly_3</twDest><twTotPathDel>4.236</twTotPathDel><twClkSkew dest = "0.903" src = "0.965">0.062</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntTimeOutCnt_0</twSrc><twDest BELType='FF'>AdcClk/IntNumIncDecIdly_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X87Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X87Y139.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>AdcClk/IntTimeOutCnt[2]</twComp><twBEL>AdcClk/IntTimeOutCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y140.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>AdcClk/IntTimeOutCnt[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/ReturnState[2]</twComp><twBEL>AdcClk/Mmux_State[3]_X_10_o_wide_mux_48_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>AdcClk/Mmux_State[3]_X_10_o_wide_mux_48_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/ReturnState[2]</twComp><twBEL>AdcClk/_n0580_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>AdcClk/_n0580_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0638_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>AdcClk/_n0638_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>AdcClk/IntNumIncDecIdly[3]</twComp><twBEL>AdcClk/IntNumIncDecIdly_3</twBEL></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>3.203</twRouteDel><twTotDel>4.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.671</twSlack><twSrc BELType="FF">AdcClk/IntCalVal_1</twSrc><twDest BELType="FF">AdcClk/IntNumIncDecIdly_0</twDest><twTotPathDel>4.394</twTotPathDel><twClkSkew dest = "0.903" src = "0.803">-0.100</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntCalVal_1</twSrc><twDest BELType='FF'>AdcClk/IntNumIncDecIdly_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X110Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X110Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp><twBEL>AdcClk/IntCalVal_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y136.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y136.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/IntCalValReg[1]</twComp><twBEL>AdcClk/n004821</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>AdcClk/n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/N10</twComp><twBEL>AdcClk/_n0576&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AdcClk/_n0576&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0576&lt;3&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>AdcClk/_n0576</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0638_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>AdcClk/_n0638_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>AdcClk/IntNumIncDecIdly[2]</twComp><twBEL>AdcClk/IntNumIncDecIdly_0</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>3.237</twRouteDel><twTotDel>4.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.671</twSlack><twSrc BELType="FF">AdcClk/IntCalVal_1</twSrc><twDest BELType="FF">AdcClk/IntNumIncDecIdly_2</twDest><twTotPathDel>4.394</twTotPathDel><twClkSkew dest = "0.903" src = "0.803">-0.100</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntCalVal_1</twSrc><twDest BELType='FF'>AdcClk/IntNumIncDecIdly_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X110Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X110Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp><twBEL>AdcClk/IntCalVal_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y136.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y136.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/IntCalValReg[1]</twComp><twBEL>AdcClk/n004821</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>AdcClk/n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/N10</twComp><twBEL>AdcClk/_n0576&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AdcClk/_n0576&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0576&lt;3&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>AdcClk/_n0576</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0638_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>AdcClk/_n0638_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>AdcClk/IntNumIncDecIdly[2]</twComp><twBEL>AdcClk/IntNumIncDecIdly_2</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>3.237</twRouteDel><twTotDel>4.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.671</twSlack><twSrc BELType="FF">AdcClk/IntCalVal_1</twSrc><twDest BELType="FF">AdcClk/IntNumIncDecIdly_1</twDest><twTotPathDel>4.394</twTotPathDel><twClkSkew dest = "0.903" src = "0.803">-0.100</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntCalVal_1</twSrc><twDest BELType='FF'>AdcClk/IntNumIncDecIdly_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X110Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X110Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp><twBEL>AdcClk/IntCalVal_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y136.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>AdcClk/IntCalVal[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y136.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/IntCalValReg[1]</twComp><twBEL>AdcClk/n004821</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>AdcClk/n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/N10</twComp><twBEL>AdcClk/_n0576&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AdcClk/_n0576&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0576&lt;3&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>AdcClk/_n0576</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0638_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>AdcClk/_n0638_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>AdcClk/IntNumIncDecIdly[2]</twComp><twBEL>AdcClk/IntNumIncDecIdly_1</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>3.237</twRouteDel><twTotDel>4.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.678</twSlack><twSrc BELType="FF">AdcClk/IntStepCnt_2</twSrc><twDest BELType="FF">AdcClk/IntNumIncDecIdly_3</twDest><twTotPathDel>4.306</twTotPathDel><twClkSkew dest = "0.903" src = "0.884">-0.019</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/IntStepCnt_2</twSrc><twDest BELType='FF'>AdcClk/IntNumIncDecIdly_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X92Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X92Y133.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>AdcClk/IntStepCnt[2]</twComp><twBEL>AdcClk/IntStepCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y134.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AdcClk/IntStepCnt[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/IntStepCnt[3]_PWR_10_o_equal_24_o</twComp><twBEL>AdcClk/IntStepCnt[3]_PWR_10_o_equal_24_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y140.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>AdcClk/IntStepCnt[3]_PWR_10_o_equal_24_o</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/N10</twComp><twBEL>AdcClk/_n0576&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>AdcClk/_n0576&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0576&lt;3&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>AdcClk/_n0576</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>AdcClk/_n0576</twComp><twBEL>AdcClk/_n0638_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>AdcClk/_n0638_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>AdcClk/IntNumIncDecIdly[3]</twComp><twBEL>AdcClk/IntNumIncDecIdly_3</twBEL></twPathDel><twLogDel>1.219</twLogDel><twRouteDel>3.087</twRouteDel><twTotDel>4.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.708</twSlack><twSrc BELType="FF">AdcReader_D/AdcReader1/IntDataTotal_0</twSrc><twDest BELType="RAM">FIFO18E1_CD</twDest><twTotPathDel>4.236</twTotPathDel><twClkSkew dest = "0.862" src = "0.883">0.021</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcReader_D/AdcReader1/IntDataTotal_0</twSrc><twDest BELType='RAM'>FIFO18E1_CD</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">IntDivClk35</twSrcClk><twPathDel><twSite>SLICE_X103Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>fifoDataInCD[19]</twComp><twBEL>AdcReader_D/AdcReader1/IntDataTotal_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y115.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>fifoDataInCD[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y115.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>fifoParInCD[2]</twComp><twBEL>AdcReader_D/Mxor_DataParOut&lt;0&gt;_xo&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y115.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>AdcReader_D/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>fifoParInCD[2]</twComp><twBEL>AdcReader_D/Mxor_DataParOut&lt;0&gt;_xo&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y46.DIPBDIP0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>fifoParInCD[2]</twComp></twPathDel><twPathDel><twSite>RAMB18_X4Y46.WRCLK</twSite><twDelType>Trdck_DIPB</twDelType><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>FIFO18E1_CD</twComp><twBEL>FIFO18E1_CD</twBEL></twPathDel><twLogDel>1.441</twLogDel><twRouteDel>2.795</twRouteDel><twTotDel>4.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">IntDivClk35</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="170"><twPinLimitBanner>Component Switching Limit Checks: TS_ClkDiv = PERIOD TIMEGRP &quot;BitClkRefClk&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="171" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="FIFO18E1_CD/WRCLK" logResource="FIFO18E1_CD/WRCLK" locationPin="RAMB18_X4Y46.WRCLK" clockNet="IntDivClk35"/><twPinLimit anchorID="172" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="FIFO18E1_AB/WRCLK" logResource="FIFO18E1_AB/WRCLK" locationPin="RAMB18_X5Y40.WRCLK" clockNet="IntDivClk35"/><twPinLimit anchorID="173" type="MINPERIOD" name="Tidelayper_C" slack="2.640" period="5.000" constraintValue="5.000" deviceLimit="2.360" freqLimit="423.729" physResource="AdcClk/AdcClock_I_Iodly/C" logResource="AdcClk/AdcClock_I_Iodly/C" locationPin="IDELAY_X1Y124.C" clockNet="IntDivClk35"/><twPinLimit anchorID="174" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcClk/AdcClock_I_Isrds_Master/CLKDIV" logResource="AdcClk/AdcClock_I_Isrds_Master/CLKDIV" locationPin="ILOGIC_X1Y124.CLKDIV" clockNet="IntDivClk35"/><twPinLimit anchorID="175" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_D/AdcReader1/AdcDataISerdes_P/CLKDIV" logResource="AdcReader_D/AdcReader1/AdcDataISerdes_P/CLKDIV" locationPin="ILOGIC_X1Y130.CLKDIV" clockNet="IntDivClk35"/><twPinLimit anchorID="176" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_D/AdcReader1/AdcDataISerdes_N/CLKDIV" logResource="AdcReader_D/AdcReader1/AdcDataISerdes_N/CLKDIV" locationPin="ILOGIC_X1Y129.CLKDIV" clockNet="IntDivClk35"/><twPinLimit anchorID="177" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_A/AdcReader0/AdcDataISerdes_P/CLKDIV" logResource="AdcReader_A/AdcReader0/AdcDataISerdes_P/CLKDIV" locationPin="ILOGIC_X1Y90.CLKDIV" clockNet="IntDivClk34"/><twPinLimit anchorID="178" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_A/AdcReader0/AdcDataISerdes_N/CLKDIV" logResource="AdcReader_A/AdcReader0/AdcDataISerdes_N/CLKDIV" locationPin="ILOGIC_X1Y89.CLKDIV" clockNet="IntDivClk34"/><twPinLimit anchorID="179" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_A/AdcReader1/AdcDataISerdes_P/CLKDIV" logResource="AdcReader_A/AdcReader1/AdcDataISerdes_P/CLKDIV" locationPin="ILOGIC_X1Y82.CLKDIV" clockNet="IntDivClk34"/><twPinLimit anchorID="180" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_A/AdcReader1/AdcDataISerdes_N/CLKDIV" logResource="AdcReader_A/AdcReader1/AdcDataISerdes_N/CLKDIV" locationPin="ILOGIC_X1Y81.CLKDIV" clockNet="IntDivClk34"/><twPinLimit anchorID="181" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_C/AdcReader0/AdcDataISerdes_P/CLKDIV" logResource="AdcReader_C/AdcReader0/AdcDataISerdes_P/CLKDIV" locationPin="ILOGIC_X1Y106.CLKDIV" clockNet="IntDivClk35"/><twPinLimit anchorID="182" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_C/AdcReader0/AdcDataISerdes_N/CLKDIV" logResource="AdcReader_C/AdcReader0/AdcDataISerdes_N/CLKDIV" locationPin="ILOGIC_X1Y105.CLKDIV" clockNet="IntDivClk35"/><twPinLimit anchorID="183" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcFrame1/AdcDataISerdes_N/CLKDIV" logResource="AdcFrame1/AdcDataISerdes_N/CLKDIV" locationPin="ILOGIC_X1Y73.CLKDIV" clockNet="IntDivClk34"/><twPinLimit anchorID="184" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcFrame1/AdcDataISerdes_P/CLKDIV" logResource="AdcFrame1/AdcDataISerdes_P/CLKDIV" locationPin="ILOGIC_X1Y74.CLKDIV" clockNet="IntDivClk34"/><twPinLimit anchorID="185" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_C/AdcReader1/AdcDataISerdes_P/CLKDIV" logResource="AdcReader_C/AdcReader1/AdcDataISerdes_P/CLKDIV" locationPin="ILOGIC_X1Y110.CLKDIV" clockNet="IntDivClk35"/><twPinLimit anchorID="186" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_C/AdcReader1/AdcDataISerdes_N/CLKDIV" logResource="AdcReader_C/AdcReader1/AdcDataISerdes_N/CLKDIV" locationPin="ILOGIC_X1Y109.CLKDIV" clockNet="IntDivClk35"/><twPinLimit anchorID="187" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_B/AdcReader1/AdcDataISerdes_P/CLKDIV" logResource="AdcReader_B/AdcReader1/AdcDataISerdes_P/CLKDIV" locationPin="ILOGIC_X1Y142.CLKDIV" clockNet="IntDivClk35"/><twPinLimit anchorID="188" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_B/AdcReader1/AdcDataISerdes_N/CLKDIV" logResource="AdcReader_B/AdcReader1/AdcDataISerdes_N/CLKDIV" locationPin="ILOGIC_X1Y141.CLKDIV" clockNet="IntDivClk35"/><twPinLimit anchorID="189" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_D/AdcReader0/AdcDataISerdes_P/CLKDIV" logResource="AdcReader_D/AdcReader0/AdcDataISerdes_P/CLKDIV" locationPin="ILOGIC_X1Y108.CLKDIV" clockNet="IntDivClk35"/><twPinLimit anchorID="190" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_D/AdcReader0/AdcDataISerdes_N/CLKDIV" logResource="AdcReader_D/AdcReader0/AdcDataISerdes_N/CLKDIV" locationPin="ILOGIC_X1Y107.CLKDIV" clockNet="IntDivClk35"/><twPinLimit anchorID="191" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_B/AdcReader0/AdcDataISerdes_P/CLKDIV" logResource="AdcReader_B/AdcReader0/AdcDataISerdes_P/CLKDIV" locationPin="ILOGIC_X1Y96.CLKDIV" clockNet="IntDivClk34"/><twPinLimit anchorID="192" type="MINPERIOD" name="Tisper_CLKDIV" slack="3.333" period="5.000" constraintValue="5.000" deviceLimit="1.667" freqLimit="599.880" physResource="AdcReader_B/AdcReader0/AdcDataISerdes_N/CLKDIV" logResource="AdcReader_B/AdcReader0/AdcDataISerdes_N/CLKDIV" locationPin="ILOGIC_X1Y95.CLKDIV" clockNet="IntDivClk34"/><twPinLimit anchorID="193" type="MINLOWPULSE" name="Tcl" slack="4.000" period="5.000" constraintValue="2.500" deviceLimit="0.500" physResource="AdcClk/IntNumIncDecIdly[3]/CLK" logResource="AdcClk/IntNumIncDecIdly_3/CK" locationPin="SLICE_X84Y141.CLK" clockNet="IntDivClk35"/><twPinLimit anchorID="194" type="MINHIGHPULSE" name="Tch" slack="4.000" period="5.000" constraintValue="2.500" deviceLimit="0.500" physResource="AdcClk/IntNumIncDecIdly[3]/CLK" logResource="AdcClk/IntNumIncDecIdly_3/CK" locationPin="SLICE_X84Y141.CLK" clockNet="IntDivClk35"/><twPinLimit anchorID="195" type="MINPERIOD" name="Tcp" slack="4.000" period="5.000" constraintValue="5.000" deviceLimit="1.000" freqLimit="1000.000" physResource="AdcClk/IntNumIncDecIdly[3]/CLK" logResource="AdcClk/IntNumIncDecIdly_3/CK" locationPin="SLICE_X84Y141.CLK" clockNet="IntDivClk35"/><twPinLimit anchorID="196" type="MINHIGHPULSE" name="Trpw" slack="4.000" period="5.000" constraintValue="2.500" deviceLimit="0.500" physResource="AdcClk/IntNumIncDecIdly[3]/SR" logResource="AdcClk/IntNumIncDecIdly_3/SR" locationPin="SLICE_X84Y141.SR" clockNet="IntRst"/><twPinLimit anchorID="197" type="MINLOWPULSE" name="Tcl" slack="4.000" period="5.000" constraintValue="2.500" deviceLimit="0.500" physResource="AdcClk/ReturnState[2]/CLK" logResource="AdcClk/ReturnState_1/CK" locationPin="SLICE_X85Y140.CLK" clockNet="IntDivClk35"/><twPinLimit anchorID="198" type="MINHIGHPULSE" name="Tch" slack="4.000" period="5.000" constraintValue="2.500" deviceLimit="0.500" physResource="AdcClk/ReturnState[2]/CLK" logResource="AdcClk/ReturnState_1/CK" locationPin="SLICE_X85Y140.CLK" clockNet="IntDivClk35"/><twPinLimit anchorID="199" type="MINPERIOD" name="Tcp" slack="4.000" period="5.000" constraintValue="5.000" deviceLimit="1.000" freqLimit="1000.000" physResource="AdcClk/ReturnState[2]/CLK" logResource="AdcClk/ReturnState_1/CK" locationPin="SLICE_X85Y140.CLK" clockNet="IntDivClk35"/><twPinLimit anchorID="200" type="MINHIGHPULSE" name="Trpw" slack="4.000" period="5.000" constraintValue="2.500" deviceLimit="0.500" physResource="AdcClk/ReturnState[2]/SR" logResource="AdcClk/ReturnState_1/SR" locationPin="SLICE_X85Y140.SR" clockNet="IntRst"/></twPinLimitRpt></twConst><twConst anchorID="201" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_ClkIsrds_ClkFfs = MAXDELAY FROM TIMEGRP &quot;AdcClk_Isrds&quot; TO TIMEGRP         &quot;AdcClk_Ffs&quot; 4.5 ns;</twConstName><twItemCnt>61</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>49</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.143</twMaxDel></twConstHead><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathFromToDelay"><twSlack>0.357</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntNumIncDecIdly_0</twDest><twTotPathDel>4.143</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntNumIncDecIdly_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y141.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>3.009</twRouteDel><twTotDel>4.143</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathFromToDelay"><twSlack>0.357</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntNumIncDecIdly_1</twDest><twTotPathDel>4.143</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntNumIncDecIdly_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y141.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>3.009</twRouteDel><twTotDel>4.143</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathFromToDelay"><twSlack>0.357</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntNumIncDecIdly_3</twDest><twTotPathDel>4.143</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntNumIncDecIdly_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y141.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>3.009</twRouteDel><twTotDel>4.143</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathFromToDelay"><twSlack>0.357</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntNumIncDecIdly_2</twDest><twTotPathDel>4.143</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntNumIncDecIdly_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y141.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>3.009</twRouteDel><twTotDel>4.143</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathFromToDelay"><twSlack>0.358</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/ReturnState_2</twDest><twTotPathDel>4.142</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/ReturnState_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y140.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>3.008</twRouteDel><twTotDel>4.142</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathFromToDelay"><twSlack>0.358</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/ReturnState_1</twDest><twTotPathDel>4.142</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/ReturnState_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y140.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>3.008</twRouteDel><twTotDel>4.142</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathFromToDelay"><twSlack>0.361</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/PassedSubState</twDest><twTotPathDel>4.139</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/PassedSubState</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y141.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>3.005</twRouteDel><twTotDel>4.139</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathFromToDelay"><twSlack>0.362</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntTimeOutCnt_2</twDest><twTotPathDel>4.138</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntTimeOutCnt_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y139.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>3.004</twRouteDel><twTotDel>4.138</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathFromToDelay"><twSlack>0.362</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntTimeOutCnt_3</twDest><twTotPathDel>4.138</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntTimeOutCnt_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y139.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>3.004</twRouteDel><twTotDel>4.138</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathFromToDelay"><twSlack>0.362</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntTimeOutCnt_0</twDest><twTotPathDel>4.138</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntTimeOutCnt_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y139.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>3.004</twRouteDel><twTotDel>4.138</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathFromToDelay"><twSlack>0.362</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntTimeOutCnt_1</twDest><twTotPathDel>4.138</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntTimeOutCnt_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y139.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>3.004</twRouteDel><twTotDel>4.138</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathFromToDelay"><twSlack>0.437</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/State_0</twDest><twTotPathDel>4.063</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/State_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y140.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.929</twRouteDel><twTotDel>4.063</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathFromToDelay"><twSlack>0.437</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/State_3</twDest><twTotPathDel>4.063</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/State_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y140.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.929</twRouteDel><twTotDel>4.063</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathFromToDelay"><twSlack>0.437</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/State_1</twDest><twTotPathDel>4.063</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/State_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y140.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.929</twRouteDel><twTotDel>4.063</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathFromToDelay"><twSlack>0.437</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/State_2</twDest><twTotPathDel>4.063</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/State_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y140.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.929</twRouteDel><twTotDel>4.063</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathFromToDelay"><twSlack>0.440</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntAction_1</twDest><twTotPathDel>4.060</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntAction_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y136.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.926</twRouteDel><twTotDel>4.060</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathFromToDelay"><twSlack>0.440</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntAction_0</twDest><twTotPathDel>4.060</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntAction_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y136.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.926</twRouteDel><twTotDel>4.060</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathFromToDelay"><twSlack>0.440</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntTurnAroundBit</twDest><twTotPathDel>4.060</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntTurnAroundBit</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y136.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.926</twRouteDel><twTotDel>4.060</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathFromToDelay"><twSlack>0.441</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntClkCtrlDlyInc</twDest><twTotPathDel>4.059</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntClkCtrlDlyInc</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y135.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.925</twRouteDel><twTotDel>4.059</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathFromToDelay"><twSlack>0.441</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntClkCtrlDone</twDest><twTotPathDel>4.059</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntClkCtrlDone</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y135.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.925</twRouteDel><twTotDel>4.059</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathFromToDelay"><twSlack>0.441</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntCalValReg_1</twDest><twTotPathDel>4.059</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntCalValReg_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y136.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.925</twRouteDel><twTotDel>4.059</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathFromToDelay"><twSlack>0.441</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntCalValReg_0</twDest><twTotPathDel>4.059</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntCalValReg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y136.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.925</twRouteDel><twTotDel>4.059</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathFromToDelay"><twSlack>0.443</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntStepCnt_2</twDest><twTotPathDel>4.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntStepCnt_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y133.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.923</twRouteDel><twTotDel>4.057</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathFromToDelay"><twSlack>0.443</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntProceedDone</twDest><twTotPathDel>4.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntProceedDone</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y134.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.923</twRouteDel><twTotDel>4.057</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathFromToDelay"><twSlack>0.443</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntClkCtrlDlyCe</twDest><twTotPathDel>4.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntClkCtrlDlyCe</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y134.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.923</twRouteDel><twTotDel>4.057</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathFromToDelay"><twSlack>0.443</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntStepCnt_3</twDest><twTotPathDel>4.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntStepCnt_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y133.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.923</twRouteDel><twTotDel>4.057</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathFromToDelay"><twSlack>0.443</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntStepCnt_0</twDest><twTotPathDel>4.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntStepCnt_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y133.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.923</twRouteDel><twTotDel>4.057</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathFromToDelay"><twSlack>0.443</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntStepCnt_1</twDest><twTotPathDel>4.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntStepCnt_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y133.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.923</twRouteDel><twTotDel>4.057</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathFromToDelay"><twSlack>0.444</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntProceed</twDest><twTotPathDel>4.056</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntProceed</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y133.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.922</twRouteDel><twTotDel>4.056</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathFromToDelay"><twSlack>0.448</twSlack><twSrc BELType="FF">AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType="FF">AdcClk/IntproceedCntTc_d</twDest><twTotPathDel>4.052</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>AdcClk/AdcClock_I_Isrds_Master</twSrc><twDest BELType='FF'>AdcClk/IntproceedCntTc_d</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y124.O</twSrcSite><twPathDel><twSite>BUFMRCE_X1Y5.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AdcClk/IntBitClkOut</twComp></twPathDel><twPathDel><twSite>BUFMRCE_X1Y5.O</twSite><twDelType>Tbmcko_O</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>AdcClk/AdcClock_I_BufMR</twComp><twBEL>AdcClk/AdcClock_I_BufMR</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>AdcClk/IntBitClkIn</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twComp><twBEL>AdcClk/Gen_Bufr_Div_3.AdcClock_I_Bufr35</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y130.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>IntDivClk35</twComp></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>2.918</twRouteDel><twTotDel>4.052</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="262">1</twUnmetConstCnt><twDataSheet anchorID="263" twNameLen="15"><twClk2SUList anchorID="264" twDestWidth="7"><twDest>DCLK[0]</twDest><twClk2SU><twSrc>DCLK[0]</twSrc><twRiseRise>4.963</twRiseRise></twClk2SU><twClk2SU><twSrc>DCLK[1]</twSrc><twRiseRise>4.963</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="265" twDestWidth="7"><twDest>DCLK[1]</twDest><twClk2SU><twSrc>DCLK[0]</twSrc><twRiseRise>4.963</twRiseRise></twClk2SU><twClk2SU><twSrc>DCLK[1]</twSrc><twRiseRise>4.963</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="266"><twErrCnt>1</twErrCnt><twScore>4736</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>4736</twPinLimitScore><twConstCov><twPathCnt>18581</twPathCnt><twNetCnt>4</twNetCnt><twConnCnt>3826</twConnCnt></twConstCov><twStats anchorID="267"><twMinPer>8.320</twMinPer><twFootnote number="1" /><twMaxFreq>120.192</twMaxFreq><twMaxFromToDel>4.143</twMaxFromToDel><twMaxNetSkew>0.233</twMaxNetSkew></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Nov 15 11:48:32 2013 </twTimestamp></twFoot><twClientInfo anchorID="268"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 633 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
