{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741113239107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741113239114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 04 12:33:59 2025 " "Processing started: Tue Mar 04 12:33:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741113239114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741113239114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off YSINCVGA -c YSINCVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off YSINCVGA -c YSINCVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741113239114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741113239628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741113239628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ysincvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ysincvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 YSINCVGA-RTL " "Found design unit 1: YSINCVGA-RTL" {  } { { "YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741113248803 ""} { "Info" "ISGN_ENTITY_NAME" "1 YSINCVGA " "Found entity 1: YSINCVGA" {  } { { "YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741113248803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741113248803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "YSINCVGA " "Elaborating entity \"YSINCVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741113248832 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "YSTATE YSINCVGA.vhd(66) " "VHDL Process Statement warning at YSINCVGA.vhd(66): inferring latch(es) for signal or variable \"YSTATE\", which holds its previous value in one or more paths through the process" {  } { { "YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741113248833 "|YSINCVGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VSINC YSINCVGA.vhd(66) " "VHDL Process Statement warning at YSINCVGA.vhd(66): inferring latch(es) for signal or variable \"VSINC\", which holds its previous value in one or more paths through the process" {  } { { "YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741113248833 "|YSINCVGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VSINC YSINCVGA.vhd(66) " "Inferred latch for \"VSINC\" at YSINCVGA.vhd(66)" {  } { { "YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741113248834 "|YSINCVGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YSTATE\[0\] YSINCVGA.vhd(66) " "Inferred latch for \"YSTATE\[0\]\" at YSINCVGA.vhd(66)" {  } { { "YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741113248834 "|YSINCVGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YSTATE\[1\] YSINCVGA.vhd(66) " "Inferred latch for \"YSTATE\[1\]\" at YSINCVGA.vhd(66)" {  } { { "YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741113248834 "|YSINCVGA"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741113249297 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741113249747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741113249747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741113249774 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741113249774 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741113249774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741113249774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741113249787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 04 12:34:09 2025 " "Processing ended: Tue Mar 04 12:34:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741113249787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741113249787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741113249787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741113249787 ""}
