{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@louie.cse.unsw.edu.au " "Can't contact license server \"27000@louie.cse.unsw.edu.au\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1685616454465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685616454469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685616454486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 20:47:34 2023 " "Processing started: Thu Jun 01 20:47:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685616454486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616454486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off c10lp_golden_top -c c10lp_golden_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off c10lp_golden_top -c c10lp_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616454486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685616455024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/receiver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616463125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616463125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sender.v 1 1 " "Found 1 design units, including 1 entities, in source file sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sender " "Found entity 1: sender" {  } { { "sender.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/sender.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616463135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616463135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_aes/timesx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiny_aes/timesx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timesx-dfl " "Found design unit 1: timesx-dfl" {  } { { "tiny_AES/timesx.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/timesx.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616463990 ""} { "Info" "ISGN_ENTITY_NAME" "1 timesx " "Found entity 1: timesx" {  } { { "tiny_AES/timesx.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/timesx.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616463990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616463990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_aes/shiftrows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiny_aes/shiftrows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftrows-Behavioral " "Found design unit 1: shiftrows-Behavioral" {  } { { "tiny_AES/shiftrows.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/shiftrows.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464000 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftrows " "Found entity 1: shiftrows" {  } { { "tiny_AES/shiftrows.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/shiftrows.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(58) " "Verilog HDL Declaration information at sboxalg.v(58): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685616464011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(73) " "Verilog HDL Declaration information at sboxalg.v(73): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685616464012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a sboxalg.v(84) " "Verilog HDL Declaration information at sboxalg.v(84): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685616464012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(85) " "Verilog HDL Declaration information at sboxalg.v(85): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685616464012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a sboxalg.v(148) " "Verilog HDL Declaration information at sboxalg.v(148): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 148 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685616464012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(149) " "Verilog HDL Declaration information at sboxalg.v(149): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 149 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685616464012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_aes/sboxalg.v 9 9 " "Found 9 design units, including 9 entities, in source file tiny_aes/sboxalg.v" { { "Info" "ISGN_ENTITY_NAME" "1 GF_SQ_2 " "Found entity 1: GF_SQ_2" {  } { { "tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464013 ""} { "Info" "ISGN_ENTITY_NAME" "2 GF_MULS_2 " "Found entity 2: GF_MULS_2" {  } { { "tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464013 ""} { "Info" "ISGN_ENTITY_NAME" "3 GF_MULS_SCL_2 " "Found entity 3: GF_MULS_SCL_2" {  } { { "tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464013 ""} { "Info" "ISGN_ENTITY_NAME" "4 GF_INV_4 " "Found entity 4: GF_INV_4" {  } { { "tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464013 ""} { "Info" "ISGN_ENTITY_NAME" "5 GF_MULS_4 " "Found entity 5: GF_MULS_4" {  } { { "tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464013 ""} { "Info" "ISGN_ENTITY_NAME" "6 GF_INV_8 " "Found entity 6: GF_INV_8" {  } { { "tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464013 ""} { "Info" "ISGN_ENTITY_NAME" "7 MUX21I " "Found entity 7: MUX21I" {  } { { "tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464013 ""} { "Info" "ISGN_ENTITY_NAME" "8 SELECT_NOT_8 " "Found entity 8: SELECT_NOT_8" {  } { { "tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464013 ""} { "Info" "ISGN_ENTITY_NAME" "9 bSbox " "Found entity 9: bSbox" {  } { { "tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_aes/sbox8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiny_aes/sbox8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox8-canright " "Found design unit 1: sbox8-canright" {  } { { "tiny_AES/sbox8.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sbox8.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464021 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox8 " "Found entity 1: sbox8" {  } { { "tiny_AES/sbox8.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sbox8.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_aes/sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiny_aes/sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox-dfl " "Found design unit 1: sbox-dfl" {  } { { "tiny_AES/sbox.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sbox.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464029 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "tiny_AES/sbox.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sbox.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_aes/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiny_aes/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-dfl " "Found design unit 1: reg-dfl" {  } { { "tiny_AES/reg.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/reg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464036 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "tiny_AES/reg.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_aes/rcon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiny_aes/rcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rcon-Behavioral " "Found design unit 1: rcon-Behavioral" {  } { { "tiny_AES/rcon.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/rcon.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464043 ""} { "Info" "ISGN_ENTITY_NAME" "1 rcon " "Found entity 1: rcon" {  } { { "tiny_AES/rcon.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/rcon.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_aes/mix_column.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiny_aes/mix_column.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mix_column-Behavioral " "Found design unit 1: mix_column-Behavioral" {  } { { "tiny_AES/mix_column.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/mix_column.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464051 ""} { "Info" "ISGN_ENTITY_NAME" "1 mix_column " "Found entity 1: mix_column" {  } { { "tiny_AES/mix_column.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/mix_column.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_aes/keyschedule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiny_aes/keyschedule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyschedule-dfl " "Found design unit 1: keyschedule-dfl" {  } { { "tiny_AES/keyschedule.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/keyschedule.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464059 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyschedule " "Found entity 1: keyschedule" {  } { { "tiny_AES/keyschedule.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/keyschedule.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_aes/flipflop_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiny_aes/flipflop_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop_en-dfl " "Found design unit 1: flipflop_en-dfl" {  } { { "tiny_AES/flipflop_en.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/flipflop_en.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464066 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop_en " "Found entity 1: flipflop_en" {  } { { "tiny_AES/flipflop_en.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/flipflop_en.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_aes/databody.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiny_aes/databody.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataBody-dfl " "Found design unit 1: dataBody-dfl" {  } { { "tiny_AES/dataBody.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/dataBody.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464074 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataBody " "Found entity 1: dataBody" {  } { { "tiny_AES/dataBody.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/dataBody.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_aes/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiny_aes/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-dfl " "Found design unit 1: counter-dfl" {  } { { "tiny_AES/counter.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/counter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464082 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "tiny_AES/counter.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_aes/controler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiny_aes/controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controler-fsm " "Found design unit 1: controler-fsm" {  } { { "tiny_AES/controler.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/controler.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464090 ""} { "Info" "ISGN_ENTITY_NAME" "1 controler " "Found entity 1: controler" {  } { { "tiny_AES/controler.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/controler.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_aes/aes_tiny.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiny_aes/aes_tiny.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_tiny-Behavioral " "Found design unit 1: aes_tiny-Behavioral" {  } { { "tiny_AES/aes_tiny.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/aes_tiny.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464098 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_tiny " "Found entity 1: aes_tiny" {  } { { "tiny_AES/aes_tiny.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/aes_tiny.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 2 2 " "Found 2 design units, including 2 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 cipher_memory " "Found entity 1: cipher_memory" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464109 ""} { "Info" "ISGN_ENTITY_NAME" "2 trace_memory " "Found entity 2: trace_memory" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartTX.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx.v 1 1 " "Found 1 design units, including 1 entities, in source file uartrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartrx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/clock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_data TX_data c10lp_golden_top.v(132) " "Verilog HDL Declaration information at c10lp_golden_top.v(132): object \"tx_data\" differs only in case from object \"TX_data\" in the same scope" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685616464142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c10lp_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file c10lp_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 c10lp_golden_top " "Found entity 1: c10lp_golden_top" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464145 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_valid memory.v(286) " "Verilog HDL Implicit Net warning at memory.v(286): created implicit net for \"r_valid\"" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464148 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_valid memory.v(287) " "Verilog HDL Implicit Net warning at memory.v(287): created implicit net for \"w_valid\"" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 287 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(23) " "Verilog HDL Parameter Declaration warning at uartrx.v(23): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartrx.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1685616464148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(24) " "Verilog HDL Parameter Declaration warning at uartrx.v(24): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartrx.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1685616464148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(25) " "Verilog HDL Parameter Declaration warning at uartrx.v(25): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartrx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1685616464148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(26) " "Verilog HDL Parameter Declaration warning at uartrx.v(26): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartrx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1685616464148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(27) " "Verilog HDL Parameter Declaration warning at uartrx.v(27): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartrx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1685616464148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(47) " "Verilog HDL Parameter Declaration warning at uartTX.v(47): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartTX.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1685616464149 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(48) " "Verilog HDL Parameter Declaration warning at uartTX.v(48): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartTX.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1685616464149 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(49) " "Verilog HDL Parameter Declaration warning at uartTX.v(49): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartTX.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1685616464149 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(50) " "Verilog HDL Parameter Declaration warning at uartTX.v(50): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartTX.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1685616464149 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(51) " "Verilog HDL Parameter Declaration warning at uartTX.v(51): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartTX.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1685616464149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c10lp_golden_top " "Elaborating entity \"c10lp_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685616464321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyRdy c10lp_golden_top.v(134) " "Verilog HDL or VHDL warning at c10lp_golden_top.v(134): object \"keyRdy\" assigned a value but never read" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685616464339 "|c10lp_golden_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "param c10lp_golden_top.v(144) " "Verilog HDL or VHDL warning at c10lp_golden_top.v(144): object \"param\" assigned a value but never read" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685616464339 "|c10lp_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 c10lp_golden_top.v(239) " "Verilog HDL assignment warning at c10lp_golden_top.v(239): truncated value with size 32 to match size of target (11)" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685616464339 "|c10lp_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 c10lp_golden_top.v(445) " "Verilog HDL assignment warning at c10lp_golden_top.v(445): truncated value with size 16 to match size of target (8)" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685616464339 "|c10lp_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clkmanager " "Elaborating entity \"clock\" for hierarchy \"clock:clkmanager\"" {  } { { "c10lp_golden_top.v" "clkmanager" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll clock:clkmanager\|pll:p1 " "Elaborating entity \"pll\" for hierarchy \"clock:clkmanager\|pll:p1\"" {  } { { "clock.v" "p1" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/clock.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock:clkmanager\|pll:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock:clkmanager\|pll:p1\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:clkmanager\|pll:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock:clkmanager\|pll:p1\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:clkmanager\|pll:p1\|altpll:altpll_component " "Instantiated megafunction \"clock:clkmanager\|pll:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616464525 ""}  } { { "pll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685616464525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616464592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616464592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cipher_memory cipher_memory:cm0 " "Elaborating entity \"cipher_memory\" for hierarchy \"cipher_memory:cm0\"" {  } { { "c10lp_golden_top.v" "cm0" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464604 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctMemory memory.v(20) " "Verilog HDL or VHDL warning at memory.v(20): object \"ctMemory\" assigned a value but never read" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685616464618 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyMemory memory.v(21) " "Verilog HDL or VHDL warning at memory.v(21): object \"keyMemory\" assigned a value but never read" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685616464618 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ptMemory memory.v(22) " "Verilog HDL or VHDL warning at memory.v(22): object \"ptMemory\" assigned a value but never read" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685616464618 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_data_valid memory.v(25) " "Verilog HDL or VHDL warning at memory.v(25): object \"w_data_valid\" assigned a value but never read" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685616464618 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transmit_reg memory.v(25) " "Verilog HDL or VHDL warning at memory.v(25): object \"transmit_reg\" assigned a value but never read" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685616464618 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(43) " "Verilog HDL Case Statement warning at memory.v(43): incomplete case statement has no default case item" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1685616464618 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(81) " "Verilog HDL Case Statement warning at memory.v(81): incomplete case statement has no default case item" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 81 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1685616464618 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(120) " "Verilog HDL Case Statement warning at memory.v(120): incomplete case statement has no default case item" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 120 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1685616464618 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memory.v(40) " "Verilog HDL Case Statement information at memory.v(40): all case item expressions in this case statement are onehot" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685616464618 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "gen_output gen_output memory.v(35) " "Verilog HDL warning at memory.v(35): variable gen_output in static task or function gen_output may have unintended latch behavior" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 35 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1685616464618 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "gen_output memory.v(35) " "Verilog HDL Function Declaration warning at memory.v(35): function \"gen_output\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 35 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1685616464618 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memory.v(216) " "Verilog HDL Case Statement information at memory.v(216): all case item expressions in this case statement are onehot" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 216 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685616464618 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gen_output 0 memory.v(35) " "Net \"gen_output\" at memory.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685616464618 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r_dvld memory.v(15) " "Output port \"r_dvld\" at memory.v(15) has no driver" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685616464618 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "w_dvld memory.v(17) " "Output port \"w_dvld\" at memory.v(17) has no driver" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685616464618 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trace_memory trace_memory:tm0 " "Elaborating entity \"trace_memory\" for hierarchy \"trace_memory:tm0\"" {  } { { "c10lp_golden_top.v" "tm0" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464619 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_valid memory.v(286) " "Verilog HDL or VHDL warning at memory.v(286): object \"r_valid\" assigned a value but never read" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685616464629 "|c10lp_golden_top|trace_memory:tm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_valid memory.v(287) " "Verilog HDL or VHDL warning at memory.v(287): object \"w_valid\" assigned a value but never read" {  } { { "memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/memory.v" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685616464629 "|c10lp_golden_top|trace_memory:tm0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sender sender:s0 " "Elaborating entity \"sender\" for hierarchy \"sender:s0\"" {  } { { "c10lp_golden_top.v" "s0" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 sender.v(73) " "Verilog HDL assignment warning at sender.v(73): truncated value with size 16 to match size of target (8)" {  } { { "sender.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/sender.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685616464640 "|c10lp_golden_top|sender:s0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sender.v(97) " "Verilog HDL Case Statement information at sender.v(97): all case item expressions in this case statement are onehot" {  } { { "sender.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/sender.v" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685616464640 "|c10lp_golden_top|sender:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 sender.v(238) " "Verilog HDL assignment warning at sender.v(238): truncated value with size 3 to match size of target (1)" {  } { { "sender.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/sender.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685616464640 "|c10lp_golden_top|sender:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 sender.v(248) " "Verilog HDL assignment warning at sender.v(248): truncated value with size 3 to match size of target (1)" {  } { { "sender.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/sender.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685616464641 "|c10lp_golden_top|sender:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx sender:s0\|uart_tx:uartTX " "Elaborating entity \"uart_tx\" for hierarchy \"sender:s0\|uart_tx:uartTX\"" {  } { { "sender.v" "uartTX" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/sender.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartTX.v(91) " "Verilog HDL assignment warning at uartTX.v(91): truncated value with size 32 to match size of target (16)" {  } { { "uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartTX.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685616464654 "|c10lp_golden_top|sender:s0|uart_tx:uartTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartTX.v(109) " "Verilog HDL assignment warning at uartTX.v(109): truncated value with size 32 to match size of target (16)" {  } { { "uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartTX.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685616464654 "|c10lp_golden_top|sender:s0|uart_tx:uartTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uartTX.v(119) " "Verilog HDL assignment warning at uartTX.v(119): truncated value with size 32 to match size of target (3)" {  } { { "uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartTX.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685616464654 "|c10lp_golden_top|sender:s0|uart_tx:uartTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartTX.v(139) " "Verilog HDL assignment warning at uartTX.v(139): truncated value with size 32 to match size of target (16)" {  } { { "uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartTX.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685616464654 "|c10lp_golden_top|sender:s0|uart_tx:uartTX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:r0 " "Elaborating entity \"receiver\" for hierarchy \"receiver:r0\"" {  } { { "c10lp_golden_top.v" "r0" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx receiver:r0\|uart_rx:ur0 " "Elaborating entity \"uart_rx\" for hierarchy \"receiver:r0\|uart_rx:ur0\"" {  } { { "receiver.v" "ur0" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/receiver.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartrx.v(81) " "Verilog HDL assignment warning at uartrx.v(81): truncated value with size 32 to match size of target (8)" {  } { { "uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartrx.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685616464675 "|c10lp_golden_top|uart_rx:uartRX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartrx.v(92) " "Verilog HDL assignment warning at uartrx.v(92): truncated value with size 32 to match size of target (8)" {  } { { "uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartrx.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685616464675 "|c10lp_golden_top|uart_rx:uartRX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uartrx.v(103) " "Verilog HDL assignment warning at uartrx.v(103): truncated value with size 32 to match size of target (3)" {  } { { "uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartrx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685616464675 "|c10lp_golden_top|uart_rx:uartRX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartrx.v(121) " "Verilog HDL assignment warning at uartrx.v(121): truncated value with size 32 to match size of target (8)" {  } { { "uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/uartrx.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685616464675 "|c10lp_golden_top|uart_rx:uartRX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_tiny aes_tiny:gen_code_label\[0\].aes_tinyi " "Elaborating entity \"aes_tiny\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\"" {  } { { "c10lp_golden_top.v" "gen_code_label\[0\].aes_tinyi" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controler aes_tiny:gen_code_label\[0\].aes_tinyi\|controler:fsm " "Elaborating entity \"controler\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|controler:fsm\"" {  } { { "tiny_AES/aes_tiny.vhd" "fsm" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/aes_tiny.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter aes_tiny:gen_code_label\[0\].aes_tinyi\|controler:fsm\|counter:cnt_round " "Elaborating entity \"counter\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|controler:fsm\|counter:cnt_round\"" {  } { { "tiny_AES/controler.vhd" "cnt_round" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/controler.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter aes_tiny:gen_code_label\[0\].aes_tinyi\|controler:fsm\|counter:cnt_block " "Elaborating entity \"counter\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|controler:fsm\|counter:cnt_block\"" {  } { { "tiny_AES/controler.vhd" "cnt_block" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/controler.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataBody aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody " "Elaborating entity \"dataBody\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody\"" {  } { { "tiny_AES/aes_tiny.vhd" "Inst_dataBody" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/aes_tiny.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody\|reg:state_FF " "Elaborating entity \"reg\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody\|reg:state_FF\"" {  } { { "tiny_AES/dataBody.vhd" "state_FF" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/dataBody.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_en aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody\|reg:state_FF\|flipflop_en:\\gen_ff:1:ff " "Elaborating entity \"flipflop_en\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody\|reg:state_FF\|flipflop_en:\\gen_ff:1:ff\"" {  } { { "tiny_AES/reg.vhd" "\\gen_ff:1:ff" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/reg.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftrows aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody\|shiftrows:Inst_shiftrows " "Elaborating entity \"shiftrows\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody\|shiftrows:Inst_shiftrows\"" {  } { { "tiny_AES/dataBody.vhd" "Inst_shiftrows" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/dataBody.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyschedule aes_tiny:gen_code_label\[0\].aes_tinyi\|keyschedule:Inst_keyschedule " "Elaborating entity \"keyschedule\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|keyschedule:Inst_keyschedule\"" {  } { { "tiny_AES/aes_tiny.vhd" "Inst_keyschedule" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/aes_tiny.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcon aes_tiny:gen_code_label\[0\].aes_tinyi\|keyschedule:Inst_keyschedule\|rcon:Inst_rcon " "Elaborating entity \"rcon\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|keyschedule:Inst_keyschedule\|rcon:Inst_rcon\"" {  } { { "tiny_AES/keyschedule.vhd" "Inst_rcon" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/keyschedule.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox " "Elaborating entity \"sbox\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\"" {  } { { "tiny_AES/aes_tiny.vhd" "Inst_sbox" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/aes_tiny.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox8 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24 " "Elaborating entity \"sbox8\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\"" {  } { { "tiny_AES/sbox.vhd" "bits31_24" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sbox.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bSbox aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox " "Elaborating entity \"bSbox\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\"" {  } { { "tiny_AES/sbox8.vhd" "Inst_bSbox" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sbox8.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_NOT_8 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|SELECT_NOT_8:sel_in " "Elaborating entity \"SELECT_NOT_8\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|SELECT_NOT_8:sel_in\"" {  } { { "tiny_AES/sboxalg.v" "sel_in" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21I aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|SELECT_NOT_8:sel_in\|MUX21I:m7 " "Elaborating entity \"MUX21I\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|SELECT_NOT_8:sel_in\|MUX21I:m7\"" {  } { { "tiny_AES/sboxalg.v" "m7" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_INV_8 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv " "Elaborating entity \"GF_INV_8\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\"" {  } { { "tiny_AES/sboxalg.v" "inv" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_INV_4 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_INV_4:dinv " "Elaborating entity \"GF_INV_4\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_INV_4:dinv\"" {  } { { "tiny_AES/sboxalg.v" "dinv" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_SQ_2 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_INV_4:dinv\|GF_SQ_2:dinv " "Elaborating entity \"GF_SQ_2\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_INV_4:dinv\|GF_SQ_2:dinv\"" {  } { { "tiny_AES/sboxalg.v" "dinv" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_MULS_2 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_INV_4:dinv\|GF_MULS_2:pmul " "Elaborating entity \"GF_MULS_2\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_INV_4:dinv\|GF_MULS_2:pmul\"" {  } { { "tiny_AES/sboxalg.v" "pmul" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_MULS_4 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_MULS_4:pmul " "Elaborating entity \"GF_MULS_4\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_MULS_4:pmul\"" {  } { { "tiny_AES/sboxalg.v" "pmul" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_MULS_SCL_2 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_MULS_4:pmul\|GF_MULS_SCL_2:summul " "Elaborating entity \"GF_MULS_SCL_2\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_MULS_4:pmul\|GF_MULS_SCL_2:summul\"" {  } { { "tiny_AES/sboxalg.v" "summul" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/sboxalg.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix_column aes_tiny:gen_code_label\[0\].aes_tinyi\|mix_column:Inst_mix_column " "Elaborating entity \"mix_column\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|mix_column:Inst_mix_column\"" {  } { { "tiny_AES/aes_tiny.vhd" "Inst_mix_column" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/aes_tiny.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timesx aes_tiny:gen_code_label\[0\].aes_tinyi\|mix_column:Inst_mix_column\|timesx:x01 " "Elaborating entity \"timesx\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|mix_column:Inst_mix_column\|timesx:x01\"" {  } { { "tiny_AES/mix_column.vhd" "x01" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/tiny_AES/mix_column.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616464995 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "trace_memory:tm0\|traceMemory_rtl_0 " "Inferred dual-clock RAM node \"trace_memory:tm0\|traceMemory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1685616466184 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "receiver:r0\|data_memory " "RAM logic \"receiver:r0\|data_memory\" is uninferred due to inappropriate RAM size" {  } { { "receiver.v" "data_memory" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/receiver.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685616466184 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1685616466184 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "trace_memory:tm0\|traceMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"trace_memory:tm0\|traceMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685616469694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685616469694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685616469694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685616469694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685616469694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685616469694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685616469694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685616469694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685616469694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685616469694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685616469694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685616469694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685616469694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685616469694 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1685616469694 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685616469694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trace_memory:tm0\|altsyncram:traceMemory_rtl_0 " "Elaborated megafunction instantiation \"trace_memory:tm0\|altsyncram:traceMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616469800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trace_memory:tm0\|altsyncram:traceMemory_rtl_0 " "Instantiated megafunction \"trace_memory:tm0\|altsyncram:traceMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616469800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616469800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616469800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616469800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616469800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616469800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616469800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616469800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616469800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616469800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616469800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616469800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616469800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685616469800 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685616469800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mke1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mke1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mke1 " "Found entity 1: altsyncram_mke1" {  } { { "db/altsyncram_mke1.tdf" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/db/altsyncram_mke1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685616469850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616469850 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685616470176 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685616471539 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685616473275 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/output_files/c10lp_golden_top.map.smsg " "Generated suppressed messages file C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/output_files/c10lp_golden_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616473436 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685616473748 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685616473748 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hbus_clk_50m " "No output dependent on input pin \"hbus_clk_50m\"" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685616474053 "|c10lp_golden_top|hbus_clk_50m"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c10_clk_adj " "No output dependent on input pin \"c10_clk_adj\"" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685616474053 "|c10lp_golden_top|c10_clk_adj"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enet_clk_125m " "No output dependent on input pin \"enet_clk_125m\"" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685616474053 "|c10lp_golden_top|enet_clk_125m"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_pb\[0\] " "No output dependent on input pin \"user_pb\[0\]\"" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685616474053 "|c10lp_golden_top|user_pb[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_pb\[1\] " "No output dependent on input pin \"user_pb\[1\]\"" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685616474053 "|c10lp_golden_top|user_pb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_pb\[2\] " "No output dependent on input pin \"user_pb\[2\]\"" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685616474053 "|c10lp_golden_top|user_pb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_pb\[3\] " "No output dependent on input pin \"user_pb\[3\]\"" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685616474053 "|c10lp_golden_top|user_pb[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_dip\[0\] " "No output dependent on input pin \"user_dip\[0\]\"" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685616474053 "|c10lp_golden_top|user_dip[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_dip\[1\] " "No output dependent on input pin \"user_dip\[1\]\"" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685616474053 "|c10lp_golden_top|user_dip[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_dip\[2\] " "No output dependent on input pin \"user_dip\[2\]\"" {  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685616474053 "|c10lp_golden_top|user_dip[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685616474053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2620 " "Implemented 2620 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685616474053 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685616474053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2593 " "Implemented 2593 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685616474053 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685616474053 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1685616474053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685616474053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685616474093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 20:47:54 2023 " "Processing ended: Thu Jun 01 20:47:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685616474093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685616474093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685616474093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685616474093 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@louie.cse.unsw.edu.au " "Can't contact license server \"27000@louie.cse.unsw.edu.au\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685616475153 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685616475840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685616475844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 20:47:55 2023 " "Processing started: Thu Jun 01 20:47:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685616475844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685616475844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off c10lp_golden_top -c c10lp_golden_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off c10lp_golden_top -c c10lp_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685616475844 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685616476961 ""}
{ "Info" "0" "" "Project  = c10lp_golden_top" {  } {  } 0 0 "Project  = c10lp_golden_top" 0 0 "Fitter" 0 0 1685616476961 ""}
{ "Info" "0" "" "Revision = c10lp_golden_top" {  } {  } 0 0 "Revision = c10lp_golden_top" 0 0 "Fitter" 0 0 1685616476962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685616477078 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "c10lp_golden_top 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"c10lp_golden_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685616477102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685616477150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685616477150 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 1370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1685616477279 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 1371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1685616477279 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 1370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1685616477279 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685616477493 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685616477507 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685616477987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685616477987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685616477987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685616477987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685616477987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685616477987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685616477987 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685616477987 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 5855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685616478008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 5857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685616478008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 5859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685616478008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 5861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685616478008 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685616478008 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685616478012 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1685616478132 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c10lp_golden_top.sdc " "Synopsys Design Constraints File file not found: 'c10lp_golden_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685616478875 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685616478875 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685616478883 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1685616478885 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1685616478907 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1685616478907 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1685616478919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c10_clk50m~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node c10_clk50m~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685616479162 ""}  } { { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 5846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685616479162 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685616479163 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 1370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685616479163 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685616479163 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 1370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685616479163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685616479593 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685616479597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685616479597 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685616479601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685616479608 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685616479614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685616479614 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685616479617 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685616479718 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1685616479722 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685616479722 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_adc_scl " "Node \"arduino_adc_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_adc_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_adc_sda " "Node \"arduino_adc_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_adc_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_io\[0\] " "Node \"arduino_io\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_io\[10\] " "Node \"arduino_io\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_io\[11\] " "Node \"arduino_io\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_io\[12\] " "Node \"arduino_io\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_io\[13\] " "Node \"arduino_io\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_io\[1\] " "Node \"arduino_io\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_io\[2\] " "Node \"arduino_io\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_io\[3\] " "Node \"arduino_io\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_io\[4\] " "Node \"arduino_io\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_io\[5\] " "Node \"arduino_io\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_io\[6\] " "Node \"arduino_io\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_io\[7\] " "Node \"arduino_io\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_io\[8\] " "Node \"arduino_io\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_io\[9\] " "Node \"arduino_io\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_rstn " "Node \"arduino_rstn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_rstn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_scl " "Node \"arduino_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arduino_sda " "Node \"arduino_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "c10_m10_io\[0\] " "Node \"c10_m10_io\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "c10_m10_io\[1\] " "Node \"c10_m10_io\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "c10_m10_io\[2\] " "Node \"c10_m10_io\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "c10_m10_io\[3\] " "Node \"c10_m10_io\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "c10_usb_clk " "Node \"c10_usb_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_usb_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_int " "Node \"enet_int\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_int" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_mdc " "Node \"enet_mdc\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_mdc" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_mdio " "Node \"enet_mdio\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_mdio" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_resetn " "Node \"enet_resetn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_resetn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_rx_clk " "Node \"enet_rx_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_rx_d\[0\] " "Node \"enet_rx_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_rx_d\[1\] " "Node \"enet_rx_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_rx_d\[2\] " "Node \"enet_rx_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_rx_d\[3\] " "Node \"enet_rx_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_rx_dv " "Node \"enet_rx_dv\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_dv" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_tx_clk " "Node \"enet_tx_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_tx_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_tx_d\[0\] " "Node \"enet_tx_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_tx_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_tx_d\[1\] " "Node \"enet_tx_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_tx_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_tx_d\[2\] " "Node \"enet_tx_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_tx_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_tx_d\[3\] " "Node \"enet_tx_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_tx_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_tx_en " "Node \"enet_tx_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_tx_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[0\] " "Node \"gpio\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[10\] " "Node \"gpio\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[11\] " "Node \"gpio\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[12\] " "Node \"gpio\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[13\] " "Node \"gpio\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[14\] " "Node \"gpio\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[15\] " "Node \"gpio\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[16\] " "Node \"gpio\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[17\] " "Node \"gpio\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[18\] " "Node \"gpio\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[19\] " "Node \"gpio\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[1\] " "Node \"gpio\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[20\] " "Node \"gpio\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[21\] " "Node \"gpio\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[22\] " "Node \"gpio\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[23\] " "Node \"gpio\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[24\] " "Node \"gpio\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[25\] " "Node \"gpio\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[26\] " "Node \"gpio\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[27\] " "Node \"gpio\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[28\] " "Node \"gpio\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[29\] " "Node \"gpio\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[2\] " "Node \"gpio\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[30\] " "Node \"gpio\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[31\] " "Node \"gpio\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[32\] " "Node \"gpio\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[33\] " "Node \"gpio\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[34\] " "Node \"gpio\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[35\] " "Node \"gpio\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[3\] " "Node \"gpio\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[4\] " "Node \"gpio\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[5\] " "Node \"gpio\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[6\] " "Node \"gpio\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[7\] " "Node \"gpio\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[8\] " "Node \"gpio\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio\[9\] " "Node \"gpio\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_clk0n " "Node \"hbus_clk0n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_clk0n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_clk0p " "Node \"hbus_clk0p\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_clk0p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_cs1n " "Node \"hbus_cs1n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_cs1n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_cs2n " "Node \"hbus_cs2n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_cs2n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_dq\[0\] " "Node \"hbus_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_dq\[1\] " "Node \"hbus_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_dq\[2\] " "Node \"hbus_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_dq\[3\] " "Node \"hbus_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_dq\[4\] " "Node \"hbus_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_dq\[5\] " "Node \"hbus_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_dq\[6\] " "Node \"hbus_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_dq\[7\] " "Node \"hbus_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_intn " "Node \"hbus_intn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_intn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_rstn " "Node \"hbus_rstn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_rstn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_rston " "Node \"hbus_rston\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_rston" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hbus_rwds " "Node \"hbus_rwds\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_rwds" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pmod_d\[1\] " "Node \"pmod_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pmod_d\[2\] " "Node \"pmod_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pmod_d\[4\] " "Node \"pmod_d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pmod_d\[5\] " "Node \"pmod_d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pmod_d\[6\] " "Node \"pmod_d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pmod_d\[7\] " "Node \"pmod_d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_addr\[0\] " "Node \"usb_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_addr\[1\] " "Node \"usb_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_data\[0\] " "Node \"usb_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_data\[1\] " "Node \"usb_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_data\[2\] " "Node \"usb_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_data\[3\] " "Node \"usb_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_data\[4\] " "Node \"usb_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_data\[5\] " "Node \"usb_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_data\[6\] " "Node \"usb_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_data\[7\] " "Node \"usb_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_empty " "Node \"usb_empty\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_empty" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_full " "Node \"usb_full\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_full" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_oe_n " "Node \"usb_oe_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_oe_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_rd_n " "Node \"usb_rd_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_rd_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_reset_n " "Node \"usb_reset_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_reset_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_scl " "Node \"usb_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_sda " "Node \"usb_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "usb_wr_n " "Node \"usb_wr_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_wr_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685616479881 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1685616479881 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685616479885 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1685616479901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685616480748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685616481153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685616481192 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685616484529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685616484529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685616485011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X32_Y0 X42_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X32_Y0 to location X42_Y10" {  } { { "loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X32_Y0 to location X42_Y10"} { { 12 { 0 ""} 32 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685616486712 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685616486712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1685616487657 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685616487657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685616487660 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.26 " "Total time spent on timing analysis during the Fitter is 1.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685616487808 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685616487826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685616488121 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685616488122 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685616488549 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685616489238 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1685616489615 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone 10 LP " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hbus_clk_50m 3.3-V LVTTL M15 " "Pin hbus_clk_50m uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hbus_clk_50m } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_clk_50m" } } } } { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685616489626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_clk_adj 3.3-V LVTTL E16 " "Pin c10_clk_adj uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { c10_clk_adj } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_clk_adj" } } } } { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685616489626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_clk_125m 3.3-V LVTTL T8 " "Pin enet_clk_125m uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { enet_clk_125m } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_clk_125m" } } } } { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685616489626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_pb\[0\] 3.3-V LVTTL E15 " "Pin user_pb\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { user_pb[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_pb\[0\]" } } } } { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685616489626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_pb\[1\] 3.3-V LVTTL F14 " "Pin user_pb\[1\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { user_pb[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_pb\[1\]" } } } } { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685616489626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_pb\[2\] 3.3-V LVTTL C11 " "Pin user_pb\[2\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { user_pb[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_pb\[2\]" } } } } { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685616489626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_pb\[3\] 3.3-V LVTTL D9 " "Pin user_pb\[3\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { user_pb[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_pb\[3\]" } } } } { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685616489626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_dip\[0\] 3.3-V LVTTL M16 " "Pin user_dip\[0\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { user_dip[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_dip\[0\]" } } } } { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685616489626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_dip\[1\] 3.3-V LVTTL A8 " "Pin user_dip\[1\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { user_dip[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_dip\[1\]" } } } } { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685616489626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_dip\[2\] 3.3-V LVTTL A9 " "Pin user_dip\[2\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { user_dip[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_dip\[2\]" } } } } { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685616489626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_clk50m 3.3-V LVTTL E1 " "Pin c10_clk50m uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { c10_clk50m } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_clk50m" } } } } { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685616489626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_resetn 3.3-V LVTTL J15 " "Pin c10_resetn uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { c10_resetn } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_resetn" } } } } { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685616489626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL F13 " "Pin rx uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rx } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/c10lp_golden_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1685616489626 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1685616489626 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/output_files/c10lp_golden_top.fit.smsg " "Generated suppressed messages file C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/output_files/c10lp_golden_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685616489797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 123 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5500 " "Peak virtual memory: 5500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685616490436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 20:48:10 2023 " "Processing ended: Thu Jun 01 20:48:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685616490436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685616490436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685616490436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685616490436 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@louie.cse.unsw.edu.au " "Can't contact license server \"27000@louie.cse.unsw.edu.au\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1685616491789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685616491794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685616491799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 20:48:11 2023 " "Processing started: Thu Jun 01 20:48:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685616491799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685616491799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off c10lp_golden_top -c c10lp_golden_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off c10lp_golden_top -c c10lp_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685616491799 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1685616492813 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685616492839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685616493049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 20:48:13 2023 " "Processing ended: Thu Jun 01 20:48:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685616493049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685616493049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685616493049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685616493049 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685616493691 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@louie.cse.unsw.edu.au " "Can't contact license server \"27000@louie.cse.unsw.edu.au\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1685616494059 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685616494417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685616494421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 20:48:13 2023 " "Processing started: Thu Jun 01 20:48:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685616494421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1685616494421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta c10lp_golden_top -c c10lp_golden_top " "Command: quartus_sta c10lp_golden_top -c c10lp_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1685616494421 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1685616494557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1685616494766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685616494809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685616494809 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c10lp_golden_top.sdc " "Synopsys Design Constraints File file not found: 'c10lp_golden_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1685616495111 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1685616495111 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name c10_clk50m c10_clk50m " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name c10_clk50m c10_clk50m" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685616495118 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685616495118 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685616495118 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685616495118 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1685616495118 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1685616495119 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1685616495141 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685616495141 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1685616495155 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1685616495171 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685616495210 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685616495210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.198 " "Worst-case setup slack is -0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198              -0.237 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.198              -0.237 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.137               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.651               0.000 c10_clk50m  " "   16.651               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685616495212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.343               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.417               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 c10_clk50m  " "    0.422               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685616495219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685616495224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685616495230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.290 " "Worst-case minimum pulse width slack is 1.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.290               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.290               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.635               0.000 c10_clk50m  " "    9.635               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.337               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   41.337               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685616495237 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616495308 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616495308 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616495308 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616495308 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 162.671 ns " "Worst Case Available Settling Time: 162.671 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616495308 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616495308 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685616495308 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1685616495313 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685616495343 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685616495789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685616495956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.066 " "Worst-case setup slack is 0.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.066               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.362               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.177               0.000 c10_clk50m  " "   17.177               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685616495991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.343               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.343               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 c10_clk50m  " "    0.358               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616495998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685616495998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685616496004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685616496012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.351 " "Worst-case minimum pulse width slack is 1.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.351               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.351               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.651               0.000 c10_clk50m  " "    9.651               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.321               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   41.321               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685616496020 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616496096 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616496096 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616496096 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616496096 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 163.136 ns " "Worst Case Available Settling Time: 163.136 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616496096 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616496096 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685616496096 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1685616496102 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685616496257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.798 " "Worst-case setup slack is 0.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.798               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.798               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.942               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.942               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.436               0.000 c10_clk50m  " "   18.436               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685616496279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.130 " "Worst-case hold slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.130               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.179               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 c10_clk50m  " "    0.184               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685616496287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685616496295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685616496302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.217 " "Worst-case minimum pulse width slack is 2.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.217               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.217               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.242               0.000 c10_clk50m  " "    9.242               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.394               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   41.394               0.000 clkmanager\|p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685616496312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685616496312 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616496388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616496388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616496388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616496388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 164.776 ns " "Worst Case Available Settling Time: 164.776 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616496388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685616496388 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685616496388 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685616496705 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685616496706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685616496808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 20:48:16 2023 " "Processing ended: Thu Jun 01 20:48:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685616496808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685616496808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685616496808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685616496808 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@louie.cse.unsw.edu.au " "Can't contact license server \"27000@louie.cse.unsw.edu.au\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Timing Analyzer" 0 -1 1685616497954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1685616497959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685616497964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 20:48:17 2023 " "Processing started: Thu Jun 01 20:48:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685616497964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1685616497964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off c10lp_golden_top -c c10lp_golden_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off c10lp_golden_top -c c10lp_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1685616497964 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c10lp_golden_top.vo C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/simulation/modelsim/ simulation " "Generated file c10lp_golden_top.vo in folder \"C:/Users/Darshana/Documents/GitHub/Intel-Cyc10LP-EXPSetup/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685616498869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685616498910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 20:48:18 2023 " "Processing ended: Thu Jun 01 20:48:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685616498910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685616498910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685616498910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1685616498910 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 174 s " "Quartus Prime Full Compilation was successful. 0 errors, 174 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1685616499577 ""}
