--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml lab5_top.twx lab5_top.ncd -o lab5_top.twr lab5_top.pcf -ucf
lab5top.ucf

Design file:              lab5_top.ncd
Physical constraint file: lab5_top.pcf
Device,package,speed:     xc7z020,clg484,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8324465330 paths analyzed, 1995 endpoints analyzed, 145 failing endpoints
 145 timing errors detected. (143 setup errors, 2 hold errors, 0 component switching limit errors)
 Minimum period is  13.645ns.
--------------------------------------------------------------------------------

Paths for end point Madd_n0053_Madd1 (DSP48_X3Y9.A1), 1434328 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.592ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.720 - 0.738)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y9.DOBDO0   Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X94Y24.C6      net (fanout=4)        0.598   wd_top/read_sample<0>
    SLICE_X94Y24.C       Tilo                  0.097   wd_top/wd/last_read_value/q<2>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X92Y23.D1      net (fanout=2)        0.838   wd_top/wd/read_value_mod<0>
    SLICE_X92Y23.D       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X92Y23.C2      net (fanout=1)        0.816   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X92Y23.C       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X91Y23.B1      net (fanout=6)        0.747   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X91Y23.B       Tilo                  0.097   x_dff/q<2>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X68Y17.B6      net (fanout=1)        0.805   wd_top/wd/valid_pixel301
    SLICE_X68Y17.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y10.A6       net (fanout=102)      1.224   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y10.PCOUT0   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y11.PCIN0    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_0
    DSP48_X3Y11.P2       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y9.A1        net (fanout=1)        0.713   n0069<19>
    DSP48_X3Y9.CLK       Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.592ns (7.849ns logic, 5.743ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.592ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.720 - 0.738)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y9.DOBDO0   Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X94Y24.C6      net (fanout=4)        0.598   wd_top/read_sample<0>
    SLICE_X94Y24.C       Tilo                  0.097   wd_top/wd/last_read_value/q<2>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X92Y23.D1      net (fanout=2)        0.838   wd_top/wd/read_value_mod<0>
    SLICE_X92Y23.D       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X92Y23.C2      net (fanout=1)        0.816   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X92Y23.C       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X91Y23.B1      net (fanout=6)        0.747   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X91Y23.B       Tilo                  0.097   x_dff/q<2>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X68Y17.B6      net (fanout=1)        0.805   wd_top/wd/valid_pixel301
    SLICE_X68Y17.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y10.A6       net (fanout=102)      1.224   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y10.PCOUT9   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y11.PCIN9    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_9
    DSP48_X3Y11.P2       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y9.A1        net (fanout=1)        0.713   n0069<19>
    DSP48_X3Y9.CLK       Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.592ns (7.849ns logic, 5.743ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.592ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.720 - 0.738)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y9.DOBDO0   Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X94Y24.C6      net (fanout=4)        0.598   wd_top/read_sample<0>
    SLICE_X94Y24.C       Tilo                  0.097   wd_top/wd/last_read_value/q<2>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X92Y23.D1      net (fanout=2)        0.838   wd_top/wd/read_value_mod<0>
    SLICE_X92Y23.D       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X92Y23.C2      net (fanout=1)        0.816   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X92Y23.C       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X91Y23.B1      net (fanout=6)        0.747   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X91Y23.B       Tilo                  0.097   x_dff/q<2>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X68Y17.B6      net (fanout=1)        0.805   wd_top/wd/valid_pixel301
    SLICE_X68Y17.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y10.A6       net (fanout=102)      1.224   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y10.PCOUT1   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y11.PCIN1    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_1
    DSP48_X3Y11.P2       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y9.A1        net (fanout=1)        0.713   n0069<19>
    DSP48_X3Y9.CLK       Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.592ns (7.849ns logic, 5.743ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point Madd_n0053_Madd1 (DSP48_X3Y9.A2), 1434328 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.581ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.720 - 0.738)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y9.DOBDO0   Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X94Y24.C6      net (fanout=4)        0.598   wd_top/read_sample<0>
    SLICE_X94Y24.C       Tilo                  0.097   wd_top/wd/last_read_value/q<2>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X92Y23.D1      net (fanout=2)        0.838   wd_top/wd/read_value_mod<0>
    SLICE_X92Y23.D       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X92Y23.C2      net (fanout=1)        0.816   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X92Y23.C       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X91Y23.B1      net (fanout=6)        0.747   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X91Y23.B       Tilo                  0.097   x_dff/q<2>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X68Y17.B6      net (fanout=1)        0.805   wd_top/wd/valid_pixel301
    SLICE_X68Y17.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y10.A6       net (fanout=102)      1.224   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y10.PCOUT0   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y11.PCIN0    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_0
    DSP48_X3Y11.P3       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y9.A2        net (fanout=1)        0.702   n0069<20>
    DSP48_X3Y9.CLK       Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.581ns (7.849ns logic, 5.732ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.581ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.720 - 0.738)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y9.DOBDO0   Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X94Y24.C6      net (fanout=4)        0.598   wd_top/read_sample<0>
    SLICE_X94Y24.C       Tilo                  0.097   wd_top/wd/last_read_value/q<2>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X92Y23.D1      net (fanout=2)        0.838   wd_top/wd/read_value_mod<0>
    SLICE_X92Y23.D       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X92Y23.C2      net (fanout=1)        0.816   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X92Y23.C       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X91Y23.B1      net (fanout=6)        0.747   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X91Y23.B       Tilo                  0.097   x_dff/q<2>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X68Y17.B6      net (fanout=1)        0.805   wd_top/wd/valid_pixel301
    SLICE_X68Y17.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y10.A6       net (fanout=102)      1.224   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y10.PCOUT9   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y11.PCIN9    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_9
    DSP48_X3Y11.P3       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y9.A2        net (fanout=1)        0.702   n0069<20>
    DSP48_X3Y9.CLK       Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.581ns (7.849ns logic, 5.732ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.581ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.720 - 0.738)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y9.DOBDO0   Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X94Y24.C6      net (fanout=4)        0.598   wd_top/read_sample<0>
    SLICE_X94Y24.C       Tilo                  0.097   wd_top/wd/last_read_value/q<2>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X92Y23.D1      net (fanout=2)        0.838   wd_top/wd/read_value_mod<0>
    SLICE_X92Y23.D       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X92Y23.C2      net (fanout=1)        0.816   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X92Y23.C       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X91Y23.B1      net (fanout=6)        0.747   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X91Y23.B       Tilo                  0.097   x_dff/q<2>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X68Y17.B6      net (fanout=1)        0.805   wd_top/wd/valid_pixel301
    SLICE_X68Y17.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y10.A6       net (fanout=102)      1.224   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y10.PCOUT1   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y11.PCIN1    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_1
    DSP48_X3Y11.P3       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y9.A2        net (fanout=1)        0.702   n0069<20>
    DSP48_X3Y9.CLK       Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.581ns (7.849ns logic, 5.732ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point Madd_n0053_Madd1 (DSP48_X3Y9.A0), 1434328 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.538ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.720 - 0.738)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y9.DOBDO0   Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X94Y24.C6      net (fanout=4)        0.598   wd_top/read_sample<0>
    SLICE_X94Y24.C       Tilo                  0.097   wd_top/wd/last_read_value/q<2>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X92Y23.D1      net (fanout=2)        0.838   wd_top/wd/read_value_mod<0>
    SLICE_X92Y23.D       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X92Y23.C2      net (fanout=1)        0.816   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X92Y23.C       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X91Y23.B1      net (fanout=6)        0.747   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X91Y23.B       Tilo                  0.097   x_dff/q<2>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X68Y17.B6      net (fanout=1)        0.805   wd_top/wd/valid_pixel301
    SLICE_X68Y17.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y10.A6       net (fanout=102)      1.224   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y10.PCOUT0   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y11.PCIN0    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_0
    DSP48_X3Y11.P1       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y9.A0        net (fanout=1)        0.659   n0069<18>
    DSP48_X3Y9.CLK       Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.538ns (7.849ns logic, 5.689ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.538ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.720 - 0.738)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y9.DOBDO0   Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X94Y24.C6      net (fanout=4)        0.598   wd_top/read_sample<0>
    SLICE_X94Y24.C       Tilo                  0.097   wd_top/wd/last_read_value/q<2>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X92Y23.D1      net (fanout=2)        0.838   wd_top/wd/read_value_mod<0>
    SLICE_X92Y23.D       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X92Y23.C2      net (fanout=1)        0.816   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X92Y23.C       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X91Y23.B1      net (fanout=6)        0.747   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X91Y23.B       Tilo                  0.097   x_dff/q<2>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X68Y17.B6      net (fanout=1)        0.805   wd_top/wd/valid_pixel301
    SLICE_X68Y17.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y10.A6       net (fanout=102)      1.224   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y10.PCOUT9   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y11.PCIN9    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_9
    DSP48_X3Y11.P1       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y9.A0        net (fanout=1)        0.659   n0069<18>
    DSP48_X3Y9.CLK       Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.538ns (7.849ns logic, 5.689ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0053_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      13.538ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.720 - 0.738)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0053_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y9.DOBDO0   Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X94Y24.C6      net (fanout=4)        0.598   wd_top/read_sample<0>
    SLICE_X94Y24.C       Tilo                  0.097   wd_top/wd/last_read_value/q<2>
                                                       wd_top/wd/Mmux_read_value_mod11
    SLICE_X92Y23.D1      net (fanout=2)        0.838   wd_top/wd/read_value_mod<0>
    SLICE_X92Y23.D       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X92Y23.C2      net (fanout=1)        0.816   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X92Y23.C       Tilo                  0.097   hdmi/xpos<3>
                                                       wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o1
    SLICE_X91Y23.B1      net (fanout=6)        0.747   wd_top/wd/read_value_mod[7]_trans_y[7]_LessThan_17_o2
    SLICE_X91Y23.B       Tilo                  0.097   x_dff/q<2>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X68Y17.B6      net (fanout=1)        0.805   wd_top/wd/valid_pixel301
    SLICE_X68Y17.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    DSP48_X3Y10.A6       net (fanout=102)      1.224   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    DSP48_X3Y10.PCOUT1   Tdspdo_A_PCOUT_MULT   2.970   Mmult_n0069
                                                       Mmult_n0069
    DSP48_X3Y11.PCIN1    net (fanout=1)        0.002   Mmult_n0069_PCOUT_to_Mmult_n00691_PCIN_1
    DSP48_X3Y11.P1       Tdspdo_PCIN_P         1.107   Mmult_n00691
                                                       Mmult_n00691
    DSP48_X3Y9.A0        net (fanout=1)        0.659   n0069<18>
    DSP48_X3Y9.CLK       Tdspdck_A_PREG        1.441   Madd_n0053_Madd1
                                                       Madd_n0053_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     13.538ns (7.849ns logic, 5.689ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sample_reg/q_10 (SLICE_X51Y36.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player/codec_conditioner/next_sample_latch/q_10 (FF)
  Destination:          sample_reg/q_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.211ns (Levels of Logic = 1)
  Clock Path Skew:      0.258ns (0.763 - 0.505)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music_player/codec_conditioner/next_sample_latch/q_10 to sample_reg/q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y36.BQ      Tcko                  0.141   music_player/codec_conditioner/next_sample_latch/q<10>
                                                       music_player/codec_conditioner/next_sample_latch/q_10
    SLICE_X51Y36.C6      net (fanout=2)        0.117   music_player/codec_conditioner/next_sample_latch/q<10>
    SLICE_X51Y36.CLK     Tah         (-Th)     0.047   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample21
                                                       sample_reg/q_10
    -------------------------------------------------  ---------------------------
    Total                                      0.211ns (0.094ns logic, 0.117ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point sample_reg/q_9 (SLICE_X51Y36.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player/codec_conditioner/next_sample_latch/q_9 (FF)
  Destination:          sample_reg/q_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.217ns (Levels of Logic = 1)
  Clock Path Skew:      0.258ns (0.763 - 0.505)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music_player/codec_conditioner/next_sample_latch/q_9 to sample_reg/q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.CQ      Tcko                  0.141   music_player/codec_conditioner/next_sample_latch/q<9>
                                                       music_player/codec_conditioner/next_sample_latch/q_9
    SLICE_X51Y36.B6      net (fanout=2)        0.123   music_player/codec_conditioner/next_sample_latch/q<9>
    SLICE_X51Y36.CLK     Tah         (-Th)     0.047   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample121
                                                       sample_reg/q_9
    -------------------------------------------------  ---------------------------
    Total                                      0.217ns (0.094ns logic, 0.123ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point music_player/codec_conditioner/current_sample_latch/q_8 (SLICE_X51Y35.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player/codec_conditioner/next_sample_latch/q_8 (FF)
  Destination:          music_player/codec_conditioner/current_sample_latch/q_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.258ns (0.763 - 0.505)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music_player/codec_conditioner/next_sample_latch/q_8 to music_player/codec_conditioner/current_sample_latch/q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.AQ      Tcko                  0.141   music_player/codec_conditioner/next_sample_latch/q<9>
                                                       music_player/codec_conditioner/next_sample_latch/q_8
    SLICE_X51Y35.AX      net (fanout=2)        0.218   music_player/codec_conditioner/next_sample_latch/q<8>
    SLICE_X51Y35.CLK     Tckdi       (-Th)     0.075   music_player/codec_conditioner/current_sample_latch/q<7>
                                                       music_player/codec_conditioner/current_sample_latch/q_8
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.066ns logic, 0.218ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.307ns (period - min period limit)
  Period: 5.556ns
  Min period limit: 1.249ns (800.641MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmi/PLLE2_BASE_inst/CLKOUT1
  Logical resource: hdmi/PLLE2_BASE_inst/CLKOUT1
  Location pin: PLLE2_ADV_X0Y0.CLKOUT1
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP   
      "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3883 paths analyzed, 405 endpoints analyzed, 32 failing endpoints
 32 timing errors detected. (32 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 182.795ns.
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (SLICE_X52Y35.D5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.794ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.080ns (-2.107 - 2.973)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y36.AQ      Tcko                  0.393   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X52Y36.D3      net (fanout=17)       0.674   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X52Y36.DMUX    Tilo                  0.258   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X52Y35.D5      net (fanout=2)        0.414   leds_r_3_OBUF
    SLICE_X52Y35.CLK     Tas                   0.055   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<63>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.794ns (0.706ns logic, 1.088ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_15 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.663ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.135ns (-2.107 - 3.028)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_15 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y37.CQ      Tcko                  0.341   music_player/codec_conditioner/next_sample_latch/q<15>
                                                       music_player/codec_conditioner/next_sample_latch/q_15
    SLICE_X52Y36.D4      net (fanout=2)        0.594   music_player/codec_conditioner/next_sample_latch/q<15>
    SLICE_X52Y36.DMUX    Tilo                  0.259   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X52Y35.D5      net (fanout=2)        0.414   leds_r_3_OBUF
    SLICE_X52Y35.CLK     Tas                   0.055   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<63>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.663ns (0.655ns logic, 1.008ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_15 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.245ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.080ns (-2.107 - 2.973)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_15 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y36.DQ      Tcko                  0.341   music_player/codec_conditioner/current_sample_latch/q<15>
                                                       music_player/codec_conditioner/current_sample_latch/q_15
    SLICE_X52Y36.D5      net (fanout=1)        0.183   music_player/codec_conditioner/current_sample_latch/q<15>
    SLICE_X52Y36.DMUX    Tilo                  0.252   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X52Y35.D5      net (fanout=2)        0.414   leds_r_3_OBUF
    SLICE_X52Y35.CLK     Tas                   0.055   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<63>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (0.648ns logic, 0.597ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (SLICE_X54Y37.A6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.481ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.026ns (-2.053 - 2.973)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y36.AQ      Tcko                  0.393   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X55Y36.D3      net (fanout=17)       0.751   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X55Y36.D       Tilo                  0.097   music_player/note_player/sine_read3/shift_register1/q_0
                                                       music_player/codec_conditioner/Mmux_valid_sample151
    SLICE_X54Y37.A6      net (fanout=3)        0.212   leds_r_2_OBUF
    SLICE_X54Y37.CLK     Tas                   0.028   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<62>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT581
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (0.518ns logic, 0.963ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_14 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.097ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.082ns (-2.053 - 3.029)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_14 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y36.DQ      Tcko                  0.341   music_player/codec_conditioner/current_sample_latch/q<14>
                                                       music_player/codec_conditioner/current_sample_latch/q_14
    SLICE_X55Y36.D4      net (fanout=1)        0.419   music_player/codec_conditioner/current_sample_latch/q<14>
    SLICE_X55Y36.D       Tilo                  0.097   music_player/note_player/sine_read3/shift_register1/q_0
                                                       music_player/codec_conditioner/Mmux_valid_sample151
    SLICE_X54Y37.A6      net (fanout=3)        0.212   leds_r_2_OBUF
    SLICE_X54Y37.CLK     Tas                   0.028   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<62>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT581
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    -------------------------------------------------  ---------------------------
    Total                                      1.097ns (0.466ns logic, 0.631ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_14 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (FF)
  Requirement:          0.833ns
  Data Path Delay:      0.981ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.083ns (-2.053 - 3.030)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_14 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.341   music_player/codec_conditioner/next_sample_latch/q<14>
                                                       music_player/codec_conditioner/next_sample_latch/q_14
    SLICE_X55Y36.D5      net (fanout=2)        0.303   music_player/codec_conditioner/next_sample_latch/q<14>
    SLICE_X55Y36.D       Tilo                  0.097   music_player/note_player/sine_read3/shift_register1/q_0
                                                       music_player/codec_conditioner/Mmux_valid_sample151
    SLICE_X54Y37.A6      net (fanout=3)        0.212   leds_r_2_OBUF
    SLICE_X54Y37.CLK     Tas                   0.028   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<62>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT581
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    -------------------------------------------------  ---------------------------
    Total                                      0.981ns (0.466ns logic, 0.515ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59 (SLICE_X53Y37.A6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_11 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.385ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.087ns (-2.105 - 2.982)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_11 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y36.CQ      Tcko                  0.393   music_player/codec_conditioner/next_sample_latch/q<11>
                                                       music_player/codec_conditioner/next_sample_latch/q_11
    SLICE_X51Y36.D4      net (fanout=2)        0.538   music_player/codec_conditioner/next_sample_latch/q<11>
    SLICE_X51Y36.D       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample31
    SLICE_X53Y37.A6      net (fanout=1)        0.290   codec_sample<11>
    SLICE_X53Y37.CLK     Tas                   0.067   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<61>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT541
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (0.557ns logic, 0.828ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.248ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.078ns (-2.105 - 2.973)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y36.AQ      Tcko                  0.393   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X51Y36.D5      net (fanout=17)       0.401   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X51Y36.D       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample31
    SLICE_X53Y37.A6      net (fanout=1)        0.290   codec_sample<11>
    SLICE_X53Y37.CLK     Tas                   0.067   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<61>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT541
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (0.557ns logic, 0.691ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_11 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.090ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.079ns (-2.105 - 2.974)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_11 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y38.DMUX    Tshcko                0.429   music_player/codec_conditioner/current_sample_latch/q<5>
                                                       music_player/codec_conditioner/current_sample_latch/q_11
    SLICE_X51Y36.D6      net (fanout=1)        0.207   music_player/codec_conditioner/current_sample_latch/q<11>
    SLICE_X51Y36.D       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample31
    SLICE_X53Y37.A6      net (fanout=1)        0.290   codec_sample<11>
    SLICE_X53Y37.CLK     Tas                   0.067   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<61>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT541
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.593ns logic, 0.497ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_53 (SLICE_X50Y37.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_52 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 1)
  Clock Path Skew:      0.258ns (0.764 - 0.506)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_52 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.BQ      Tcko                  0.141   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<52>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_52
    SLICE_X50Y37.B3      net (fanout=1)        0.311   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<52>
    SLICE_X50Y37.CLK     Tah         (-Th)     0.076   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<53>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT481
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_53
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.065ns logic, 0.311ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_55 (SLICE_X50Y35.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_54 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.258ns (0.763 - 0.505)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_54 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.BQ      Tcko                  0.141   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<54>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_54
    SLICE_X50Y35.A3      net (fanout=1)        0.316   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<54>
    SLICE_X50Y35.CLK     Tah         (-Th)     0.075   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<57>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT501
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_55
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.066ns logic, 0.316ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_48 (SLICE_X51Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_lr_last (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_48 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.257ns (0.762 - 0.505)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_lr_last to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y33.DMUX    Tshcko                0.181   adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_lr_last
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_lr_last
    SLICE_X51Y34.A6      net (fanout=10)       0.247   adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_lr_last
    SLICE_X51Y34.CLK     Tah         (-Th)     0.046   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<50>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT421
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_48
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.135ns logic, 0.247ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.871ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Location pin: RAMB18_X1Y1.CLKARDCLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------
Slack: 19.241ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Logical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: adau1761_codec/codec_clock_gen/clkout0
--------------------------------------------------------------------------------
Slack: 19.293ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 0.770ns (Tmpw)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay<1>/CLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mshreg_bclk_delay_1/CLK
  Location pin: SLICE_X34Y30.CLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3416 paths analyzed, 657 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.428ns.
--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/busy_sr_24 (SLICE_X62Y45.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_0 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.605 - 0.664)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_0 to hdmi/Inst_i2c_sender/busy_sr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y41.AQ      Tcko                  0.341   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_0
    SLICE_X76Y41.C1      net (fanout=2)        0.506   hdmi/Inst_i2c_sender/divider<0>
    SLICE_X76Y41.CMUX    Tilo                  0.246   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X76Y41.B5      net (fanout=7)        0.215   N10
    SLICE_X76Y41.B       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X71Y45.D2      net (fanout=6)        0.782   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X71Y45.DMUX    Tilo                  0.243   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X62Y45.SR      net (fanout=6)        0.489   hdmi/Inst_i2c_sender/_n01542
    SLICE_X62Y45.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_24
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (1.300ns logic, 1.992ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_2 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.113ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.605 - 0.664)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_2 to hdmi/Inst_i2c_sender/busy_sr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y41.CQ      Tcko                  0.341   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_2
    SLICE_X76Y41.C4      net (fanout=2)        0.315   hdmi/Inst_i2c_sender/divider<2>
    SLICE_X76Y41.CMUX    Tilo                  0.258   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X76Y41.B5      net (fanout=7)        0.215   N10
    SLICE_X76Y41.B       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X71Y45.D2      net (fanout=6)        0.782   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X71Y45.DMUX    Tilo                  0.243   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X62Y45.SR      net (fanout=6)        0.489   hdmi/Inst_i2c_sender/_n01542
    SLICE_X62Y45.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_24
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (1.312ns logic, 1.801ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.605 - 0.664)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_1 to hdmi/Inst_i2c_sender/busy_sr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y41.BQ      Tcko                  0.341   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_1
    SLICE_X76Y41.C5      net (fanout=2)        0.316   hdmi/Inst_i2c_sender/divider<1>
    SLICE_X76Y41.CMUX    Tilo                  0.250   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X76Y41.B5      net (fanout=7)        0.215   N10
    SLICE_X76Y41.B       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X71Y45.D2      net (fanout=6)        0.782   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X71Y45.DMUX    Tilo                  0.243   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X62Y45.SR      net (fanout=6)        0.489   hdmi/Inst_i2c_sender/_n01542
    SLICE_X62Y45.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_24
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.304ns logic, 1.802ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/busy_sr_23 (SLICE_X62Y45.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_0 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.605 - 0.664)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_0 to hdmi/Inst_i2c_sender/busy_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y41.AQ      Tcko                  0.341   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_0
    SLICE_X76Y41.C1      net (fanout=2)        0.506   hdmi/Inst_i2c_sender/divider<0>
    SLICE_X76Y41.CMUX    Tilo                  0.246   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X76Y41.B5      net (fanout=7)        0.215   N10
    SLICE_X76Y41.B       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X71Y45.D2      net (fanout=6)        0.782   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X71Y45.DMUX    Tilo                  0.243   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X62Y45.SR      net (fanout=6)        0.489   hdmi/Inst_i2c_sender/_n01542
    SLICE_X62Y45.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (1.300ns logic, 1.992ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_2 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.113ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.605 - 0.664)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_2 to hdmi/Inst_i2c_sender/busy_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y41.CQ      Tcko                  0.341   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_2
    SLICE_X76Y41.C4      net (fanout=2)        0.315   hdmi/Inst_i2c_sender/divider<2>
    SLICE_X76Y41.CMUX    Tilo                  0.258   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X76Y41.B5      net (fanout=7)        0.215   N10
    SLICE_X76Y41.B       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X71Y45.D2      net (fanout=6)        0.782   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X71Y45.DMUX    Tilo                  0.243   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X62Y45.SR      net (fanout=6)        0.489   hdmi/Inst_i2c_sender/_n01542
    SLICE_X62Y45.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (1.312ns logic, 1.801ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.605 - 0.664)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_1 to hdmi/Inst_i2c_sender/busy_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y41.BQ      Tcko                  0.341   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_1
    SLICE_X76Y41.C5      net (fanout=2)        0.316   hdmi/Inst_i2c_sender/divider<1>
    SLICE_X76Y41.CMUX    Tilo                  0.250   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X76Y41.B5      net (fanout=7)        0.215   N10
    SLICE_X76Y41.B       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X71Y45.D2      net (fanout=6)        0.782   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X71Y45.DMUX    Tilo                  0.243   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X62Y45.SR      net (fanout=6)        0.489   hdmi/Inst_i2c_sender/_n01542
    SLICE_X62Y45.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.304ns logic, 1.802ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/busy_sr_26 (SLICE_X62Y45.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_0 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.605 - 0.664)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_0 to hdmi/Inst_i2c_sender/busy_sr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y41.AQ      Tcko                  0.341   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_0
    SLICE_X76Y41.C1      net (fanout=2)        0.506   hdmi/Inst_i2c_sender/divider<0>
    SLICE_X76Y41.CMUX    Tilo                  0.246   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X76Y41.B5      net (fanout=7)        0.215   N10
    SLICE_X76Y41.B       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X71Y45.D2      net (fanout=6)        0.782   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X71Y45.DMUX    Tilo                  0.243   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X62Y45.SR      net (fanout=6)        0.489   hdmi/Inst_i2c_sender/_n01542
    SLICE_X62Y45.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_26
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (1.300ns logic, 1.992ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_2 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.113ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.605 - 0.664)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_2 to hdmi/Inst_i2c_sender/busy_sr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y41.CQ      Tcko                  0.341   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_2
    SLICE_X76Y41.C4      net (fanout=2)        0.315   hdmi/Inst_i2c_sender/divider<2>
    SLICE_X76Y41.CMUX    Tilo                  0.258   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X76Y41.B5      net (fanout=7)        0.215   N10
    SLICE_X76Y41.B       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X71Y45.D2      net (fanout=6)        0.782   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X71Y45.DMUX    Tilo                  0.243   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X62Y45.SR      net (fanout=6)        0.489   hdmi/Inst_i2c_sender/_n01542
    SLICE_X62Y45.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_26
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (1.312ns logic, 1.801ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/busy_sr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.605 - 0.664)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_1 to hdmi/Inst_i2c_sender/busy_sr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y41.BQ      Tcko                  0.341   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_1
    SLICE_X76Y41.C5      net (fanout=2)        0.316   hdmi/Inst_i2c_sender/divider<1>
    SLICE_X76Y41.CMUX    Tilo                  0.250   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X76Y41.B5      net (fanout=7)        0.215   N10
    SLICE_X76Y41.B       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X71Y45.D2      net (fanout=6)        0.782   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X71Y45.DMUX    Tilo                  0.243   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n015421
    SLICE_X62Y45.SR      net (fanout=6)        0.489   hdmi/Inst_i2c_sender/_n01542
    SLICE_X62Y45.CLK     Tsrck                 0.373   hdmi/Inst_i2c_sender/busy_sr<27>
                                                       hdmi/Inst_i2c_sender/busy_sr_26
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.304ns logic, 1.802ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/data_sr_9 (SLICE_X66Y46.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/Inst_i2c_sender/reg_value_7 (FF)
  Destination:          hdmi/Inst_i2c_sender/data_sr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/Inst_i2c_sender/reg_value_7 to hdmi/Inst_i2c_sender/data_sr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y46.DQ      Tcko                  0.141   hdmi/Inst_i2c_sender/reg_value<7>
                                                       hdmi/Inst_i2c_sender/reg_value_7
    SLICE_X66Y46.D5      net (fanout=1)        0.079   hdmi/Inst_i2c_sender/reg_value<7>
    SLICE_X66Y46.CLK     Tah         (-Th)     0.082   hdmi/Inst_i2c_sender/data_sr<8>
                                                       hdmi/Inst_i2c_sender/Mmux_data_sr[28]_data_sr[28]_mux_55_OUT291
                                                       hdmi/Inst_i2c_sender/data_sr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.059ns logic, 0.079ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/data_sr_1 (SLICE_X66Y45.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/Inst_i2c_sender/tristate_sr_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/data_sr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/Inst_i2c_sender/tristate_sr_1 to hdmi/Inst_i2c_sender/data_sr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y45.AQ      Tcko                  0.141   hdmi/Inst_i2c_sender/tristate_sr<8>
                                                       hdmi/Inst_i2c_sender/tristate_sr_1
    SLICE_X66Y45.A5      net (fanout=1)        0.086   hdmi/Inst_i2c_sender/tristate_sr<1>
    SLICE_X66Y45.CLK     Tah         (-Th)     0.083   hdmi/Inst_i2c_sender/clk_first_quarter<6>
                                                       hdmi/Inst_i2c_sender/Mmux_data_sr[28]_data_sr[28]_mux_55_OUT121
                                                       hdmi/Inst_i2c_sender/data_sr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.058ns logic, 0.086ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/clk_first_quarter_1 (SLICE_X66Y45.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/Inst_i2c_sender/tristate_sr_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/Inst_i2c_sender/tristate_sr_1 to hdmi/Inst_i2c_sender/clk_first_quarter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y45.AQ      Tcko                  0.141   hdmi/Inst_i2c_sender/tristate_sr<8>
                                                       hdmi/Inst_i2c_sender/tristate_sr_1
    SLICE_X66Y45.A5      net (fanout=1)        0.086   hdmi/Inst_i2c_sender/tristate_sr<1>
    SLICE_X66Y45.CLK     Tah         (-Th)     0.075   hdmi/Inst_i2c_sender/clk_first_quarter<6>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter[28]_clk_first_quarter[28]_mux_52_OUT<1>1
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.066ns logic, 0.086ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: hdmi/Inst_i2c_sender/address<3>/CLK
  Logical resource: hdmi/Inst_i2c_sender/address_0/CK
  Location pin: SLICE_X68Y46.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: hdmi/Inst_i2c_sender/address<3>/CLK
  Logical resource: hdmi/Inst_i2c_sender/address_0/CK
  Location pin: SLICE_X68Y46.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hdmi/Inst_i2c_sender/address<3>/CLK
  Logical resource: hdmi/Inst_i2c_sender/address_0/CK
  Location pin: SLICE_X68Y46.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP "hdmi_clk_vgax2" TS_clk / 
1.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1170 paths analyzed, 227 endpoints analyzed, 22 failing endpoints
 22 timing errors detected. (22 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.275ns.
--------------------------------------------------------------------------------

Paths for end point hdmi/hdmi_d_10 (SLICE_X85Y16.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converted_10 (FF)
  Destination:          hdmi/hdmi_d_10 (FF)
  Requirement:          1.111ns
  Data Path Delay:      1.236ns (Levels of Logic = 1)
  Clock Path Skew:      -0.443ns (2.585 - 3.028)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 11.111ns
  Clock Uncertainty:    0.176ns

  Clock Uncertainty:          0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.121ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: converted_10 to hdmi/hdmi_d_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y16.BMUX    Tshcko                0.427   converted<15>
                                                       converted_10
    SLICE_X85Y16.C5      net (fanout=1)        0.744   converted<10>
    SLICE_X85Y16.CLK     Tas                   0.065   hdmi/hdmi_d<11>
                                                       hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT11
                                                       hdmi/hdmi_d_10
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (0.492ns logic, 0.744ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/hdmi_d_14 (SLICE_X76Y17.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converted_6 (FF)
  Destination:          hdmi/hdmi_d_14 (FF)
  Requirement:          1.111ns
  Data Path Delay:      1.187ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.448ns (2.583 - 3.031)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 11.111ns
  Clock Uncertainty:    0.176ns

  Clock Uncertainty:          0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.121ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: converted_6 to hdmi/hdmi_d_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y20.DMUX    Tshcko                0.429   converted<7>
                                                       converted_6
    SLICE_X76Y17.C4      net (fanout=1)        0.693   converted<6>
    SLICE_X76Y17.CLK     Tas                   0.065   hdmi/hdmi_d<15>
                                                       hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT51
                                                       hdmi/hdmi_d_14
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.494ns logic, 0.693ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/hdmi_d_11 (SLICE_X85Y16.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converted_17 (FF)
  Destination:          hdmi/hdmi_d_11 (FF)
  Requirement:          1.111ns
  Data Path Delay:      1.186ns (Levels of Logic = 1)
  Clock Path Skew:      -0.437ns (2.585 - 3.022)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 11.111ns
  Clock Uncertainty:    0.176ns

  Clock Uncertainty:          0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.121ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: converted_17 to hdmi/hdmi_d_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y21.AQ      Tcko                  0.393   converted<20>
                                                       converted_17
    SLICE_X85Y16.D6      net (fanout=5)        0.729   converted<17>
    SLICE_X85Y16.CLK     Tas                   0.064   hdmi/hdmi_d<11>
                                                       hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT21
                                                       hdmi/hdmi_d_11
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.457ns logic, 0.729ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP "hdmi_clk_vgax2" TS_clk / 1.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmi/vsync (SLICE_X83Y24.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/vcounter_1 (FF)
  Destination:          hdmi/vsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 1)
  Clock Path Skew:      0.309ns (0.593 - 0.284)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/vcounter_1 to hdmi/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y23.BQ      Tcko                  0.164   hdmi/vcounter<3>
                                                       hdmi/vcounter_1
    SLICE_X83Y24.B4      net (fanout=5)        0.230   hdmi/vcounter<1>
    SLICE_X83Y24.CLK     Tah         (-Th)     0.059   hdmi/vsync
                                                       hdmi/vsync_glue_set
                                                       hdmi/vsync
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.105ns logic, 0.230ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/vsync (SLICE_X83Y24.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/vcounter_3 (FF)
  Destination:          hdmi/vsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 1)
  Clock Path Skew:      0.309ns (0.593 - 0.284)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/vcounter_3 to hdmi/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y23.DQ      Tcko                  0.164   hdmi/vcounter<3>
                                                       hdmi/vcounter_3
    SLICE_X83Y24.B3      net (fanout=4)        0.244   hdmi/vcounter<3>
    SLICE_X83Y24.CLK     Tah         (-Th)     0.061   hdmi/vsync
                                                       hdmi/vsync_glue_set
                                                       hdmi/vsync
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.103ns logic, 0.244ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/vcounter_4 (SLICE_X82Y24.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/vcounter_3 (FF)
  Destination:          hdmi/vcounter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 2)
  Clock Path Skew:      0.309ns (0.593 - 0.284)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/vcounter_3 to hdmi/vcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y23.DQ      Tcko                  0.164   hdmi/vcounter<3>
                                                       hdmi/vcounter_3
    SLICE_X82Y23.D3      net (fanout=4)        0.157   hdmi/vcounter<3>
    SLICE_X82Y23.COUT    Topcyd                0.154   hdmi/vcounter<3>
                                                       hdmi/vcounter<3>_rt
                                                       hdmi/Mcount_vcounter_cy<3>
    SLICE_X82Y24.CIN     net (fanout=1)        0.000   hdmi/Mcount_vcounter_cy<3>
    SLICE_X82Y24.CLK     Tckcin      (-Th)     0.081   hdmi/vcounter<7>
                                                       hdmi/Mcount_vcounter_cy<7>
                                                       hdmi/vcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.237ns logic, 0.157ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/vcounter_0 (FF)
  Destination:          hdmi/vcounter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 2)
  Clock Path Skew:      0.309ns (0.593 - 0.284)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/vcounter_0 to hdmi/vcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y23.AQ      Tcko                  0.164   hdmi/vcounter<3>
                                                       hdmi/vcounter_0
    SLICE_X82Y23.A3      net (fanout=4)        0.185   hdmi/vcounter<0>
    SLICE_X82Y23.COUT    Topcya                0.190   hdmi/vcounter<3>
                                                       hdmi/Mcount_vcounter_lut<0>_INV_0
                                                       hdmi/Mcount_vcounter_cy<3>
    SLICE_X82Y24.CIN     net (fanout=1)        0.000   hdmi/Mcount_vcounter_cy<3>
    SLICE_X82Y24.CLK     Tckcin      (-Th)     0.081   hdmi/vcounter<7>
                                                       hdmi/Mcount_vcounter_cy<7>
                                                       hdmi/vcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.273ns logic, 0.185ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.182ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/vcounter_2 (FF)
  Destination:          hdmi/vcounter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 2)
  Clock Path Skew:      0.309ns (0.593 - 0.284)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/vcounter_2 to hdmi/vcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y23.CQ      Tcko                  0.164   hdmi/vcounter<3>
                                                       hdmi/vcounter_2
    SLICE_X82Y23.C2      net (fanout=4)        0.252   hdmi/vcounter<2>
    SLICE_X82Y23.COUT    Topcyc                0.156   hdmi/vcounter<3>
                                                       hdmi/vcounter<2>_rt
                                                       hdmi/Mcount_vcounter_cy<3>
    SLICE_X82Y24.CIN     net (fanout=1)        0.000   hdmi/Mcount_vcounter_cy<3>
    SLICE_X82Y24.CLK     Tckcin      (-Th)     0.081   hdmi/vcounter<7>
                                                       hdmi/Mcount_vcounter_cy<7>
                                                       hdmi/vcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.239ns logic, 0.252ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP "hdmi_clk_vgax2" TS_clk / 1.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.292ns (period - min period limit)
  Period: 5.555ns
  Min period limit: 1.263ns (791.766MHz) (Tockper)
  Physical resource: hdmi_clock_OBUF/CLK
  Logical resource: hdmi/ODDR_inst/CK
  Location pin: OLOGIC_X1Y23.CLK
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------
Slack: 4.555ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.555ns
  Low pulse: 2.777ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: hdmi/hcounter<3>/CLK
  Logical resource: hdmi/hcounter_0/CK
  Location pin: SLICE_X86Y22.CLK
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------
Slack: 4.555ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.555ns
  High pulse: 2.777ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: hdmi/hcounter<3>/CLK
  Logical resource: hdmi/hcounter_0/CK
  Location pin: SLICE_X86Y22.CLK
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|     13.645ns|     87.742ns|          145|           54|   8324465330|         8469|
| TS_adau1761_codec_codec_clock_|     20.833ns|    182.795ns|          N/A|           32|            0|         3883|            0|
| gen_clkout0                   |             |             |             |             |             |             |             |
| TS_hdmi_clk                   |     10.000ns|      3.428ns|          N/A|            0|            0|         3416|            0|
| TS_hdmi_clk_vgax2             |      5.556ns|      9.275ns|          N/A|           22|            0|         1170|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.645|         |    1.135|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 199  Score: 554783  (Setup/Max: 554695, Hold: 88)

Constraints cover 8324473799 paths, 0 nets, and 5553 connections

Design statistics:
   Minimum period: 182.795ns{1}   (Maximum frequency:   5.471MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 01 16:33:35 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



