# Verilog-Chess-Game
This project is an FPGA-based chess game using verilog.

mb_usb_hdmi_top.xsa is the bitstream file of the SPARTAN 7 board configuration - this file can be used to start the game through vitis without any further synthesize & implementation in Vivado.
