/*
 * Copyright (C) 2020 CompuLab Ltd.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#include "sb-iotgimx8.dts"

/ {
	model = "CompuLab SB-IOTGIMX8 board + CAN bus extension";
	compatible = "sb-iotgimx8-can", "sb-iotgimx8", "cpl,ucm-imx8m-mini", "fsl,imx8mm";

	clocks {
		#address-cells = <1>;
		#size-cells = <0>;
		clk40m: clk@1 {
			compatible = "fixed-clock";
			reg = <1>;
			#clock-cells = <0>;
			clock-frequency = <40000000>;
			clock-output-names = "clk40m";
		};
	};

	regulator-can0term {
		compatible = "regulator-fixed";
		regulator-name = "can0_term";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio3 8 GPIO_ACTIVE_LOW>;
		regulator-always-on;
		enable-active-low;
	};

	regulator-can1term {
		compatible = "regulator-fixed";
		regulator-name = "can1_term";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio3 9 GPIO_ACTIVE_LOW>;
		regulator-always-on;
		enable-active-low;
	};
};

&i2c4 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	status = "okay";

	eeprom@54 {
		compatible = "atmel,24c08";
		reg = <0x54>;
		pagesize = <16>;
	};
};

&ecspi2 {
	#address-cells = <1>;
	#size-cells = <0>;
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
	status = "okay";

	can0: can@0 {
		compatible = "microchip,mcp2518fd";
		reg = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_can0>;
		interrupt-parent = <&gpio5>;
		interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
		spi-max-frequency = <10000000>;
		clocks = <&clk40m>;
	};
};

&ecspi3 {
	#address-cells = <1>;
	#size-cells = <0>;
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3 &pinctrl_ecspi3_cs>;
	cs-gpios = <&gpio5 25 GPIO_ACTIVE_LOW>;
	status = "okay";

	can1: can@0 {
		compatible = "microchip,mcp2518fd";
		reg = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_can1>;
		interrupt-parent = <&gpio5>;
		interrupts = <28 IRQ_TYPE_LEVEL_LOW>;
		spi-max-frequency = <10000000>;
		clocks = <&clk40m>;
	};
};

&iomuxc {
	sb-ucm-imx8-can {
		pinctrl_i2c4: i2c4grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL		0x400001c3
				MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA		0x400001c3
			>;
		};

		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK	0x02
				MX8MM_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI	0x02
				MX8MM_IOMUXC_ECSPI2_MISO_ECSPI2_MISO	0x102
			>;
		};

		pinctrl_ecspi2_cs: ecspi2_csgrp {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13	0x40000
			>;
		};

		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
				MX8MM_IOMUXC_UART1_RXD_ECSPI3_SCLK	0x02
				MX8MM_IOMUXC_UART1_TXD_ECSPI3_MOSI	0x02
				MX8MM_IOMUXC_UART2_RXD_ECSPI3_MISO	0x102
			>;
		};

		pinctrl_ecspi3_cs: ecspi3_csgrp {
			fsl,pins = <
				MX8MM_IOMUXC_UART2_TXD_GPIO5_IO25	0x40000
			>;
		};


		pinctrl_can0: can0grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI3_TXC_GPIO5_IO0		0x00
				MX8MM_IOMUXC_NAND_DATA02_GPIO3_IO8	0x00
			>;
		};

		pinctrl_can1: can1grp {
			fsl,pins = <
				MX8MM_IOMUXC_UART4_RXD_GPIO5_IO28	0x00
				MX8MM_IOMUXC_NAND_DATA03_GPIO3_IO9	0x00
			>;
		};
	};
};
