INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sajid/lab4/lab4.srcs/sources_1/new/lab4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4
ERROR: [VRFC 10-2068] ansi port b cannot be redeclared in the header [C:/Users/Sajid/lab4/lab4.srcs/sources_1/new/lab4.sv:6]
WARNING: [VRFC 10-3028] 'b' was previously declared with a range [C:/Users/Sajid/lab4/lab4.srcs/sources_1/new/lab4.sv:6]
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/Sajid/lab4/lab4.srcs/sources_1/new/lab4.sv:18]
ERROR: [VRFC 10-2790] Verilog 2000 keyword assign used in incorrect context [C:/Users/Sajid/lab4/lab4.srcs/sources_1/new/lab4.sv:18]
ERROR: [VRFC 10-2865] module 'lab4' ignored due to previous errors [C:/Users/Sajid/lab4/lab4.srcs/sources_1/new/lab4.sv:1]
