{"Source Block": ["hdl/library/axi_dmac/request_arb.v@292:302@HdlIdDef", "wire [ID_WIDTH-1:0] dest_burst_info_id;\nwire                dest_burst_info_write;\n\nreg src_dest_valid_hs = 1'b0;\nwire src_dest_valid_hs_masked;\nwire src_dest_ready_hs;\n\nwire req_rewind_req_valid;\nwire req_rewind_req_ready;\nwire [ID_WIDTH+3-1:0] req_rewind_req_data;\n\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@294:304", "\nreg src_dest_valid_hs = 1'b0;\nwire src_dest_valid_hs_masked;\nwire src_dest_ready_hs;\n\nwire req_rewind_req_valid;\nwire req_rewind_req_ready;\nwire [ID_WIDTH+3-1:0] req_rewind_req_data;\n\nwire completion_req_valid;\nwire completion_req_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@295:305", "reg src_dest_valid_hs = 1'b0;\nwire src_dest_valid_hs_masked;\nwire src_dest_ready_hs;\n\nwire req_rewind_req_valid;\nwire req_rewind_req_ready;\nwire [ID_WIDTH+3-1:0] req_rewind_req_data;\n\nwire completion_req_valid;\nwire completion_req_ready;\nwire completion_req_last;\n"], ["hdl/library/axi_dmac/request_arb.v@290:300", "wire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;\nwire                             dest_burst_info_partial;\nwire [ID_WIDTH-1:0] dest_burst_info_id;\nwire                dest_burst_info_write;\n\nreg src_dest_valid_hs = 1'b0;\nwire src_dest_valid_hs_masked;\nwire src_dest_ready_hs;\n\nwire req_rewind_req_valid;\nwire req_rewind_req_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@287:297", "wire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n\nwire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;\nwire                             dest_burst_info_partial;\nwire [ID_WIDTH-1:0] dest_burst_info_id;\nwire                dest_burst_info_write;\n\nreg src_dest_valid_hs = 1'b0;\nwire src_dest_valid_hs_masked;\nwire src_dest_ready_hs;\n"], ["hdl/library/axi_dmac/request_arb.v@291:301", "wire                             dest_burst_info_partial;\nwire [ID_WIDTH-1:0] dest_burst_info_id;\nwire                dest_burst_info_write;\n\nreg src_dest_valid_hs = 1'b0;\nwire src_dest_valid_hs_masked;\nwire src_dest_ready_hs;\n\nwire req_rewind_req_valid;\nwire req_rewind_req_ready;\nwire [ID_WIDTH+3-1:0] req_rewind_req_data;\n"]], "Diff Content": {"Delete": [[297, "wire src_dest_ready_hs;\n"]], "Add": []}}