{
  "module_name": "mediatek,mt6795-gce.h",
  "hash_id": "431bbf46894c778b3fd94080642c50f0fd5b90d5545d5612bcfc1dad1735a39f",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/gce/mediatek,mt6795-gce.h",
  "human_readable_source": " \n \n#ifndef _DT_BINDINGS_GCE_MT6795_H\n#define _DT_BINDINGS_GCE_MT6795_H\n\n \n#define CMDQ_THR_PRIO_LOWEST\t\t\t0\n#define CMDQ_THR_PRIO_NORMAL\t\t\t1\n#define CMDQ_THR_PRIO_NORMAL_2\t\t\t2\n#define CMDQ_THR_PRIO_MEDIUM\t\t\t3\n#define CMDQ_THR_PRIO_MEDIUM_2\t\t\t4\n#define CMDQ_THR_PRIO_HIGH\t\t\t5\n#define CMDQ_THR_PRIO_HIGHER\t\t\t6\n#define CMDQ_THR_PRIO_HIGHEST\t\t\t7\n\n \n#define SUBSYS_1300XXXX\t\t\t\t0\n#define SUBSYS_1400XXXX\t\t\t\t1\n#define SUBSYS_1401XXXX\t\t\t\t2\n#define SUBSYS_1402XXXX\t\t\t\t3\n#define SUBSYS_1500XXXX\t\t\t\t4\n#define SUBSYS_1600XXXX\t\t\t\t5\n#define SUBSYS_1700XXXX\t\t\t\t6\n#define SUBSYS_1800XXXX\t\t\t\t7\n#define SUBSYS_1000XXXX\t\t\t\t8\n#define SUBSYS_1001XXXX\t\t\t\t9\n#define SUBSYS_1002XXXX\t\t\t\t10\n#define SUBSYS_1003XXXX\t\t\t\t11\n#define SUBSYS_1004XXXX\t\t\t\t12\n#define SUBSYS_1005XXXX\t\t\t\t13\n#define SUBSYS_1020XXXX\t\t\t\t14\n#define SUBSYS_1021XXXX\t\t\t\t15\n#define SUBSYS_1120XXXX\t\t\t\t16\n#define SUBSYS_1121XXXX\t\t\t\t17\n#define SUBSYS_1122XXXX\t\t\t\t18\n#define SUBSYS_1123XXXX\t\t\t\t19\n#define SUBSYS_1124XXXX\t\t\t\t20\n#define SUBSYS_1125XXXX\t\t\t\t21\n#define SUBSYS_1126XXXX\t\t\t\t22\n\n \n#define CMDQ_EVENT_MDP_RDMA0_SOF\t\t0\n#define CMDQ_EVENT_MDP_RDMA1_SOF\t\t1\n#define CMDQ_EVENT_MDP_DSI0_TE_SOF\t\t2\n#define CMDQ_EVENT_MDP_DSI1_TE_SOF\t\t3\n#define CMDQ_EVENT_MDP_MVW_SOF\t\t\t4\n#define CMDQ_EVENT_MDP_TDSHP0_SOF\t\t5\n#define CMDQ_EVENT_MDP_TDSHP1_SOF\t\t6\n#define CMDQ_EVENT_MDP_WDMA_SOF\t\t\t7\n#define CMDQ_EVENT_MDP_WROT0_SOF\t\t8\n#define CMDQ_EVENT_MDP_WROT1_SOF\t\t9\n#define CMDQ_EVENT_MDP_CROP_SOF\t\t\t10\n#define CMDQ_EVENT_DISP_OVL0_SOF\t\t11\n#define CMDQ_EVENT_DISP_OVL1_SOF\t\t12\n#define CMDQ_EVENT_DISP_RDMA0_SOF\t\t13\n#define CMDQ_EVENT_DISP_RDMA1_SOF\t\t14\n#define CMDQ_EVENT_DISP_RDMA2_SOF\t\t15\n#define CMDQ_EVENT_DISP_WDMA0_SOF\t\t16\n#define CMDQ_EVENT_DISP_WDMA1_SOF\t\t17\n#define CMDQ_EVENT_DISP_COLOR0_SOF\t\t18\n#define CMDQ_EVENT_DISP_COLOR1_SOF\t\t19\n#define CMDQ_EVENT_DISP_AAL_SOF\t\t\t20\n#define CMDQ_EVENT_DISP_GAMMA_SOF\t\t21\n#define CMDQ_EVENT_DISP_UFOE_SOF\t\t22\n#define CMDQ_EVENT_DISP_PWM0_SOF\t\t23\n#define CMDQ_EVENT_DISP_PWM1_SOF\t\t24\n#define CMDQ_EVENT_DISP_OD_SOF\t\t\t25\n#define CMDQ_EVENT_MDP_RDMA0_EOF\t\t26\n#define CMDQ_EVENT_MDP_RDMA1_EOF\t\t27\n#define CMDQ_EVENT_MDP_RSZ0_EOF\t\t\t28\n#define CMDQ_EVENT_MDP_RSZ1_EOF\t\t\t29\n#define CMDQ_EVENT_MDP_RSZ2_EOF\t\t\t30\n#define CMDQ_EVENT_MDP_TDSHP0_EOF\t\t31\n#define CMDQ_EVENT_MDP_TDSHP1_EOF\t\t32\n#define CMDQ_EVENT_MDP_WDMA_EOF\t\t\t33\n#define CMDQ_EVENT_MDP_WROT0_WRITE_EOF\t\t34\n#define CMDQ_EVENT_MDP_WROT0_READ_EOF\t\t35\n#define CMDQ_EVENT_MDP_WROT1_WRITE_EOF\t\t36\n#define CMDQ_EVENT_MDP_WROT1_READ_EOF\t\t37\n#define CMDQ_EVENT_MDP_CROP_EOF\t\t\t38\n#define CMDQ_EVENT_DISP_OVL0_EOF\t\t39\n#define CMDQ_EVENT_DISP_OVL1_EOF\t\t40\n#define CMDQ_EVENT_DISP_RDMA0_EOF\t\t41\n#define CMDQ_EVENT_DISP_RDMA1_EOF\t\t42\n#define CMDQ_EVENT_DISP_RDMA2_EOF\t\t43\n#define CMDQ_EVENT_DISP_WDMA0_EOF\t\t44\n#define CMDQ_EVENT_DISP_WDMA1_EOF\t\t45\n#define CMDQ_EVENT_DISP_COLOR0_EOF\t\t46\n#define CMDQ_EVENT_DISP_COLOR1_EOF\t\t47\n#define CMDQ_EVENT_DISP_AAL_EOF\t\t\t48\n#define CMDQ_EVENT_DISP_GAMMA_EOF\t\t49\n#define CMDQ_EVENT_DISP_UFOE_EOF\t\t50\n#define CMDQ_EVENT_DISP_DPI0_EOF\t\t51\n#define CMDQ_EVENT_MUTEX0_STREAM_EOF\t\t52\n#define CMDQ_EVENT_MUTEX1_STREAM_EOF\t\t53\n#define CMDQ_EVENT_MUTEX2_STREAM_EOF\t\t54\n#define CMDQ_EVENT_MUTEX3_STREAM_EOF\t\t55\n#define CMDQ_EVENT_MUTEX4_STREAM_EOF\t\t56\n#define CMDQ_EVENT_MUTEX5_STREAM_EOF\t\t57\n#define CMDQ_EVENT_MUTEX6_STREAM_EOF\t\t58\n#define CMDQ_EVENT_MUTEX7_STREAM_EOF\t\t59\n#define CMDQ_EVENT_MUTEX8_STREAM_EOF\t\t60\n#define CMDQ_EVENT_MUTEX9_STREAM_EOF\t\t61\n#define CMDQ_EVENT_DISP_RDMA0_UNDERRUN\t\t62\n#define CMDQ_EVENT_DISP_RDMA1_UNDERRUN\t\t63\n#define CMDQ_EVENT_DISP_RDMA2_UNDERRUN\t\t64\n#define CMDQ_EVENT_ISP_PASS2_2_EOF\t\t129\n#define CMDQ_EVENT_ISP_PASS2_1_EOF\t\t130\n#define CMDQ_EVENT_ISP_PASS2_0_EOF\t\t131\n#define CMDQ_EVENT_ISP_PASS1_1_EOF\t\t132\n#define CMDQ_EVENT_ISP_PASS1_0_EOF\t\t133\n#define CMDQ_EVENT_CAMSV_2_PASS1_EOF\t\t134\n#define CMDQ_EVENT_CAMSV_1_PASS1_EOF\t\t135\n#define CMDQ_EVENT_SENINF_CAM1_2_3_FIFO_FULL\t136\n#define CMDQ_EVENT_SENINF_CAM0_FIFO_FULL\t137\n#define CMDQ_EVENT_JPGENC_PASS2_EOF\t\t257\n#define CMDQ_EVENT_JPGENC_PASS1_EOF\t\t258\n#define CMDQ_EVENT_JPGDEC_EOF\t\t\t259\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}