|vga_gen
clk => T_async:T_async1.input_T
n_reset => D_async:dvs1.input_RESET
n_reset => D_async:dhs1.input_RESET
n_reset => D_async:dvs2.input_RESET
n_reset => D_async:dhs2.input_RESET
n_reset => D_async:dvs3.input_RESET
n_reset => D_async:dhs3.input_RESET
n_reset => signal_generator:signal_generator1.input_RESET
n_reset => picture_generator:picture_generator1.input_RESET
n_reset => color_coding:color_coding1.input_RESET
n_reset => T_async:T_async1.input_RESET
vga_clk <= T_async:T_async1.output_Q
vga_vsync <= D_async:dvs3.output_Q[0]
vga_hsync <= D_async:dhs3.output_Q[0]
vga_r[0] <= color_coding:color_coding1.output_RED[0]
vga_r[1] <= color_coding:color_coding1.output_RED[1]
vga_r[2] <= color_coding:color_coding1.output_RED[2]
vga_r[3] <= color_coding:color_coding1.output_RED[3]
vga_r[4] <= color_coding:color_coding1.output_RED[4]
vga_r[5] <= color_coding:color_coding1.output_RED[5]
vga_r[6] <= color_coding:color_coding1.output_RED[6]
vga_r[7] <= color_coding:color_coding1.output_RED[7]
vga_r[8] <= color_coding:color_coding1.output_RED[8]
vga_r[9] <= color_coding:color_coding1.output_RED[9]
vga_g[0] <= color_coding:color_coding1.output_GREEN[0]
vga_g[1] <= color_coding:color_coding1.output_GREEN[1]
vga_g[2] <= color_coding:color_coding1.output_GREEN[2]
vga_g[3] <= color_coding:color_coding1.output_GREEN[3]
vga_g[4] <= color_coding:color_coding1.output_GREEN[4]
vga_g[5] <= color_coding:color_coding1.output_GREEN[5]
vga_g[6] <= color_coding:color_coding1.output_GREEN[6]
vga_g[7] <= color_coding:color_coding1.output_GREEN[7]
vga_g[8] <= color_coding:color_coding1.output_GREEN[8]
vga_g[9] <= color_coding:color_coding1.output_GREEN[9]
vga_b[0] <= color_coding:color_coding1.output_BLUE[0]
vga_b[1] <= color_coding:color_coding1.output_BLUE[1]
vga_b[2] <= color_coding:color_coding1.output_BLUE[2]
vga_b[3] <= color_coding:color_coding1.output_BLUE[3]
vga_b[4] <= color_coding:color_coding1.output_BLUE[4]
vga_b[5] <= color_coding:color_coding1.output_BLUE[5]
vga_b[6] <= color_coding:color_coding1.output_BLUE[6]
vga_b[7] <= color_coding:color_coding1.output_BLUE[7]
vga_b[8] <= color_coding:color_coding1.output_BLUE[8]
vga_b[9] <= color_coding:color_coding1.output_BLUE[9]
vga_sync <= color_coding:color_coding1.output_SYNC
vga_blank <= color_coding:color_coding1.output_BLANK


|vga_gen|D_async:dvs1
input_D[0] => output_Q[0]~reg0.DATAIN
input_CLK => output_Q[0]~reg0.CLK
input_RESET => output_Q[0]~reg0.ACLR
output_Q[0] <= output_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|D_async:dhs1
input_D[0] => output_Q[0]~reg0.DATAIN
input_CLK => output_Q[0]~reg0.CLK
input_RESET => output_Q[0]~reg0.ACLR
output_Q[0] <= output_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|D_async:dvs2
input_D[0] => output_Q[0]~reg0.DATAIN
input_CLK => output_Q[0]~reg0.CLK
input_RESET => output_Q[0]~reg0.ACLR
output_Q[0] <= output_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|D_async:dhs2
input_D[0] => output_Q[0]~reg0.DATAIN
input_CLK => output_Q[0]~reg0.CLK
input_RESET => output_Q[0]~reg0.ACLR
output_Q[0] <= output_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|D_async:dvs3
input_D[0] => output_Q[0]~reg0.DATAIN
input_CLK => output_Q[0]~reg0.CLK
input_RESET => output_Q[0]~reg0.ACLR
output_Q[0] <= output_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|D_async:dhs3
input_D[0] => output_Q[0]~reg0.DATAIN
input_CLK => output_Q[0]~reg0.CLK
input_RESET => output_Q[0]~reg0.ACLR
output_Q[0] <= output_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|signal_generator:signal_generator1
input_CLK => output_VERTICAL_SYNC~reg0.CLK
input_CLK => output_HORIZONTAL_SYNC~reg0.CLK
input_CLK => pomocna_y[0].CLK
input_CLK => pomocna_y[1].CLK
input_CLK => pomocna_y[2].CLK
input_CLK => pomocna_y[3].CLK
input_CLK => pomocna_y[4].CLK
input_CLK => pomocna_y[5].CLK
input_CLK => pomocna_y[6].CLK
input_CLK => pomocna_y[7].CLK
input_CLK => pomocna_y[8].CLK
input_CLK => pomocna_y[9].CLK
input_CLK => pomocna_x[0].CLK
input_CLK => pomocna_x[1].CLK
input_CLK => pomocna_x[2].CLK
input_CLK => pomocna_x[3].CLK
input_CLK => pomocna_x[4].CLK
input_CLK => pomocna_x[5].CLK
input_CLK => pomocna_x[6].CLK
input_CLK => pomocna_x[7].CLK
input_CLK => pomocna_x[8].CLK
input_CLK => pomocna_x[9].CLK
input_CLK => output_Y[0]~reg0.CLK
input_CLK => output_Y[1]~reg0.CLK
input_CLK => output_Y[2]~reg0.CLK
input_CLK => output_Y[3]~reg0.CLK
input_CLK => output_Y[4]~reg0.CLK
input_CLK => output_Y[5]~reg0.CLK
input_CLK => output_Y[6]~reg0.CLK
input_CLK => output_Y[7]~reg0.CLK
input_CLK => output_Y[8]~reg0.CLK
input_CLK => output_Y[9]~reg0.CLK
input_CLK => output_X[0]~reg0.CLK
input_CLK => output_X[1]~reg0.CLK
input_CLK => output_X[2]~reg0.CLK
input_CLK => output_X[3]~reg0.CLK
input_CLK => output_X[4]~reg0.CLK
input_CLK => output_X[5]~reg0.CLK
input_CLK => output_X[6]~reg0.CLK
input_CLK => output_X[7]~reg0.CLK
input_CLK => output_X[8]~reg0.CLK
input_CLK => output_X[9]~reg0.CLK
input_RESET => pomocna_y[0].ACLR
input_RESET => pomocna_y[1].ACLR
input_RESET => pomocna_y[2].ACLR
input_RESET => pomocna_y[3].ACLR
input_RESET => pomocna_y[4].ACLR
input_RESET => pomocna_y[5].ACLR
input_RESET => pomocna_y[6].ACLR
input_RESET => pomocna_y[7].ACLR
input_RESET => pomocna_y[8].ACLR
input_RESET => pomocna_y[9].ACLR
input_RESET => pomocna_x[0].ACLR
input_RESET => pomocna_x[1].ACLR
input_RESET => pomocna_x[2].ACLR
input_RESET => pomocna_x[3].ACLR
input_RESET => pomocna_x[4].ACLR
input_RESET => pomocna_x[5].ACLR
input_RESET => pomocna_x[6].ACLR
input_RESET => pomocna_x[7].ACLR
input_RESET => pomocna_x[8].ACLR
input_RESET => pomocna_x[9].ACLR
input_RESET => output_Y[0]~reg0.ACLR
input_RESET => output_Y[1]~reg0.ACLR
input_RESET => output_Y[2]~reg0.ACLR
input_RESET => output_Y[3]~reg0.ACLR
input_RESET => output_Y[4]~reg0.ACLR
input_RESET => output_Y[5]~reg0.ACLR
input_RESET => output_Y[6]~reg0.ACLR
input_RESET => output_Y[7]~reg0.ACLR
input_RESET => output_Y[8]~reg0.ACLR
input_RESET => output_Y[9]~reg0.ACLR
input_RESET => output_X[0]~reg0.ACLR
input_RESET => output_X[1]~reg0.ACLR
input_RESET => output_X[2]~reg0.ACLR
input_RESET => output_X[3]~reg0.ACLR
input_RESET => output_X[4]~reg0.ACLR
input_RESET => output_X[5]~reg0.ACLR
input_RESET => output_X[6]~reg0.ACLR
input_RESET => output_X[7]~reg0.ACLR
input_RESET => output_X[8]~reg0.ACLR
input_RESET => output_X[9]~reg0.ACLR
input_RESET => output_VERTICAL_SYNC~reg0.ENA
input_RESET => output_HORIZONTAL_SYNC~reg0.ENA
output_X[0] <= output_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_X[1] <= output_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_X[2] <= output_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_X[3] <= output_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_X[4] <= output_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_X[5] <= output_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_X[6] <= output_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_X[7] <= output_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_X[8] <= output_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_X[9] <= output_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Y[0] <= output_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Y[1] <= output_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Y[2] <= output_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Y[3] <= output_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Y[4] <= output_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Y[5] <= output_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Y[6] <= output_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Y[7] <= output_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Y[8] <= output_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Y[9] <= output_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_VERTICAL_SYNC <= output_VERTICAL_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_HORIZONTAL_SYNC <= output_HORIZONTAL_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|picture_generator:picture_generator1
input_CLK => rom:port_map_rom.clock
input_CLK => signal_adress[0].CLK
input_CLK => signal_adress[1].CLK
input_CLK => signal_adress[2].CLK
input_CLK => signal_adress[3].CLK
input_CLK => signal_adress[4].CLK
input_CLK => signal_adress[5].CLK
input_CLK => signal_adress[6].CLK
input_CLK => signal_adress[7].CLK
input_CLK => signal_adress[8].CLK
input_CLK => signal_adress[9].CLK
input_CLK => signal_adress[10].CLK
input_CLK => signal_adress[11].CLK
input_CLK => signal_adress[12].CLK
input_CLK => signal_adress[13].CLK
input_CLK => signal_adress[14].CLK
input_CLK => signal_adress[15].CLK
input_CLK => signal_adress[16].CLK
input_CLK => output_COLOR[0]~reg0.CLK
input_CLK => output_COLOR[1]~reg0.CLK
input_CLK => output_COLOR[2]~reg0.CLK
input_CLK => output_COLOR[3]~reg0.CLK
input_CLK => D_async:dx1.input_CLK
input_CLK => D_async:dx2.input_CLK
input_CLK => D_async:dy1.input_CLK
input_CLK => D_async:dy2.input_CLK
input_RESET => D_async:dx1.input_RESET
input_RESET => D_async:dx2.input_RESET
input_RESET => D_async:dy1.input_RESET
input_RESET => D_async:dy2.input_RESET
input_RESET => signal_adress[0].ACLR
input_RESET => signal_adress[1].ACLR
input_RESET => signal_adress[2].ACLR
input_RESET => signal_adress[3].ACLR
input_RESET => signal_adress[4].ACLR
input_RESET => signal_adress[5].ACLR
input_RESET => signal_adress[6].ACLR
input_RESET => signal_adress[7].ACLR
input_RESET => signal_adress[8].ACLR
input_RESET => signal_adress[9].ACLR
input_RESET => signal_adress[10].ACLR
input_RESET => signal_adress[11].ACLR
input_RESET => signal_adress[12].ACLR
input_RESET => signal_adress[13].ACLR
input_RESET => signal_adress[14].ACLR
input_RESET => signal_adress[15].ACLR
input_RESET => signal_adress[16].ACLR
input_RESET => output_COLOR[0]~reg0.ACLR
input_RESET => output_COLOR[1]~reg0.ACLR
input_RESET => output_COLOR[2]~reg0.ACLR
input_RESET => output_COLOR[3]~reg0.ACLR
input_X[0] => LessThan0.IN20
input_X[0] => LessThan1.IN20
input_X[0] => LessThan4.IN20
input_X[0] => LessThan5.IN20
input_X[0] => Equal0.IN19
input_X[0] => Equal2.IN19
input_X[0] => Equal3.IN19
input_X[0] => D_async:dx1.input_D[0]
input_X[1] => LessThan0.IN19
input_X[1] => LessThan1.IN19
input_X[1] => LessThan4.IN19
input_X[1] => LessThan5.IN19
input_X[1] => Equal0.IN18
input_X[1] => Equal2.IN18
input_X[1] => Equal3.IN18
input_X[1] => D_async:dx1.input_D[1]
input_X[2] => LessThan0.IN18
input_X[2] => LessThan1.IN18
input_X[2] => LessThan4.IN18
input_X[2] => LessThan5.IN18
input_X[2] => Equal0.IN17
input_X[2] => Equal2.IN17
input_X[2] => Equal3.IN17
input_X[2] => D_async:dx1.input_D[2]
input_X[3] => LessThan0.IN17
input_X[3] => LessThan1.IN17
input_X[3] => LessThan4.IN17
input_X[3] => LessThan5.IN17
input_X[3] => Equal0.IN16
input_X[3] => Equal2.IN16
input_X[3] => Equal3.IN16
input_X[3] => D_async:dx1.input_D[3]
input_X[4] => LessThan0.IN16
input_X[4] => LessThan1.IN16
input_X[4] => LessThan4.IN16
input_X[4] => LessThan5.IN16
input_X[4] => Equal0.IN15
input_X[4] => Equal2.IN15
input_X[4] => Equal3.IN15
input_X[4] => D_async:dx1.input_D[4]
input_X[5] => LessThan0.IN15
input_X[5] => LessThan1.IN15
input_X[5] => LessThan4.IN15
input_X[5] => LessThan5.IN15
input_X[5] => Equal0.IN14
input_X[5] => Equal2.IN14
input_X[5] => Equal3.IN14
input_X[5] => D_async:dx1.input_D[5]
input_X[6] => LessThan0.IN14
input_X[6] => LessThan1.IN14
input_X[6] => LessThan4.IN14
input_X[6] => LessThan5.IN14
input_X[6] => Equal0.IN13
input_X[6] => Equal2.IN13
input_X[6] => Equal3.IN13
input_X[6] => D_async:dx1.input_D[6]
input_X[7] => LessThan0.IN13
input_X[7] => LessThan1.IN13
input_X[7] => LessThan4.IN13
input_X[7] => LessThan5.IN13
input_X[7] => Equal0.IN12
input_X[7] => Equal2.IN12
input_X[7] => Equal3.IN12
input_X[7] => D_async:dx1.input_D[7]
input_X[8] => LessThan0.IN12
input_X[8] => LessThan1.IN12
input_X[8] => LessThan4.IN12
input_X[8] => LessThan5.IN12
input_X[8] => Equal0.IN11
input_X[8] => Equal2.IN11
input_X[8] => Equal3.IN11
input_X[8] => D_async:dx1.input_D[8]
input_X[9] => LessThan0.IN11
input_X[9] => LessThan1.IN11
input_X[9] => LessThan4.IN11
input_X[9] => LessThan5.IN11
input_X[9] => Equal0.IN10
input_X[9] => Equal2.IN10
input_X[9] => Equal3.IN10
input_X[9] => D_async:dx1.input_D[9]
input_Y[0] => LessThan2.IN20
input_Y[0] => LessThan3.IN20
input_Y[0] => LessThan6.IN20
input_Y[0] => LessThan7.IN20
input_Y[0] => Equal1.IN19
input_Y[0] => D_async:dy1.input_D[0]
input_Y[1] => LessThan2.IN19
input_Y[1] => LessThan3.IN19
input_Y[1] => LessThan6.IN19
input_Y[1] => LessThan7.IN19
input_Y[1] => Equal1.IN18
input_Y[1] => D_async:dy1.input_D[1]
input_Y[2] => LessThan2.IN18
input_Y[2] => LessThan3.IN18
input_Y[2] => LessThan6.IN18
input_Y[2] => LessThan7.IN18
input_Y[2] => Equal1.IN17
input_Y[2] => D_async:dy1.input_D[2]
input_Y[3] => LessThan2.IN17
input_Y[3] => LessThan3.IN17
input_Y[3] => LessThan6.IN17
input_Y[3] => LessThan7.IN17
input_Y[3] => Equal1.IN16
input_Y[3] => D_async:dy1.input_D[3]
input_Y[4] => LessThan2.IN16
input_Y[4] => LessThan3.IN16
input_Y[4] => LessThan6.IN16
input_Y[4] => LessThan7.IN16
input_Y[4] => Equal1.IN15
input_Y[4] => D_async:dy1.input_D[4]
input_Y[5] => LessThan2.IN15
input_Y[5] => LessThan3.IN15
input_Y[5] => LessThan6.IN15
input_Y[5] => LessThan7.IN15
input_Y[5] => Equal1.IN14
input_Y[5] => D_async:dy1.input_D[5]
input_Y[6] => LessThan2.IN14
input_Y[6] => LessThan3.IN14
input_Y[6] => LessThan6.IN14
input_Y[6] => LessThan7.IN14
input_Y[6] => Equal1.IN13
input_Y[6] => D_async:dy1.input_D[6]
input_Y[7] => LessThan2.IN13
input_Y[7] => LessThan3.IN13
input_Y[7] => LessThan6.IN13
input_Y[7] => LessThan7.IN13
input_Y[7] => Equal1.IN12
input_Y[7] => D_async:dy1.input_D[7]
input_Y[8] => LessThan2.IN12
input_Y[8] => LessThan3.IN12
input_Y[8] => LessThan6.IN12
input_Y[8] => LessThan7.IN12
input_Y[8] => Equal1.IN11
input_Y[8] => D_async:dy1.input_D[8]
input_Y[9] => LessThan2.IN11
input_Y[9] => LessThan3.IN11
input_Y[9] => LessThan6.IN11
input_Y[9] => LessThan7.IN11
input_Y[9] => Equal1.IN10
input_Y[9] => D_async:dy1.input_D[9]
output_COLOR[0] <= output_COLOR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_COLOR[1] <= output_COLOR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_COLOR[2] <= output_COLOR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_COLOR[3] <= output_COLOR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|picture_generator:picture_generator1|rom:port_map_rom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
address[15] => altsyncram:altsyncram_component.address_a[15]
address[16] => altsyncram:altsyncram_component.address_a[16]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_naa1:auto_generated.address_a[0]
address_a[1] => altsyncram_naa1:auto_generated.address_a[1]
address_a[2] => altsyncram_naa1:auto_generated.address_a[2]
address_a[3] => altsyncram_naa1:auto_generated.address_a[3]
address_a[4] => altsyncram_naa1:auto_generated.address_a[4]
address_a[5] => altsyncram_naa1:auto_generated.address_a[5]
address_a[6] => altsyncram_naa1:auto_generated.address_a[6]
address_a[7] => altsyncram_naa1:auto_generated.address_a[7]
address_a[8] => altsyncram_naa1:auto_generated.address_a[8]
address_a[9] => altsyncram_naa1:auto_generated.address_a[9]
address_a[10] => altsyncram_naa1:auto_generated.address_a[10]
address_a[11] => altsyncram_naa1:auto_generated.address_a[11]
address_a[12] => altsyncram_naa1:auto_generated.address_a[12]
address_a[13] => altsyncram_naa1:auto_generated.address_a[13]
address_a[14] => altsyncram_naa1:auto_generated.address_a[14]
address_a[15] => altsyncram_naa1:auto_generated.address_a[15]
address_a[16] => altsyncram_naa1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_naa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_naa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_naa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_naa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_naa1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated
address_a[0] => altsyncram_lk92:altsyncram1.address_a[0]
address_a[1] => altsyncram_lk92:altsyncram1.address_a[1]
address_a[2] => altsyncram_lk92:altsyncram1.address_a[2]
address_a[3] => altsyncram_lk92:altsyncram1.address_a[3]
address_a[4] => altsyncram_lk92:altsyncram1.address_a[4]
address_a[5] => altsyncram_lk92:altsyncram1.address_a[5]
address_a[6] => altsyncram_lk92:altsyncram1.address_a[6]
address_a[7] => altsyncram_lk92:altsyncram1.address_a[7]
address_a[8] => altsyncram_lk92:altsyncram1.address_a[8]
address_a[9] => altsyncram_lk92:altsyncram1.address_a[9]
address_a[10] => altsyncram_lk92:altsyncram1.address_a[10]
address_a[11] => altsyncram_lk92:altsyncram1.address_a[11]
address_a[12] => altsyncram_lk92:altsyncram1.address_a[12]
address_a[13] => altsyncram_lk92:altsyncram1.address_a[13]
address_a[14] => altsyncram_lk92:altsyncram1.address_a[14]
address_a[15] => altsyncram_lk92:altsyncram1.address_a[15]
address_a[16] => altsyncram_lk92:altsyncram1.address_a[16]
clock0 => altsyncram_lk92:altsyncram1.clock0
q_a[0] <= altsyncram_lk92:altsyncram1.q_a[0]
q_a[1] <= altsyncram_lk92:altsyncram1.q_a[1]
q_a[2] <= altsyncram_lk92:altsyncram1.q_a[2]
q_a[3] <= altsyncram_lk92:altsyncram1.q_a[3]


|vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[0] => ram_block3a64.PORTAADDR
address_a[0] => ram_block3a65.PORTAADDR
address_a[0] => ram_block3a66.PORTAADDR
address_a[0] => ram_block3a67.PORTAADDR
address_a[0] => ram_block3a68.PORTAADDR
address_a[0] => ram_block3a69.PORTAADDR
address_a[0] => ram_block3a70.PORTAADDR
address_a[0] => ram_block3a71.PORTAADDR
address_a[0] => ram_block3a72.PORTAADDR
address_a[0] => ram_block3a73.PORTAADDR
address_a[0] => ram_block3a74.PORTAADDR
address_a[0] => ram_block3a75.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[1] => ram_block3a64.PORTAADDR1
address_a[1] => ram_block3a65.PORTAADDR1
address_a[1] => ram_block3a66.PORTAADDR1
address_a[1] => ram_block3a67.PORTAADDR1
address_a[1] => ram_block3a68.PORTAADDR1
address_a[1] => ram_block3a69.PORTAADDR1
address_a[1] => ram_block3a70.PORTAADDR1
address_a[1] => ram_block3a71.PORTAADDR1
address_a[1] => ram_block3a72.PORTAADDR1
address_a[1] => ram_block3a73.PORTAADDR1
address_a[1] => ram_block3a74.PORTAADDR1
address_a[1] => ram_block3a75.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[2] => ram_block3a64.PORTAADDR2
address_a[2] => ram_block3a65.PORTAADDR2
address_a[2] => ram_block3a66.PORTAADDR2
address_a[2] => ram_block3a67.PORTAADDR2
address_a[2] => ram_block3a68.PORTAADDR2
address_a[2] => ram_block3a69.PORTAADDR2
address_a[2] => ram_block3a70.PORTAADDR2
address_a[2] => ram_block3a71.PORTAADDR2
address_a[2] => ram_block3a72.PORTAADDR2
address_a[2] => ram_block3a73.PORTAADDR2
address_a[2] => ram_block3a74.PORTAADDR2
address_a[2] => ram_block3a75.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[3] => ram_block3a64.PORTAADDR3
address_a[3] => ram_block3a65.PORTAADDR3
address_a[3] => ram_block3a66.PORTAADDR3
address_a[3] => ram_block3a67.PORTAADDR3
address_a[3] => ram_block3a68.PORTAADDR3
address_a[3] => ram_block3a69.PORTAADDR3
address_a[3] => ram_block3a70.PORTAADDR3
address_a[3] => ram_block3a71.PORTAADDR3
address_a[3] => ram_block3a72.PORTAADDR3
address_a[3] => ram_block3a73.PORTAADDR3
address_a[3] => ram_block3a74.PORTAADDR3
address_a[3] => ram_block3a75.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_a[4] => ram_block3a64.PORTAADDR4
address_a[4] => ram_block3a65.PORTAADDR4
address_a[4] => ram_block3a66.PORTAADDR4
address_a[4] => ram_block3a67.PORTAADDR4
address_a[4] => ram_block3a68.PORTAADDR4
address_a[4] => ram_block3a69.PORTAADDR4
address_a[4] => ram_block3a70.PORTAADDR4
address_a[4] => ram_block3a71.PORTAADDR4
address_a[4] => ram_block3a72.PORTAADDR4
address_a[4] => ram_block3a73.PORTAADDR4
address_a[4] => ram_block3a74.PORTAADDR4
address_a[4] => ram_block3a75.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[5] => ram_block3a60.PORTAADDR5
address_a[5] => ram_block3a61.PORTAADDR5
address_a[5] => ram_block3a62.PORTAADDR5
address_a[5] => ram_block3a63.PORTAADDR5
address_a[5] => ram_block3a64.PORTAADDR5
address_a[5] => ram_block3a65.PORTAADDR5
address_a[5] => ram_block3a66.PORTAADDR5
address_a[5] => ram_block3a67.PORTAADDR5
address_a[5] => ram_block3a68.PORTAADDR5
address_a[5] => ram_block3a69.PORTAADDR5
address_a[5] => ram_block3a70.PORTAADDR5
address_a[5] => ram_block3a71.PORTAADDR5
address_a[5] => ram_block3a72.PORTAADDR5
address_a[5] => ram_block3a73.PORTAADDR5
address_a[5] => ram_block3a74.PORTAADDR5
address_a[5] => ram_block3a75.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[6] => ram_block3a60.PORTAADDR6
address_a[6] => ram_block3a61.PORTAADDR6
address_a[6] => ram_block3a62.PORTAADDR6
address_a[6] => ram_block3a63.PORTAADDR6
address_a[6] => ram_block3a64.PORTAADDR6
address_a[6] => ram_block3a65.PORTAADDR6
address_a[6] => ram_block3a66.PORTAADDR6
address_a[6] => ram_block3a67.PORTAADDR6
address_a[6] => ram_block3a68.PORTAADDR6
address_a[6] => ram_block3a69.PORTAADDR6
address_a[6] => ram_block3a70.PORTAADDR6
address_a[6] => ram_block3a71.PORTAADDR6
address_a[6] => ram_block3a72.PORTAADDR6
address_a[6] => ram_block3a73.PORTAADDR6
address_a[6] => ram_block3a74.PORTAADDR6
address_a[6] => ram_block3a75.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[7] => ram_block3a60.PORTAADDR7
address_a[7] => ram_block3a61.PORTAADDR7
address_a[7] => ram_block3a62.PORTAADDR7
address_a[7] => ram_block3a63.PORTAADDR7
address_a[7] => ram_block3a64.PORTAADDR7
address_a[7] => ram_block3a65.PORTAADDR7
address_a[7] => ram_block3a66.PORTAADDR7
address_a[7] => ram_block3a67.PORTAADDR7
address_a[7] => ram_block3a68.PORTAADDR7
address_a[7] => ram_block3a69.PORTAADDR7
address_a[7] => ram_block3a70.PORTAADDR7
address_a[7] => ram_block3a71.PORTAADDR7
address_a[7] => ram_block3a72.PORTAADDR7
address_a[7] => ram_block3a73.PORTAADDR7
address_a[7] => ram_block3a74.PORTAADDR7
address_a[7] => ram_block3a75.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[8] => ram_block3a48.PORTAADDR8
address_a[8] => ram_block3a49.PORTAADDR8
address_a[8] => ram_block3a50.PORTAADDR8
address_a[8] => ram_block3a51.PORTAADDR8
address_a[8] => ram_block3a52.PORTAADDR8
address_a[8] => ram_block3a53.PORTAADDR8
address_a[8] => ram_block3a54.PORTAADDR8
address_a[8] => ram_block3a55.PORTAADDR8
address_a[8] => ram_block3a56.PORTAADDR8
address_a[8] => ram_block3a57.PORTAADDR8
address_a[8] => ram_block3a58.PORTAADDR8
address_a[8] => ram_block3a59.PORTAADDR8
address_a[8] => ram_block3a60.PORTAADDR8
address_a[8] => ram_block3a61.PORTAADDR8
address_a[8] => ram_block3a62.PORTAADDR8
address_a[8] => ram_block3a63.PORTAADDR8
address_a[8] => ram_block3a64.PORTAADDR8
address_a[8] => ram_block3a65.PORTAADDR8
address_a[8] => ram_block3a66.PORTAADDR8
address_a[8] => ram_block3a67.PORTAADDR8
address_a[8] => ram_block3a68.PORTAADDR8
address_a[8] => ram_block3a69.PORTAADDR8
address_a[8] => ram_block3a70.PORTAADDR8
address_a[8] => ram_block3a71.PORTAADDR8
address_a[8] => ram_block3a72.PORTAADDR8
address_a[8] => ram_block3a73.PORTAADDR8
address_a[8] => ram_block3a74.PORTAADDR8
address_a[8] => ram_block3a75.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_a[9] => ram_block3a48.PORTAADDR9
address_a[9] => ram_block3a49.PORTAADDR9
address_a[9] => ram_block3a50.PORTAADDR9
address_a[9] => ram_block3a51.PORTAADDR9
address_a[9] => ram_block3a52.PORTAADDR9
address_a[9] => ram_block3a53.PORTAADDR9
address_a[9] => ram_block3a54.PORTAADDR9
address_a[9] => ram_block3a55.PORTAADDR9
address_a[9] => ram_block3a56.PORTAADDR9
address_a[9] => ram_block3a57.PORTAADDR9
address_a[9] => ram_block3a58.PORTAADDR9
address_a[9] => ram_block3a59.PORTAADDR9
address_a[9] => ram_block3a60.PORTAADDR9
address_a[9] => ram_block3a61.PORTAADDR9
address_a[9] => ram_block3a62.PORTAADDR9
address_a[9] => ram_block3a63.PORTAADDR9
address_a[9] => ram_block3a64.PORTAADDR9
address_a[9] => ram_block3a65.PORTAADDR9
address_a[9] => ram_block3a66.PORTAADDR9
address_a[9] => ram_block3a67.PORTAADDR9
address_a[9] => ram_block3a68.PORTAADDR9
address_a[9] => ram_block3a69.PORTAADDR9
address_a[9] => ram_block3a70.PORTAADDR9
address_a[9] => ram_block3a71.PORTAADDR9
address_a[9] => ram_block3a72.PORTAADDR9
address_a[9] => ram_block3a73.PORTAADDR9
address_a[9] => ram_block3a74.PORTAADDR9
address_a[9] => ram_block3a75.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_a[10] => ram_block3a36.PORTAADDR10
address_a[10] => ram_block3a37.PORTAADDR10
address_a[10] => ram_block3a38.PORTAADDR10
address_a[10] => ram_block3a39.PORTAADDR10
address_a[10] => ram_block3a40.PORTAADDR10
address_a[10] => ram_block3a41.PORTAADDR10
address_a[10] => ram_block3a42.PORTAADDR10
address_a[10] => ram_block3a43.PORTAADDR10
address_a[10] => ram_block3a44.PORTAADDR10
address_a[10] => ram_block3a45.PORTAADDR10
address_a[10] => ram_block3a46.PORTAADDR10
address_a[10] => ram_block3a47.PORTAADDR10
address_a[10] => ram_block3a48.PORTAADDR10
address_a[10] => ram_block3a49.PORTAADDR10
address_a[10] => ram_block3a50.PORTAADDR10
address_a[10] => ram_block3a51.PORTAADDR10
address_a[10] => ram_block3a52.PORTAADDR10
address_a[10] => ram_block3a53.PORTAADDR10
address_a[10] => ram_block3a54.PORTAADDR10
address_a[10] => ram_block3a55.PORTAADDR10
address_a[10] => ram_block3a56.PORTAADDR10
address_a[10] => ram_block3a57.PORTAADDR10
address_a[10] => ram_block3a58.PORTAADDR10
address_a[10] => ram_block3a59.PORTAADDR10
address_a[10] => ram_block3a60.PORTAADDR10
address_a[10] => ram_block3a61.PORTAADDR10
address_a[10] => ram_block3a62.PORTAADDR10
address_a[10] => ram_block3a63.PORTAADDR10
address_a[10] => ram_block3a64.PORTAADDR10
address_a[10] => ram_block3a65.PORTAADDR10
address_a[10] => ram_block3a66.PORTAADDR10
address_a[10] => ram_block3a67.PORTAADDR10
address_a[10] => ram_block3a68.PORTAADDR10
address_a[10] => ram_block3a69.PORTAADDR10
address_a[10] => ram_block3a70.PORTAADDR10
address_a[10] => ram_block3a71.PORTAADDR10
address_a[10] => ram_block3a72.PORTAADDR10
address_a[10] => ram_block3a73.PORTAADDR10
address_a[10] => ram_block3a74.PORTAADDR10
address_a[10] => ram_block3a75.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[11] => ram_block3a32.PORTAADDR11
address_a[11] => ram_block3a33.PORTAADDR11
address_a[11] => ram_block3a34.PORTAADDR11
address_a[11] => ram_block3a35.PORTAADDR11
address_a[11] => ram_block3a36.PORTAADDR11
address_a[11] => ram_block3a37.PORTAADDR11
address_a[11] => ram_block3a38.PORTAADDR11
address_a[11] => ram_block3a39.PORTAADDR11
address_a[11] => ram_block3a40.PORTAADDR11
address_a[11] => ram_block3a41.PORTAADDR11
address_a[11] => ram_block3a42.PORTAADDR11
address_a[11] => ram_block3a43.PORTAADDR11
address_a[11] => ram_block3a44.PORTAADDR11
address_a[11] => ram_block3a45.PORTAADDR11
address_a[11] => ram_block3a46.PORTAADDR11
address_a[11] => ram_block3a47.PORTAADDR11
address_a[11] => ram_block3a48.PORTAADDR11
address_a[11] => ram_block3a49.PORTAADDR11
address_a[11] => ram_block3a50.PORTAADDR11
address_a[11] => ram_block3a51.PORTAADDR11
address_a[11] => ram_block3a52.PORTAADDR11
address_a[11] => ram_block3a53.PORTAADDR11
address_a[11] => ram_block3a54.PORTAADDR11
address_a[11] => ram_block3a55.PORTAADDR11
address_a[11] => ram_block3a56.PORTAADDR11
address_a[11] => ram_block3a57.PORTAADDR11
address_a[11] => ram_block3a58.PORTAADDR11
address_a[11] => ram_block3a59.PORTAADDR11
address_a[11] => ram_block3a60.PORTAADDR11
address_a[11] => ram_block3a61.PORTAADDR11
address_a[11] => ram_block3a62.PORTAADDR11
address_a[11] => ram_block3a63.PORTAADDR11
address_a[11] => ram_block3a64.PORTAADDR11
address_a[11] => ram_block3a65.PORTAADDR11
address_a[11] => ram_block3a66.PORTAADDR11
address_a[11] => ram_block3a67.PORTAADDR11
address_a[11] => ram_block3a68.PORTAADDR11
address_a[11] => ram_block3a69.PORTAADDR11
address_a[11] => ram_block3a70.PORTAADDR11
address_a[11] => ram_block3a71.PORTAADDR11
address_a[11] => ram_block3a72.PORTAADDR11
address_a[11] => ram_block3a73.PORTAADDR11
address_a[11] => ram_block3a74.PORTAADDR11
address_a[11] => ram_block3a75.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_tpa:decode4.data[0]
address_a[12] => decode_tpa:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_tpa:decode4.data[1]
address_a[13] => decode_tpa:decode_a.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_tpa:decode4.data[2]
address_a[14] => decode_tpa:decode_a.data[2]
address_a[15] => address_reg_a[3].DATAIN
address_a[15] => decode_tpa:decode4.data[3]
address_a[15] => decode_tpa:decode_a.data[3]
address_a[16] => address_reg_a[4].DATAIN
address_a[16] => decode_tpa:decode4.data[4]
address_a[16] => decode_tpa:decode_a.data[4]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[0] => ram_block3a64.PORTBADDR
address_b[0] => ram_block3a65.PORTBADDR
address_b[0] => ram_block3a66.PORTBADDR
address_b[0] => ram_block3a67.PORTBADDR
address_b[0] => ram_block3a68.PORTBADDR
address_b[0] => ram_block3a69.PORTBADDR
address_b[0] => ram_block3a70.PORTBADDR
address_b[0] => ram_block3a71.PORTBADDR
address_b[0] => ram_block3a72.PORTBADDR
address_b[0] => ram_block3a73.PORTBADDR
address_b[0] => ram_block3a74.PORTBADDR
address_b[0] => ram_block3a75.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[1] => ram_block3a64.PORTBADDR1
address_b[1] => ram_block3a65.PORTBADDR1
address_b[1] => ram_block3a66.PORTBADDR1
address_b[1] => ram_block3a67.PORTBADDR1
address_b[1] => ram_block3a68.PORTBADDR1
address_b[1] => ram_block3a69.PORTBADDR1
address_b[1] => ram_block3a70.PORTBADDR1
address_b[1] => ram_block3a71.PORTBADDR1
address_b[1] => ram_block3a72.PORTBADDR1
address_b[1] => ram_block3a73.PORTBADDR1
address_b[1] => ram_block3a74.PORTBADDR1
address_b[1] => ram_block3a75.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[2] => ram_block3a64.PORTBADDR2
address_b[2] => ram_block3a65.PORTBADDR2
address_b[2] => ram_block3a66.PORTBADDR2
address_b[2] => ram_block3a67.PORTBADDR2
address_b[2] => ram_block3a68.PORTBADDR2
address_b[2] => ram_block3a69.PORTBADDR2
address_b[2] => ram_block3a70.PORTBADDR2
address_b[2] => ram_block3a71.PORTBADDR2
address_b[2] => ram_block3a72.PORTBADDR2
address_b[2] => ram_block3a73.PORTBADDR2
address_b[2] => ram_block3a74.PORTBADDR2
address_b[2] => ram_block3a75.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[3] => ram_block3a64.PORTBADDR3
address_b[3] => ram_block3a65.PORTBADDR3
address_b[3] => ram_block3a66.PORTBADDR3
address_b[3] => ram_block3a67.PORTBADDR3
address_b[3] => ram_block3a68.PORTBADDR3
address_b[3] => ram_block3a69.PORTBADDR3
address_b[3] => ram_block3a70.PORTBADDR3
address_b[3] => ram_block3a71.PORTBADDR3
address_b[3] => ram_block3a72.PORTBADDR3
address_b[3] => ram_block3a73.PORTBADDR3
address_b[3] => ram_block3a74.PORTBADDR3
address_b[3] => ram_block3a75.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
address_b[4] => ram_block3a64.PORTBADDR4
address_b[4] => ram_block3a65.PORTBADDR4
address_b[4] => ram_block3a66.PORTBADDR4
address_b[4] => ram_block3a67.PORTBADDR4
address_b[4] => ram_block3a68.PORTBADDR4
address_b[4] => ram_block3a69.PORTBADDR4
address_b[4] => ram_block3a70.PORTBADDR4
address_b[4] => ram_block3a71.PORTBADDR4
address_b[4] => ram_block3a72.PORTBADDR4
address_b[4] => ram_block3a73.PORTBADDR4
address_b[4] => ram_block3a74.PORTBADDR4
address_b[4] => ram_block3a75.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[5] => ram_block3a60.PORTBADDR5
address_b[5] => ram_block3a61.PORTBADDR5
address_b[5] => ram_block3a62.PORTBADDR5
address_b[5] => ram_block3a63.PORTBADDR5
address_b[5] => ram_block3a64.PORTBADDR5
address_b[5] => ram_block3a65.PORTBADDR5
address_b[5] => ram_block3a66.PORTBADDR5
address_b[5] => ram_block3a67.PORTBADDR5
address_b[5] => ram_block3a68.PORTBADDR5
address_b[5] => ram_block3a69.PORTBADDR5
address_b[5] => ram_block3a70.PORTBADDR5
address_b[5] => ram_block3a71.PORTBADDR5
address_b[5] => ram_block3a72.PORTBADDR5
address_b[5] => ram_block3a73.PORTBADDR5
address_b[5] => ram_block3a74.PORTBADDR5
address_b[5] => ram_block3a75.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[6] => ram_block3a60.PORTBADDR6
address_b[6] => ram_block3a61.PORTBADDR6
address_b[6] => ram_block3a62.PORTBADDR6
address_b[6] => ram_block3a63.PORTBADDR6
address_b[6] => ram_block3a64.PORTBADDR6
address_b[6] => ram_block3a65.PORTBADDR6
address_b[6] => ram_block3a66.PORTBADDR6
address_b[6] => ram_block3a67.PORTBADDR6
address_b[6] => ram_block3a68.PORTBADDR6
address_b[6] => ram_block3a69.PORTBADDR6
address_b[6] => ram_block3a70.PORTBADDR6
address_b[6] => ram_block3a71.PORTBADDR6
address_b[6] => ram_block3a72.PORTBADDR6
address_b[6] => ram_block3a73.PORTBADDR6
address_b[6] => ram_block3a74.PORTBADDR6
address_b[6] => ram_block3a75.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[7] => ram_block3a60.PORTBADDR7
address_b[7] => ram_block3a61.PORTBADDR7
address_b[7] => ram_block3a62.PORTBADDR7
address_b[7] => ram_block3a63.PORTBADDR7
address_b[7] => ram_block3a64.PORTBADDR7
address_b[7] => ram_block3a65.PORTBADDR7
address_b[7] => ram_block3a66.PORTBADDR7
address_b[7] => ram_block3a67.PORTBADDR7
address_b[7] => ram_block3a68.PORTBADDR7
address_b[7] => ram_block3a69.PORTBADDR7
address_b[7] => ram_block3a70.PORTBADDR7
address_b[7] => ram_block3a71.PORTBADDR7
address_b[7] => ram_block3a72.PORTBADDR7
address_b[7] => ram_block3a73.PORTBADDR7
address_b[7] => ram_block3a74.PORTBADDR7
address_b[7] => ram_block3a75.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[8] => ram_block3a48.PORTBADDR8
address_b[8] => ram_block3a49.PORTBADDR8
address_b[8] => ram_block3a50.PORTBADDR8
address_b[8] => ram_block3a51.PORTBADDR8
address_b[8] => ram_block3a52.PORTBADDR8
address_b[8] => ram_block3a53.PORTBADDR8
address_b[8] => ram_block3a54.PORTBADDR8
address_b[8] => ram_block3a55.PORTBADDR8
address_b[8] => ram_block3a56.PORTBADDR8
address_b[8] => ram_block3a57.PORTBADDR8
address_b[8] => ram_block3a58.PORTBADDR8
address_b[8] => ram_block3a59.PORTBADDR8
address_b[8] => ram_block3a60.PORTBADDR8
address_b[8] => ram_block3a61.PORTBADDR8
address_b[8] => ram_block3a62.PORTBADDR8
address_b[8] => ram_block3a63.PORTBADDR8
address_b[8] => ram_block3a64.PORTBADDR8
address_b[8] => ram_block3a65.PORTBADDR8
address_b[8] => ram_block3a66.PORTBADDR8
address_b[8] => ram_block3a67.PORTBADDR8
address_b[8] => ram_block3a68.PORTBADDR8
address_b[8] => ram_block3a69.PORTBADDR8
address_b[8] => ram_block3a70.PORTBADDR8
address_b[8] => ram_block3a71.PORTBADDR8
address_b[8] => ram_block3a72.PORTBADDR8
address_b[8] => ram_block3a73.PORTBADDR8
address_b[8] => ram_block3a74.PORTBADDR8
address_b[8] => ram_block3a75.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
address_b[9] => ram_block3a48.PORTBADDR9
address_b[9] => ram_block3a49.PORTBADDR9
address_b[9] => ram_block3a50.PORTBADDR9
address_b[9] => ram_block3a51.PORTBADDR9
address_b[9] => ram_block3a52.PORTBADDR9
address_b[9] => ram_block3a53.PORTBADDR9
address_b[9] => ram_block3a54.PORTBADDR9
address_b[9] => ram_block3a55.PORTBADDR9
address_b[9] => ram_block3a56.PORTBADDR9
address_b[9] => ram_block3a57.PORTBADDR9
address_b[9] => ram_block3a58.PORTBADDR9
address_b[9] => ram_block3a59.PORTBADDR9
address_b[9] => ram_block3a60.PORTBADDR9
address_b[9] => ram_block3a61.PORTBADDR9
address_b[9] => ram_block3a62.PORTBADDR9
address_b[9] => ram_block3a63.PORTBADDR9
address_b[9] => ram_block3a64.PORTBADDR9
address_b[9] => ram_block3a65.PORTBADDR9
address_b[9] => ram_block3a66.PORTBADDR9
address_b[9] => ram_block3a67.PORTBADDR9
address_b[9] => ram_block3a68.PORTBADDR9
address_b[9] => ram_block3a69.PORTBADDR9
address_b[9] => ram_block3a70.PORTBADDR9
address_b[9] => ram_block3a71.PORTBADDR9
address_b[9] => ram_block3a72.PORTBADDR9
address_b[9] => ram_block3a73.PORTBADDR9
address_b[9] => ram_block3a74.PORTBADDR9
address_b[9] => ram_block3a75.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
address_b[10] => ram_block3a36.PORTBADDR10
address_b[10] => ram_block3a37.PORTBADDR10
address_b[10] => ram_block3a38.PORTBADDR10
address_b[10] => ram_block3a39.PORTBADDR10
address_b[10] => ram_block3a40.PORTBADDR10
address_b[10] => ram_block3a41.PORTBADDR10
address_b[10] => ram_block3a42.PORTBADDR10
address_b[10] => ram_block3a43.PORTBADDR10
address_b[10] => ram_block3a44.PORTBADDR10
address_b[10] => ram_block3a45.PORTBADDR10
address_b[10] => ram_block3a46.PORTBADDR10
address_b[10] => ram_block3a47.PORTBADDR10
address_b[10] => ram_block3a48.PORTBADDR10
address_b[10] => ram_block3a49.PORTBADDR10
address_b[10] => ram_block3a50.PORTBADDR10
address_b[10] => ram_block3a51.PORTBADDR10
address_b[10] => ram_block3a52.PORTBADDR10
address_b[10] => ram_block3a53.PORTBADDR10
address_b[10] => ram_block3a54.PORTBADDR10
address_b[10] => ram_block3a55.PORTBADDR10
address_b[10] => ram_block3a56.PORTBADDR10
address_b[10] => ram_block3a57.PORTBADDR10
address_b[10] => ram_block3a58.PORTBADDR10
address_b[10] => ram_block3a59.PORTBADDR10
address_b[10] => ram_block3a60.PORTBADDR10
address_b[10] => ram_block3a61.PORTBADDR10
address_b[10] => ram_block3a62.PORTBADDR10
address_b[10] => ram_block3a63.PORTBADDR10
address_b[10] => ram_block3a64.PORTBADDR10
address_b[10] => ram_block3a65.PORTBADDR10
address_b[10] => ram_block3a66.PORTBADDR10
address_b[10] => ram_block3a67.PORTBADDR10
address_b[10] => ram_block3a68.PORTBADDR10
address_b[10] => ram_block3a69.PORTBADDR10
address_b[10] => ram_block3a70.PORTBADDR10
address_b[10] => ram_block3a71.PORTBADDR10
address_b[10] => ram_block3a72.PORTBADDR10
address_b[10] => ram_block3a73.PORTBADDR10
address_b[10] => ram_block3a74.PORTBADDR10
address_b[10] => ram_block3a75.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[11] => ram_block3a32.PORTBADDR11
address_b[11] => ram_block3a33.PORTBADDR11
address_b[11] => ram_block3a34.PORTBADDR11
address_b[11] => ram_block3a35.PORTBADDR11
address_b[11] => ram_block3a36.PORTBADDR11
address_b[11] => ram_block3a37.PORTBADDR11
address_b[11] => ram_block3a38.PORTBADDR11
address_b[11] => ram_block3a39.PORTBADDR11
address_b[11] => ram_block3a40.PORTBADDR11
address_b[11] => ram_block3a41.PORTBADDR11
address_b[11] => ram_block3a42.PORTBADDR11
address_b[11] => ram_block3a43.PORTBADDR11
address_b[11] => ram_block3a44.PORTBADDR11
address_b[11] => ram_block3a45.PORTBADDR11
address_b[11] => ram_block3a46.PORTBADDR11
address_b[11] => ram_block3a47.PORTBADDR11
address_b[11] => ram_block3a48.PORTBADDR11
address_b[11] => ram_block3a49.PORTBADDR11
address_b[11] => ram_block3a50.PORTBADDR11
address_b[11] => ram_block3a51.PORTBADDR11
address_b[11] => ram_block3a52.PORTBADDR11
address_b[11] => ram_block3a53.PORTBADDR11
address_b[11] => ram_block3a54.PORTBADDR11
address_b[11] => ram_block3a55.PORTBADDR11
address_b[11] => ram_block3a56.PORTBADDR11
address_b[11] => ram_block3a57.PORTBADDR11
address_b[11] => ram_block3a58.PORTBADDR11
address_b[11] => ram_block3a59.PORTBADDR11
address_b[11] => ram_block3a60.PORTBADDR11
address_b[11] => ram_block3a61.PORTBADDR11
address_b[11] => ram_block3a62.PORTBADDR11
address_b[11] => ram_block3a63.PORTBADDR11
address_b[11] => ram_block3a64.PORTBADDR11
address_b[11] => ram_block3a65.PORTBADDR11
address_b[11] => ram_block3a66.PORTBADDR11
address_b[11] => ram_block3a67.PORTBADDR11
address_b[11] => ram_block3a68.PORTBADDR11
address_b[11] => ram_block3a69.PORTBADDR11
address_b[11] => ram_block3a70.PORTBADDR11
address_b[11] => ram_block3a71.PORTBADDR11
address_b[11] => ram_block3a72.PORTBADDR11
address_b[11] => ram_block3a73.PORTBADDR11
address_b[11] => ram_block3a74.PORTBADDR11
address_b[11] => ram_block3a75.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_tpa:decode5.data[0]
address_b[12] => decode_tpa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_tpa:decode5.data[1]
address_b[13] => decode_tpa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_tpa:decode5.data[2]
address_b[14] => decode_tpa:decode_b.data[2]
address_b[15] => address_reg_b[3].DATAIN
address_b[15] => decode_tpa:decode5.data[3]
address_b[15] => decode_tpa:decode_b.data[3]
address_b[16] => address_reg_b[4].DATAIN
address_b[16] => decode_tpa:decode5.data[4]
address_b[16] => decode_tpa:decode_b.data[4]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock0 => ram_block3a64.CLK0
clock0 => ram_block3a65.CLK0
clock0 => ram_block3a66.CLK0
clock0 => ram_block3a67.CLK0
clock0 => ram_block3a68.CLK0
clock0 => ram_block3a69.CLK0
clock0 => ram_block3a70.CLK0
clock0 => ram_block3a71.CLK0
clock0 => ram_block3a72.CLK0
clock0 => ram_block3a73.CLK0
clock0 => ram_block3a74.CLK0
clock0 => ram_block3a75.CLK0
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[4].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
clock1 => ram_block3a64.CLK1
clock1 => ram_block3a65.CLK1
clock1 => ram_block3a66.CLK1
clock1 => ram_block3a67.CLK1
clock1 => ram_block3a68.CLK1
clock1 => ram_block3a69.CLK1
clock1 => ram_block3a70.CLK1
clock1 => ram_block3a71.CLK1
clock1 => ram_block3a72.CLK1
clock1 => ram_block3a73.CLK1
clock1 => ram_block3a74.CLK1
clock1 => ram_block3a75.CLK1
clock1 => address_reg_b[4].CLK
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a4.PORTBDATAIN
data_b[0] => ram_block3a8.PORTBDATAIN
data_b[0] => ram_block3a12.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[0] => ram_block3a20.PORTBDATAIN
data_b[0] => ram_block3a24.PORTBDATAIN
data_b[0] => ram_block3a28.PORTBDATAIN
data_b[0] => ram_block3a32.PORTBDATAIN
data_b[0] => ram_block3a36.PORTBDATAIN
data_b[0] => ram_block3a40.PORTBDATAIN
data_b[0] => ram_block3a44.PORTBDATAIN
data_b[0] => ram_block3a48.PORTBDATAIN
data_b[0] => ram_block3a52.PORTBDATAIN
data_b[0] => ram_block3a56.PORTBDATAIN
data_b[0] => ram_block3a60.PORTBDATAIN
data_b[0] => ram_block3a64.PORTBDATAIN
data_b[0] => ram_block3a68.PORTBDATAIN
data_b[0] => ram_block3a72.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a5.PORTBDATAIN
data_b[1] => ram_block3a9.PORTBDATAIN
data_b[1] => ram_block3a13.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[1] => ram_block3a21.PORTBDATAIN
data_b[1] => ram_block3a25.PORTBDATAIN
data_b[1] => ram_block3a29.PORTBDATAIN
data_b[1] => ram_block3a33.PORTBDATAIN
data_b[1] => ram_block3a37.PORTBDATAIN
data_b[1] => ram_block3a41.PORTBDATAIN
data_b[1] => ram_block3a45.PORTBDATAIN
data_b[1] => ram_block3a49.PORTBDATAIN
data_b[1] => ram_block3a53.PORTBDATAIN
data_b[1] => ram_block3a57.PORTBDATAIN
data_b[1] => ram_block3a61.PORTBDATAIN
data_b[1] => ram_block3a65.PORTBDATAIN
data_b[1] => ram_block3a69.PORTBDATAIN
data_b[1] => ram_block3a73.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a6.PORTBDATAIN
data_b[2] => ram_block3a10.PORTBDATAIN
data_b[2] => ram_block3a14.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[2] => ram_block3a22.PORTBDATAIN
data_b[2] => ram_block3a26.PORTBDATAIN
data_b[2] => ram_block3a30.PORTBDATAIN
data_b[2] => ram_block3a34.PORTBDATAIN
data_b[2] => ram_block3a38.PORTBDATAIN
data_b[2] => ram_block3a42.PORTBDATAIN
data_b[2] => ram_block3a46.PORTBDATAIN
data_b[2] => ram_block3a50.PORTBDATAIN
data_b[2] => ram_block3a54.PORTBDATAIN
data_b[2] => ram_block3a58.PORTBDATAIN
data_b[2] => ram_block3a62.PORTBDATAIN
data_b[2] => ram_block3a66.PORTBDATAIN
data_b[2] => ram_block3a70.PORTBDATAIN
data_b[2] => ram_block3a74.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a7.PORTBDATAIN
data_b[3] => ram_block3a11.PORTBDATAIN
data_b[3] => ram_block3a15.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[3] => ram_block3a23.PORTBDATAIN
data_b[3] => ram_block3a27.PORTBDATAIN
data_b[3] => ram_block3a31.PORTBDATAIN
data_b[3] => ram_block3a35.PORTBDATAIN
data_b[3] => ram_block3a39.PORTBDATAIN
data_b[3] => ram_block3a43.PORTBDATAIN
data_b[3] => ram_block3a47.PORTBDATAIN
data_b[3] => ram_block3a51.PORTBDATAIN
data_b[3] => ram_block3a55.PORTBDATAIN
data_b[3] => ram_block3a59.PORTBDATAIN
data_b[3] => ram_block3a63.PORTBDATAIN
data_b[3] => ram_block3a67.PORTBDATAIN
data_b[3] => ram_block3a71.PORTBDATAIN
data_b[3] => ram_block3a75.PORTBDATAIN
q_a[0] <= mux_9kb:mux6.result[0]
q_a[1] <= mux_9kb:mux6.result[1]
q_a[2] <= mux_9kb:mux6.result[2]
q_a[3] <= mux_9kb:mux6.result[3]
q_b[0] <= mux_9kb:mux7.result[0]
q_b[1] <= mux_9kb:mux7.result[1]
q_b[2] <= mux_9kb:mux7.result[2]
q_b[3] <= mux_9kb:mux7.result[3]
wren_b => decode_tpa:decode5.enable


|vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode4
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1113w[1].IN1
data[0] => w_anode1123w[1].IN0
data[0] => w_anode1133w[1].IN1
data[0] => w_anode1143w[1].IN0
data[0] => w_anode1153w[1].IN1
data[0] => w_anode1163w[1].IN0
data[0] => w_anode1173w[1].IN1
data[0] => w_anode1194w[1].IN0
data[0] => w_anode1205w[1].IN1
data[0] => w_anode1215w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1235w[1].IN0
data[0] => w_anode1245w[1].IN1
data[0] => w_anode1255w[1].IN0
data[0] => w_anode1265w[1].IN1
data[0] => w_anode1285w[1].IN0
data[0] => w_anode1296w[1].IN1
data[0] => w_anode1306w[1].IN0
data[0] => w_anode1316w[1].IN1
data[0] => w_anode1326w[1].IN0
data[0] => w_anode1336w[1].IN1
data[0] => w_anode1346w[1].IN0
data[0] => w_anode1356w[1].IN1
data[0] => w_anode1376w[1].IN0
data[0] => w_anode1387w[1].IN1
data[0] => w_anode1397w[1].IN0
data[0] => w_anode1407w[1].IN1
data[0] => w_anode1417w[1].IN0
data[0] => w_anode1427w[1].IN1
data[0] => w_anode1437w[1].IN0
data[0] => w_anode1447w[1].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1113w[2].IN0
data[1] => w_anode1123w[2].IN1
data[1] => w_anode1133w[2].IN1
data[1] => w_anode1143w[2].IN0
data[1] => w_anode1153w[2].IN0
data[1] => w_anode1163w[2].IN1
data[1] => w_anode1173w[2].IN1
data[1] => w_anode1194w[2].IN0
data[1] => w_anode1205w[2].IN0
data[1] => w_anode1215w[2].IN1
data[1] => w_anode1225w[2].IN1
data[1] => w_anode1235w[2].IN0
data[1] => w_anode1245w[2].IN0
data[1] => w_anode1255w[2].IN1
data[1] => w_anode1265w[2].IN1
data[1] => w_anode1285w[2].IN0
data[1] => w_anode1296w[2].IN0
data[1] => w_anode1306w[2].IN1
data[1] => w_anode1316w[2].IN1
data[1] => w_anode1326w[2].IN0
data[1] => w_anode1336w[2].IN0
data[1] => w_anode1346w[2].IN1
data[1] => w_anode1356w[2].IN1
data[1] => w_anode1376w[2].IN0
data[1] => w_anode1387w[2].IN0
data[1] => w_anode1397w[2].IN1
data[1] => w_anode1407w[2].IN1
data[1] => w_anode1417w[2].IN0
data[1] => w_anode1427w[2].IN0
data[1] => w_anode1437w[2].IN1
data[1] => w_anode1447w[2].IN1
data[2] => w_anode1096w[3].IN0
data[2] => w_anode1113w[3].IN0
data[2] => w_anode1123w[3].IN0
data[2] => w_anode1133w[3].IN0
data[2] => w_anode1143w[3].IN1
data[2] => w_anode1153w[3].IN1
data[2] => w_anode1163w[3].IN1
data[2] => w_anode1173w[3].IN1
data[2] => w_anode1194w[3].IN0
data[2] => w_anode1205w[3].IN0
data[2] => w_anode1215w[3].IN0
data[2] => w_anode1225w[3].IN0
data[2] => w_anode1235w[3].IN1
data[2] => w_anode1245w[3].IN1
data[2] => w_anode1255w[3].IN1
data[2] => w_anode1265w[3].IN1
data[2] => w_anode1285w[3].IN0
data[2] => w_anode1296w[3].IN0
data[2] => w_anode1306w[3].IN0
data[2] => w_anode1316w[3].IN0
data[2] => w_anode1326w[3].IN1
data[2] => w_anode1336w[3].IN1
data[2] => w_anode1346w[3].IN1
data[2] => w_anode1356w[3].IN1
data[2] => w_anode1376w[3].IN0
data[2] => w_anode1387w[3].IN0
data[2] => w_anode1397w[3].IN0
data[2] => w_anode1407w[3].IN0
data[2] => w_anode1417w[3].IN1
data[2] => w_anode1427w[3].IN1
data[2] => w_anode1437w[3].IN1
data[2] => w_anode1447w[3].IN1
data[3] => w_anode1083w[1].IN0
data[3] => w_anode1185w[1].IN1
data[3] => w_anode1276w[1].IN0
data[3] => w_anode1367w[1].IN1
data[4] => w_anode1083w[2].IN0
data[4] => w_anode1185w[2].IN0
data[4] => w_anode1276w[2].IN1
data[4] => w_anode1367w[2].IN1
enable => w_anode1083w[1].IN0
enable => w_anode1185w[1].IN0
enable => w_anode1276w[1].IN0
enable => w_anode1367w[1].IN0
eq[0] <= w_anode1096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1113w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1123w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1133w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1143w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1153w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1163w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1173w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1194w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1205w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1215w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1225w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1235w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1245w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1255w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1265w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1285w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1296w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1306w[3].DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1113w[1].IN1
data[0] => w_anode1123w[1].IN0
data[0] => w_anode1133w[1].IN1
data[0] => w_anode1143w[1].IN0
data[0] => w_anode1153w[1].IN1
data[0] => w_anode1163w[1].IN0
data[0] => w_anode1173w[1].IN1
data[0] => w_anode1194w[1].IN0
data[0] => w_anode1205w[1].IN1
data[0] => w_anode1215w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1235w[1].IN0
data[0] => w_anode1245w[1].IN1
data[0] => w_anode1255w[1].IN0
data[0] => w_anode1265w[1].IN1
data[0] => w_anode1285w[1].IN0
data[0] => w_anode1296w[1].IN1
data[0] => w_anode1306w[1].IN0
data[0] => w_anode1316w[1].IN1
data[0] => w_anode1326w[1].IN0
data[0] => w_anode1336w[1].IN1
data[0] => w_anode1346w[1].IN0
data[0] => w_anode1356w[1].IN1
data[0] => w_anode1376w[1].IN0
data[0] => w_anode1387w[1].IN1
data[0] => w_anode1397w[1].IN0
data[0] => w_anode1407w[1].IN1
data[0] => w_anode1417w[1].IN0
data[0] => w_anode1427w[1].IN1
data[0] => w_anode1437w[1].IN0
data[0] => w_anode1447w[1].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1113w[2].IN0
data[1] => w_anode1123w[2].IN1
data[1] => w_anode1133w[2].IN1
data[1] => w_anode1143w[2].IN0
data[1] => w_anode1153w[2].IN0
data[1] => w_anode1163w[2].IN1
data[1] => w_anode1173w[2].IN1
data[1] => w_anode1194w[2].IN0
data[1] => w_anode1205w[2].IN0
data[1] => w_anode1215w[2].IN1
data[1] => w_anode1225w[2].IN1
data[1] => w_anode1235w[2].IN0
data[1] => w_anode1245w[2].IN0
data[1] => w_anode1255w[2].IN1
data[1] => w_anode1265w[2].IN1
data[1] => w_anode1285w[2].IN0
data[1] => w_anode1296w[2].IN0
data[1] => w_anode1306w[2].IN1
data[1] => w_anode1316w[2].IN1
data[1] => w_anode1326w[2].IN0
data[1] => w_anode1336w[2].IN0
data[1] => w_anode1346w[2].IN1
data[1] => w_anode1356w[2].IN1
data[1] => w_anode1376w[2].IN0
data[1] => w_anode1387w[2].IN0
data[1] => w_anode1397w[2].IN1
data[1] => w_anode1407w[2].IN1
data[1] => w_anode1417w[2].IN0
data[1] => w_anode1427w[2].IN0
data[1] => w_anode1437w[2].IN1
data[1] => w_anode1447w[2].IN1
data[2] => w_anode1096w[3].IN0
data[2] => w_anode1113w[3].IN0
data[2] => w_anode1123w[3].IN0
data[2] => w_anode1133w[3].IN0
data[2] => w_anode1143w[3].IN1
data[2] => w_anode1153w[3].IN1
data[2] => w_anode1163w[3].IN1
data[2] => w_anode1173w[3].IN1
data[2] => w_anode1194w[3].IN0
data[2] => w_anode1205w[3].IN0
data[2] => w_anode1215w[3].IN0
data[2] => w_anode1225w[3].IN0
data[2] => w_anode1235w[3].IN1
data[2] => w_anode1245w[3].IN1
data[2] => w_anode1255w[3].IN1
data[2] => w_anode1265w[3].IN1
data[2] => w_anode1285w[3].IN0
data[2] => w_anode1296w[3].IN0
data[2] => w_anode1306w[3].IN0
data[2] => w_anode1316w[3].IN0
data[2] => w_anode1326w[3].IN1
data[2] => w_anode1336w[3].IN1
data[2] => w_anode1346w[3].IN1
data[2] => w_anode1356w[3].IN1
data[2] => w_anode1376w[3].IN0
data[2] => w_anode1387w[3].IN0
data[2] => w_anode1397w[3].IN0
data[2] => w_anode1407w[3].IN0
data[2] => w_anode1417w[3].IN1
data[2] => w_anode1427w[3].IN1
data[2] => w_anode1437w[3].IN1
data[2] => w_anode1447w[3].IN1
data[3] => w_anode1083w[1].IN0
data[3] => w_anode1185w[1].IN1
data[3] => w_anode1276w[1].IN0
data[3] => w_anode1367w[1].IN1
data[4] => w_anode1083w[2].IN0
data[4] => w_anode1185w[2].IN0
data[4] => w_anode1276w[2].IN1
data[4] => w_anode1367w[2].IN1
enable => w_anode1083w[1].IN0
enable => w_anode1185w[1].IN0
enable => w_anode1276w[1].IN0
enable => w_anode1367w[1].IN0
eq[0] <= w_anode1096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1113w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1123w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1133w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1143w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1153w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1163w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1173w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1194w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1205w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1215w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1225w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1235w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1245w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1255w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1265w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1285w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1296w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1306w[3].DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1113w[1].IN1
data[0] => w_anode1123w[1].IN0
data[0] => w_anode1133w[1].IN1
data[0] => w_anode1143w[1].IN0
data[0] => w_anode1153w[1].IN1
data[0] => w_anode1163w[1].IN0
data[0] => w_anode1173w[1].IN1
data[0] => w_anode1194w[1].IN0
data[0] => w_anode1205w[1].IN1
data[0] => w_anode1215w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1235w[1].IN0
data[0] => w_anode1245w[1].IN1
data[0] => w_anode1255w[1].IN0
data[0] => w_anode1265w[1].IN1
data[0] => w_anode1285w[1].IN0
data[0] => w_anode1296w[1].IN1
data[0] => w_anode1306w[1].IN0
data[0] => w_anode1316w[1].IN1
data[0] => w_anode1326w[1].IN0
data[0] => w_anode1336w[1].IN1
data[0] => w_anode1346w[1].IN0
data[0] => w_anode1356w[1].IN1
data[0] => w_anode1376w[1].IN0
data[0] => w_anode1387w[1].IN1
data[0] => w_anode1397w[1].IN0
data[0] => w_anode1407w[1].IN1
data[0] => w_anode1417w[1].IN0
data[0] => w_anode1427w[1].IN1
data[0] => w_anode1437w[1].IN0
data[0] => w_anode1447w[1].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1113w[2].IN0
data[1] => w_anode1123w[2].IN1
data[1] => w_anode1133w[2].IN1
data[1] => w_anode1143w[2].IN0
data[1] => w_anode1153w[2].IN0
data[1] => w_anode1163w[2].IN1
data[1] => w_anode1173w[2].IN1
data[1] => w_anode1194w[2].IN0
data[1] => w_anode1205w[2].IN0
data[1] => w_anode1215w[2].IN1
data[1] => w_anode1225w[2].IN1
data[1] => w_anode1235w[2].IN0
data[1] => w_anode1245w[2].IN0
data[1] => w_anode1255w[2].IN1
data[1] => w_anode1265w[2].IN1
data[1] => w_anode1285w[2].IN0
data[1] => w_anode1296w[2].IN0
data[1] => w_anode1306w[2].IN1
data[1] => w_anode1316w[2].IN1
data[1] => w_anode1326w[2].IN0
data[1] => w_anode1336w[2].IN0
data[1] => w_anode1346w[2].IN1
data[1] => w_anode1356w[2].IN1
data[1] => w_anode1376w[2].IN0
data[1] => w_anode1387w[2].IN0
data[1] => w_anode1397w[2].IN1
data[1] => w_anode1407w[2].IN1
data[1] => w_anode1417w[2].IN0
data[1] => w_anode1427w[2].IN0
data[1] => w_anode1437w[2].IN1
data[1] => w_anode1447w[2].IN1
data[2] => w_anode1096w[3].IN0
data[2] => w_anode1113w[3].IN0
data[2] => w_anode1123w[3].IN0
data[2] => w_anode1133w[3].IN0
data[2] => w_anode1143w[3].IN1
data[2] => w_anode1153w[3].IN1
data[2] => w_anode1163w[3].IN1
data[2] => w_anode1173w[3].IN1
data[2] => w_anode1194w[3].IN0
data[2] => w_anode1205w[3].IN0
data[2] => w_anode1215w[3].IN0
data[2] => w_anode1225w[3].IN0
data[2] => w_anode1235w[3].IN1
data[2] => w_anode1245w[3].IN1
data[2] => w_anode1255w[3].IN1
data[2] => w_anode1265w[3].IN1
data[2] => w_anode1285w[3].IN0
data[2] => w_anode1296w[3].IN0
data[2] => w_anode1306w[3].IN0
data[2] => w_anode1316w[3].IN0
data[2] => w_anode1326w[3].IN1
data[2] => w_anode1336w[3].IN1
data[2] => w_anode1346w[3].IN1
data[2] => w_anode1356w[3].IN1
data[2] => w_anode1376w[3].IN0
data[2] => w_anode1387w[3].IN0
data[2] => w_anode1397w[3].IN0
data[2] => w_anode1407w[3].IN0
data[2] => w_anode1417w[3].IN1
data[2] => w_anode1427w[3].IN1
data[2] => w_anode1437w[3].IN1
data[2] => w_anode1447w[3].IN1
data[3] => w_anode1083w[1].IN0
data[3] => w_anode1185w[1].IN1
data[3] => w_anode1276w[1].IN0
data[3] => w_anode1367w[1].IN1
data[4] => w_anode1083w[2].IN0
data[4] => w_anode1185w[2].IN0
data[4] => w_anode1276w[2].IN1
data[4] => w_anode1367w[2].IN1
enable => w_anode1083w[1].IN0
enable => w_anode1185w[1].IN0
enable => w_anode1276w[1].IN0
enable => w_anode1367w[1].IN0
eq[0] <= w_anode1096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1113w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1123w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1133w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1143w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1153w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1163w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1173w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1194w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1205w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1215w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1225w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1235w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1245w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1255w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1265w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1285w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1296w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1306w[3].DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1113w[1].IN1
data[0] => w_anode1123w[1].IN0
data[0] => w_anode1133w[1].IN1
data[0] => w_anode1143w[1].IN0
data[0] => w_anode1153w[1].IN1
data[0] => w_anode1163w[1].IN0
data[0] => w_anode1173w[1].IN1
data[0] => w_anode1194w[1].IN0
data[0] => w_anode1205w[1].IN1
data[0] => w_anode1215w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1235w[1].IN0
data[0] => w_anode1245w[1].IN1
data[0] => w_anode1255w[1].IN0
data[0] => w_anode1265w[1].IN1
data[0] => w_anode1285w[1].IN0
data[0] => w_anode1296w[1].IN1
data[0] => w_anode1306w[1].IN0
data[0] => w_anode1316w[1].IN1
data[0] => w_anode1326w[1].IN0
data[0] => w_anode1336w[1].IN1
data[0] => w_anode1346w[1].IN0
data[0] => w_anode1356w[1].IN1
data[0] => w_anode1376w[1].IN0
data[0] => w_anode1387w[1].IN1
data[0] => w_anode1397w[1].IN0
data[0] => w_anode1407w[1].IN1
data[0] => w_anode1417w[1].IN0
data[0] => w_anode1427w[1].IN1
data[0] => w_anode1437w[1].IN0
data[0] => w_anode1447w[1].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1113w[2].IN0
data[1] => w_anode1123w[2].IN1
data[1] => w_anode1133w[2].IN1
data[1] => w_anode1143w[2].IN0
data[1] => w_anode1153w[2].IN0
data[1] => w_anode1163w[2].IN1
data[1] => w_anode1173w[2].IN1
data[1] => w_anode1194w[2].IN0
data[1] => w_anode1205w[2].IN0
data[1] => w_anode1215w[2].IN1
data[1] => w_anode1225w[2].IN1
data[1] => w_anode1235w[2].IN0
data[1] => w_anode1245w[2].IN0
data[1] => w_anode1255w[2].IN1
data[1] => w_anode1265w[2].IN1
data[1] => w_anode1285w[2].IN0
data[1] => w_anode1296w[2].IN0
data[1] => w_anode1306w[2].IN1
data[1] => w_anode1316w[2].IN1
data[1] => w_anode1326w[2].IN0
data[1] => w_anode1336w[2].IN0
data[1] => w_anode1346w[2].IN1
data[1] => w_anode1356w[2].IN1
data[1] => w_anode1376w[2].IN0
data[1] => w_anode1387w[2].IN0
data[1] => w_anode1397w[2].IN1
data[1] => w_anode1407w[2].IN1
data[1] => w_anode1417w[2].IN0
data[1] => w_anode1427w[2].IN0
data[1] => w_anode1437w[2].IN1
data[1] => w_anode1447w[2].IN1
data[2] => w_anode1096w[3].IN0
data[2] => w_anode1113w[3].IN0
data[2] => w_anode1123w[3].IN0
data[2] => w_anode1133w[3].IN0
data[2] => w_anode1143w[3].IN1
data[2] => w_anode1153w[3].IN1
data[2] => w_anode1163w[3].IN1
data[2] => w_anode1173w[3].IN1
data[2] => w_anode1194w[3].IN0
data[2] => w_anode1205w[3].IN0
data[2] => w_anode1215w[3].IN0
data[2] => w_anode1225w[3].IN0
data[2] => w_anode1235w[3].IN1
data[2] => w_anode1245w[3].IN1
data[2] => w_anode1255w[3].IN1
data[2] => w_anode1265w[3].IN1
data[2] => w_anode1285w[3].IN0
data[2] => w_anode1296w[3].IN0
data[2] => w_anode1306w[3].IN0
data[2] => w_anode1316w[3].IN0
data[2] => w_anode1326w[3].IN1
data[2] => w_anode1336w[3].IN1
data[2] => w_anode1346w[3].IN1
data[2] => w_anode1356w[3].IN1
data[2] => w_anode1376w[3].IN0
data[2] => w_anode1387w[3].IN0
data[2] => w_anode1397w[3].IN0
data[2] => w_anode1407w[3].IN0
data[2] => w_anode1417w[3].IN1
data[2] => w_anode1427w[3].IN1
data[2] => w_anode1437w[3].IN1
data[2] => w_anode1447w[3].IN1
data[3] => w_anode1083w[1].IN0
data[3] => w_anode1185w[1].IN1
data[3] => w_anode1276w[1].IN0
data[3] => w_anode1367w[1].IN1
data[4] => w_anode1083w[2].IN0
data[4] => w_anode1185w[2].IN0
data[4] => w_anode1276w[2].IN1
data[4] => w_anode1367w[2].IN1
enable => w_anode1083w[1].IN0
enable => w_anode1185w[1].IN0
enable => w_anode1276w[1].IN0
enable => w_anode1367w[1].IN0
eq[0] <= w_anode1096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1113w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1123w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1133w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1143w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1153w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1163w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1173w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1194w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1205w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1215w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1225w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1235w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1245w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1255w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1265w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1285w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1296w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1306w[3].DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[59] => _.IN1
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => result_node[3].IN0
sel[4] => _.IN0
sel[4] => result_node[2].IN0
sel[4] => _.IN0
sel[4] => result_node[1].IN0
sel[4] => _.IN0
sel[4] => result_node[0].IN0
sel[4] => _.IN0


|vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[59] => _.IN1
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => result_node[3].IN0
sel[4] => _.IN0
sel[4] => result_node[2].IN0
sel[4] => _.IN0
sel[4] => result_node[1].IN0
sel[4] => _.IN0
sel[4] => result_node[0].IN0
sel[4] => _.IN0


|vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= ram_rom_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
address[15] <= ram_rom_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
address[16] <= ram_rom_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => ram_rom_addr_reg[11].CLK
raw_tck => ram_rom_addr_reg[12].CLK
raw_tck => ram_rom_addr_reg[13].CLK
raw_tck => ram_rom_addr_reg[14].CLK
raw_tck => ram_rom_addr_reg[15].CLK
raw_tck => ram_rom_addr_reg[16].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[0] => ram_rom_addr_reg[11].ACLR
ir_in[0] => ram_rom_addr_reg[12].ACLR
ir_in[0] => ram_rom_addr_reg[13].ACLR
ir_in[0] => ram_rom_addr_reg[14].ACLR
ir_in[0] => ram_rom_addr_reg[15].ACLR
ir_in[0] => ram_rom_addr_reg[16].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|picture_generator:picture_generator1|D_async:dx1
input_D[0] => output_Q[0]~reg0.DATAIN
input_D[1] => output_Q[1]~reg0.DATAIN
input_D[2] => output_Q[2]~reg0.DATAIN
input_D[3] => output_Q[3]~reg0.DATAIN
input_D[4] => output_Q[4]~reg0.DATAIN
input_D[5] => output_Q[5]~reg0.DATAIN
input_D[6] => output_Q[6]~reg0.DATAIN
input_D[7] => output_Q[7]~reg0.DATAIN
input_D[8] => output_Q[8]~reg0.DATAIN
input_D[9] => output_Q[9]~reg0.DATAIN
input_CLK => output_Q[0]~reg0.CLK
input_CLK => output_Q[1]~reg0.CLK
input_CLK => output_Q[2]~reg0.CLK
input_CLK => output_Q[3]~reg0.CLK
input_CLK => output_Q[4]~reg0.CLK
input_CLK => output_Q[5]~reg0.CLK
input_CLK => output_Q[6]~reg0.CLK
input_CLK => output_Q[7]~reg0.CLK
input_CLK => output_Q[8]~reg0.CLK
input_CLK => output_Q[9]~reg0.CLK
input_RESET => output_Q[0]~reg0.ACLR
input_RESET => output_Q[1]~reg0.ACLR
input_RESET => output_Q[2]~reg0.ACLR
input_RESET => output_Q[3]~reg0.ACLR
input_RESET => output_Q[4]~reg0.ACLR
input_RESET => output_Q[5]~reg0.ACLR
input_RESET => output_Q[6]~reg0.ACLR
input_RESET => output_Q[7]~reg0.ACLR
input_RESET => output_Q[8]~reg0.ACLR
input_RESET => output_Q[9]~reg0.ACLR
output_Q[0] <= output_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[1] <= output_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[2] <= output_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[3] <= output_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[4] <= output_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[5] <= output_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[6] <= output_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[7] <= output_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[8] <= output_Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[9] <= output_Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|picture_generator:picture_generator1|D_async:dx2
input_D[0] => output_Q[0]~reg0.DATAIN
input_D[1] => output_Q[1]~reg0.DATAIN
input_D[2] => output_Q[2]~reg0.DATAIN
input_D[3] => output_Q[3]~reg0.DATAIN
input_D[4] => output_Q[4]~reg0.DATAIN
input_D[5] => output_Q[5]~reg0.DATAIN
input_D[6] => output_Q[6]~reg0.DATAIN
input_D[7] => output_Q[7]~reg0.DATAIN
input_D[8] => output_Q[8]~reg0.DATAIN
input_D[9] => output_Q[9]~reg0.DATAIN
input_CLK => output_Q[0]~reg0.CLK
input_CLK => output_Q[1]~reg0.CLK
input_CLK => output_Q[2]~reg0.CLK
input_CLK => output_Q[3]~reg0.CLK
input_CLK => output_Q[4]~reg0.CLK
input_CLK => output_Q[5]~reg0.CLK
input_CLK => output_Q[6]~reg0.CLK
input_CLK => output_Q[7]~reg0.CLK
input_CLK => output_Q[8]~reg0.CLK
input_CLK => output_Q[9]~reg0.CLK
input_RESET => output_Q[0]~reg0.ACLR
input_RESET => output_Q[1]~reg0.ACLR
input_RESET => output_Q[2]~reg0.ACLR
input_RESET => output_Q[3]~reg0.ACLR
input_RESET => output_Q[4]~reg0.ACLR
input_RESET => output_Q[5]~reg0.ACLR
input_RESET => output_Q[6]~reg0.ACLR
input_RESET => output_Q[7]~reg0.ACLR
input_RESET => output_Q[8]~reg0.ACLR
input_RESET => output_Q[9]~reg0.ACLR
output_Q[0] <= output_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[1] <= output_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[2] <= output_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[3] <= output_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[4] <= output_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[5] <= output_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[6] <= output_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[7] <= output_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[8] <= output_Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[9] <= output_Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|picture_generator:picture_generator1|D_async:dy1
input_D[0] => output_Q[0]~reg0.DATAIN
input_D[1] => output_Q[1]~reg0.DATAIN
input_D[2] => output_Q[2]~reg0.DATAIN
input_D[3] => output_Q[3]~reg0.DATAIN
input_D[4] => output_Q[4]~reg0.DATAIN
input_D[5] => output_Q[5]~reg0.DATAIN
input_D[6] => output_Q[6]~reg0.DATAIN
input_D[7] => output_Q[7]~reg0.DATAIN
input_D[8] => output_Q[8]~reg0.DATAIN
input_D[9] => output_Q[9]~reg0.DATAIN
input_CLK => output_Q[0]~reg0.CLK
input_CLK => output_Q[1]~reg0.CLK
input_CLK => output_Q[2]~reg0.CLK
input_CLK => output_Q[3]~reg0.CLK
input_CLK => output_Q[4]~reg0.CLK
input_CLK => output_Q[5]~reg0.CLK
input_CLK => output_Q[6]~reg0.CLK
input_CLK => output_Q[7]~reg0.CLK
input_CLK => output_Q[8]~reg0.CLK
input_CLK => output_Q[9]~reg0.CLK
input_RESET => output_Q[0]~reg0.ACLR
input_RESET => output_Q[1]~reg0.ACLR
input_RESET => output_Q[2]~reg0.ACLR
input_RESET => output_Q[3]~reg0.ACLR
input_RESET => output_Q[4]~reg0.ACLR
input_RESET => output_Q[5]~reg0.ACLR
input_RESET => output_Q[6]~reg0.ACLR
input_RESET => output_Q[7]~reg0.ACLR
input_RESET => output_Q[8]~reg0.ACLR
input_RESET => output_Q[9]~reg0.ACLR
output_Q[0] <= output_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[1] <= output_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[2] <= output_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[3] <= output_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[4] <= output_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[5] <= output_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[6] <= output_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[7] <= output_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[8] <= output_Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[9] <= output_Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|picture_generator:picture_generator1|D_async:dy2
input_D[0] => output_Q[0]~reg0.DATAIN
input_D[1] => output_Q[1]~reg0.DATAIN
input_D[2] => output_Q[2]~reg0.DATAIN
input_D[3] => output_Q[3]~reg0.DATAIN
input_D[4] => output_Q[4]~reg0.DATAIN
input_D[5] => output_Q[5]~reg0.DATAIN
input_D[6] => output_Q[6]~reg0.DATAIN
input_D[7] => output_Q[7]~reg0.DATAIN
input_D[8] => output_Q[8]~reg0.DATAIN
input_D[9] => output_Q[9]~reg0.DATAIN
input_CLK => output_Q[0]~reg0.CLK
input_CLK => output_Q[1]~reg0.CLK
input_CLK => output_Q[2]~reg0.CLK
input_CLK => output_Q[3]~reg0.CLK
input_CLK => output_Q[4]~reg0.CLK
input_CLK => output_Q[5]~reg0.CLK
input_CLK => output_Q[6]~reg0.CLK
input_CLK => output_Q[7]~reg0.CLK
input_CLK => output_Q[8]~reg0.CLK
input_CLK => output_Q[9]~reg0.CLK
input_RESET => output_Q[0]~reg0.ACLR
input_RESET => output_Q[1]~reg0.ACLR
input_RESET => output_Q[2]~reg0.ACLR
input_RESET => output_Q[3]~reg0.ACLR
input_RESET => output_Q[4]~reg0.ACLR
input_RESET => output_Q[5]~reg0.ACLR
input_RESET => output_Q[6]~reg0.ACLR
input_RESET => output_Q[7]~reg0.ACLR
input_RESET => output_Q[8]~reg0.ACLR
input_RESET => output_Q[9]~reg0.ACLR
output_Q[0] <= output_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[1] <= output_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[2] <= output_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[3] <= output_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[4] <= output_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[5] <= output_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[6] <= output_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[7] <= output_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[8] <= output_Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q[9] <= output_Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|color_coding:color_coding1
input_IN[0] => Mux0.IN19
input_IN[0] => Mux1.IN19
input_IN[0] => Mux3.IN19
input_IN[0] => Mux4.IN19
input_IN[0] => Mux6.IN19
input_IN[0] => Mux7.IN19
input_IN[0] => Mux8.IN5
input_IN[1] => Mux0.IN18
input_IN[1] => Mux1.IN18
input_IN[1] => Mux3.IN18
input_IN[1] => Mux4.IN18
input_IN[1] => Mux5.IN5
input_IN[1] => Mux6.IN18
input_IN[1] => Mux7.IN18
input_IN[2] => Mux0.IN17
input_IN[2] => Mux1.IN17
input_IN[2] => Mux2.IN5
input_IN[2] => Mux3.IN17
input_IN[2] => Mux4.IN17
input_IN[2] => Mux6.IN17
input_IN[2] => Mux7.IN17
input_IN[3] => Mux0.IN16
input_IN[3] => Mux1.IN16
input_IN[3] => Mux2.IN4
input_IN[3] => Mux3.IN16
input_IN[3] => Mux4.IN16
input_IN[3] => Mux5.IN4
input_IN[3] => Mux6.IN16
input_IN[3] => Mux7.IN16
input_IN[3] => Mux8.IN4
input_CLK => output_BLANK~reg0.CLK
input_CLK => output_BLUE[0]~reg0.CLK
input_CLK => output_BLUE[1]~reg0.CLK
input_CLK => output_BLUE[2]~reg0.CLK
input_CLK => output_BLUE[3]~reg0.CLK
input_CLK => output_BLUE[4]~reg0.CLK
input_CLK => output_BLUE[5]~reg0.CLK
input_CLK => output_BLUE[6]~reg0.CLK
input_CLK => output_BLUE[7]~reg0.CLK
input_CLK => output_BLUE[8]~reg0.CLK
input_CLK => output_BLUE[9]~reg0.CLK
input_CLK => output_GREEN[0]~reg0.CLK
input_CLK => output_GREEN[1]~reg0.CLK
input_CLK => output_GREEN[2]~reg0.CLK
input_CLK => output_GREEN[3]~reg0.CLK
input_CLK => output_GREEN[4]~reg0.CLK
input_CLK => output_GREEN[5]~reg0.CLK
input_CLK => output_GREEN[6]~reg0.CLK
input_CLK => output_GREEN[7]~reg0.CLK
input_CLK => output_GREEN[8]~reg0.CLK
input_CLK => output_GREEN[9]~reg0.CLK
input_CLK => output_RED[0]~reg0.CLK
input_CLK => output_RED[1]~reg0.CLK
input_CLK => output_RED[2]~reg0.CLK
input_CLK => output_RED[3]~reg0.CLK
input_CLK => output_RED[4]~reg0.CLK
input_CLK => output_RED[5]~reg0.CLK
input_CLK => output_RED[6]~reg0.CLK
input_CLK => output_RED[7]~reg0.CLK
input_CLK => output_RED[8]~reg0.CLK
input_CLK => output_RED[9]~reg0.CLK
input_RESET => output_BLANK~reg0.ACLR
input_RESET => output_BLUE[0]~reg0.ACLR
input_RESET => output_BLUE[1]~reg0.ACLR
input_RESET => output_BLUE[2]~reg0.ACLR
input_RESET => output_BLUE[3]~reg0.ACLR
input_RESET => output_BLUE[4]~reg0.ACLR
input_RESET => output_BLUE[5]~reg0.ACLR
input_RESET => output_BLUE[6]~reg0.ACLR
input_RESET => output_BLUE[7]~reg0.ACLR
input_RESET => output_BLUE[8]~reg0.ACLR
input_RESET => output_BLUE[9]~reg0.ACLR
input_RESET => output_GREEN[0]~reg0.ACLR
input_RESET => output_GREEN[1]~reg0.ACLR
input_RESET => output_GREEN[2]~reg0.ACLR
input_RESET => output_GREEN[3]~reg0.ACLR
input_RESET => output_GREEN[4]~reg0.ACLR
input_RESET => output_GREEN[5]~reg0.ACLR
input_RESET => output_GREEN[6]~reg0.ACLR
input_RESET => output_GREEN[7]~reg0.ACLR
input_RESET => output_GREEN[8]~reg0.ACLR
input_RESET => output_GREEN[9]~reg0.ACLR
input_RESET => output_RED[0]~reg0.ACLR
input_RESET => output_RED[1]~reg0.ACLR
input_RESET => output_RED[2]~reg0.ACLR
input_RESET => output_RED[3]~reg0.ACLR
input_RESET => output_RED[4]~reg0.ACLR
input_RESET => output_RED[5]~reg0.ACLR
input_RESET => output_RED[6]~reg0.ACLR
input_RESET => output_RED[7]~reg0.ACLR
input_RESET => output_RED[8]~reg0.ACLR
input_RESET => output_RED[9]~reg0.ACLR
output_SYNC <= <GND>
output_BLANK <= output_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_RED[0] <= output_RED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_RED[1] <= output_RED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_RED[2] <= output_RED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_RED[3] <= output_RED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_RED[4] <= output_RED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_RED[5] <= output_RED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_RED[6] <= output_RED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_RED[7] <= output_RED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_RED[8] <= output_RED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_RED[9] <= output_RED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_GREEN[0] <= output_GREEN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_GREEN[1] <= output_GREEN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_GREEN[2] <= output_GREEN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_GREEN[3] <= output_GREEN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_GREEN[4] <= output_GREEN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_GREEN[5] <= output_GREEN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_GREEN[6] <= output_GREEN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_GREEN[7] <= output_GREEN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_GREEN[8] <= output_GREEN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_GREEN[9] <= output_GREEN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_BLUE[0] <= output_BLUE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_BLUE[1] <= output_BLUE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_BLUE[2] <= output_BLUE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_BLUE[3] <= output_BLUE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_BLUE[4] <= output_BLUE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_BLUE[5] <= output_BLUE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_BLUE[6] <= output_BLUE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_BLUE[7] <= output_BLUE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_BLUE[8] <= output_BLUE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_BLUE[9] <= output_BLUE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_gen|T_async:T_async1
input_T => signal_Q_non.CLK
input_T => signal_Q.CLK
input_T => output_Q_non~reg0.CLK
input_T => output_Q~reg0.CLK
input_RESET => signal_Q_non.ENA
input_RESET => output_Q~reg0.ENA
input_RESET => output_Q_non~reg0.ENA
input_RESET => signal_Q.ENA
output_Q <= output_Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_Q_non <= output_Q_non~reg0.DB_MAX_OUTPUT_PORT_TYPE


