Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar  7 00:38:52 2019
| Host         : KomputerUtama running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file CNN_top_module_wrapper_timing_summary_postroute_physopted.rpt -pb CNN_top_module_wrapper_timing_summary_postroute_physopted.pb -rpx CNN_top_module_wrapper_timing_summary_postroute_physopted.rpx
| Design       : CNN_top_module_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.022        0.000                      0                24439        0.041        0.000                      0                24439        4.020        0.000                       0                  7797  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.022        0.000                      0                24439        0.041        0.000                      0                24439        4.020        0.000                       0                  7797  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg49_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 1.008ns (11.396%)  route 7.837ns (88.604%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns = ( 15.921 - 10.000 ) 
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.469    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.570 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        1.732     3.302    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X38Y24         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg49_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.518     3.820 r  CNN_top_module_i/axi_cnn_0/inst/reg49_reg[9]/Q
                         net (fo=6, routed)           2.000     5.820    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/p_64_in[9]
    SLICE_X24Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.944 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_146__17/O
                         net (fo=10, routed)          1.095     7.038    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/reg52_reg[9]
    SLICE_X28Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.162 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_84__34/O
                         net (fo=3, routed)           0.864     8.027    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/counter_reg[3]_rep__18_18
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.151 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_43__33/O
                         net (fo=1, routed)           1.426     9.577    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_43__33_n_0
    SLICE_X23Y53         LUT2 (Prop_lut2_I0_O)        0.118     9.695 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_8__14/O
                         net (fo=1, routed)           2.452    12.147    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_8__14_n_0
    DSP48_X0Y22          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    11.339    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.430 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        2.025    13.456    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.576 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    14.079    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.338 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.583    15.921    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/processedClock
    DSP48_X0Y22          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem/CLK
                         clock pessimism              0.140    16.061    
                         clock uncertainty           -0.154    15.907    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -3.738    12.169    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 0.995ns (11.309%)  route 7.803ns (88.691%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        2.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns = ( 15.921 - 10.000 ) 
    Source Clock Delay      (SCD):    3.321ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.469    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.570 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        1.751     3.321    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X36Y42         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.419     3.740 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__5/Q
                         net (fo=124, routed)         3.530     7.270    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_87__0
    SLICE_X13Y7          LUT6 (Prop_lut6_I4_O)        0.299     7.569 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_97__25/O
                         net (fo=3, routed)           0.668     8.237    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/counter_reg[3]_rep__18_3
    SLICE_X12Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.361 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_46__33/O
                         net (fo=1, routed)           1.856    10.217    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_46__33_n_0
    SLICE_X10Y51         LUT2 (Prop_lut2_I0_O)        0.153    10.370 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_11__14/O
                         net (fo=1, routed)           1.749    12.119    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_11__14_n_0
    DSP48_X0Y22          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    11.339    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.430 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        2.025    13.456    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.576 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    14.079    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.338 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.583    15.921    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/processedClock
    DSP48_X0Y22          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem/CLK
                         clock pessimism              0.140    16.061    
                         clock uncertainty           -0.154    15.907    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -3.743    12.164    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem
  -------------------------------------------------------------------
                         required time                         12.164    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 1.383ns (15.196%)  route 7.718ns (84.804%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 15.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.469    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.570 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        1.657     3.227    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X26Y64         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_fdre_C_Q)         0.419     3.646 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__18/Q
                         net (fo=124, routed)         4.706     8.352    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem_i_86__23_3
    SLICE_X29Y5          LUT6 (Prop_lut6_I4_O)        0.299     8.651 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem_i_135__16/O
                         net (fo=1, routed)           0.000     8.651    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem_i_135__16_n_0
    SLICE_X29Y5          MUXF7 (Prop_muxf7_I1_O)      0.245     8.896 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem_i_76__23/O
                         net (fo=1, routed)           0.000     8.896    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem_i_76__23_n_0
    SLICE_X29Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     9.000 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem_i_47__24/O
                         net (fo=1, routed)           1.431    10.431    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem_i_47__24_n_0
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.316    10.747 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem_i_12__38/O
                         net (fo=1, routed)           1.581    12.328    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem_i_12__38_n_0
    DSP48_X0Y3           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    11.339    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.430 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        2.025    13.456    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.576 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    14.079    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.338 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.599    15.937    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/processedClock
    DSP48_X0Y3           DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem/CLK
                         clock pessimism              0.140    16.077    
                         clock uncertainty           -0.154    15.923    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.536    12.387    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult0/outMem
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg16_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 0.952ns (10.549%)  route 8.072ns (89.451%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 15.916 - 10.000 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.469    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.570 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        1.708     3.278    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X5Y24          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg16_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     3.734 r  CNN_top_module_i/axi_cnn_0/inst/reg16_reg[1]/Q
                         net (fo=6, routed)           1.927     5.661    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/p_97_in[1]
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.785 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_246__1/O
                         net (fo=10, routed)          1.337     7.123    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_146
    SLICE_X20Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.247 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_83__29/O
                         net (fo=3, routed)           0.661     7.907    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/counter_reg[3]_rep__21_4
    SLICE_X18Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.031 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_51__44/O
                         net (fo=1, routed)           1.384     9.415    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_51__44_n_0
    SLICE_X16Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.539 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_16__19/O
                         net (fo=1, routed)           2.763    12.302    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_16__19_n_0
    DSP48_X0Y25          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    11.339    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.430 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        2.025    13.456    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.576 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    14.079    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.338 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.578    15.916    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/processedClock
    DSP48_X0Y25          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem/CLK
                         clock pessimism              0.140    16.056    
                         clock uncertainty           -0.154    15.902    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.536    12.366    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult52/outMem/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 0.952ns (10.507%)  route 8.108ns (89.493%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 15.909 - 10.000 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.469    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.570 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        1.656     3.226    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X31Y23         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.456     3.682 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__9/Q
                         net (fo=117, routed)         2.281     5.963    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_147__13
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.124     6.087 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_236/O
                         net (fo=10, routed)          1.559     7.646    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult52/outMem_i_83__3
    SLICE_X17Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.770 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult52/outMem_i_111__24/O
                         net (fo=3, routed)           0.697     8.467    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult52/counter_reg[3]_rep__8_9
    SLICE_X17Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.591 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult52/outMem_i_50__29/O
                         net (fo=1, routed)           1.425    10.016    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult52/outMem_i_50__29_n_0
    SLICE_X13Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.140 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult52/outMem_i_15__10/O
                         net (fo=1, routed)           2.146    12.286    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult52/outMem_i_15__10_n_0
    DSP48_X0Y31          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult52/outMem/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    11.339    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.430 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        2.025    13.456    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.576 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    14.079    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.338 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.571    15.909    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult52/processedClock
    DSP48_X0Y31          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult52/outMem/CLK
                         clock pessimism              0.140    16.049    
                         clock uncertainty           -0.154    15.895    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536    12.359    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult52/outMem
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.748ns  (logic 0.947ns (10.825%)  route 7.801ns (89.175%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 15.907 - 10.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.469    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.570 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        1.754     3.324    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X40Y46         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     3.780 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__1/Q
                         net (fo=117, routed)         1.949     5.729    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem_i_95__7_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124     5.853 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem_i_165__4/O
                         net (fo=8, routed)           0.843     6.696    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult46/outMem_89
    SLICE_X36Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.820 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult46/outMem_i_59__39/O
                         net (fo=3, routed)           1.051     7.871    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem_66
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124     7.995 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem_i_25__13/O
                         net (fo=1, routed)           1.688     9.682    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem_i_25__13_n_0
    SLICE_X33Y68         LUT2 (Prop_lut2_I0_O)        0.119     9.801 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem_i_8__36/O
                         net (fo=1, routed)           2.271    12.072    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem_i_8__36_n_0
    DSP48_X1Y26          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    11.339    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.430 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        2.025    13.456    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.576 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    14.079    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.338 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.569    15.907    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/processedClock
    DSP48_X1Y26          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem/CLK
                         clock pessimism              0.140    16.047    
                         clock uncertainty           -0.154    15.893    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -3.744    12.149    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 0.952ns (10.516%)  route 8.101ns (89.484%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns = ( 15.921 - 10.000 ) 
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.469    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.570 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        1.664     3.234    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X23Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.456     3.690 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__0/Q
                         net (fo=116, routed)         2.248     5.938    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_118__16
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.124     6.062 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_203__1/O
                         net (fo=10, routed)          1.637     7.698    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/reg32_reg[3]
    SLICE_X19Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.822 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_106__23/O
                         net (fo=3, routed)           0.608     8.430    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/counter_reg[3]_rep__19_12
    SLICE_X20Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.554 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_49__33/O
                         net (fo=1, routed)           1.262     9.816    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_49__33_n_0
    SLICE_X20Y52         LUT2 (Prop_lut2_I0_O)        0.124     9.940 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_14__14/O
                         net (fo=1, routed)           2.347    12.287    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_14__14_n_0
    DSP48_X0Y22          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    11.339    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.430 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        2.025    13.456    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.576 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    14.079    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.338 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.583    15.921    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/processedClock
    DSP48_X0Y22          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem/CLK
                         clock pessimism              0.140    16.061    
                         clock uncertainty           -0.154    15.907    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.536    12.371    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.273ns  (logic 0.952ns (10.266%)  route 8.321ns (89.734%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        3.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 15.916 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           1.669     2.977    CNN_top_module_i/axi_cnn_0/inst/coreInstance/FCLK_CLK0_repN_alias
    SLICE_X27Y12         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__3/Q
                         net (fo=116, routed)         1.755     5.188    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_127__5
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.312 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_232__2/O
                         net (fo=10, routed)          1.796     7.108    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_142
    SLICE_X16Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.232 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_79__30/O
                         net (fo=3, routed)           0.915     8.148    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/counter_reg[3]_rep__21_9
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.272 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_50__38/O
                         net (fo=1, routed)           1.514     9.786    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_50__38_n_0
    SLICE_X10Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.910 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_15__19/O
                         net (fo=1, routed)           2.340    12.250    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_15__19_n_0
    DSP48_X0Y25          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    11.339    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.430 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        2.025    13.456    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.576 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    14.079    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.338 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.578    15.916    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/processedClock
    DSP48_X0Y25          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem/CLK
                         clock pessimism              0.116    16.032    
                         clock uncertainty           -0.154    15.878    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536    12.342    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 0.977ns (11.202%)  route 7.745ns (88.798%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns = ( 15.921 - 10.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.469    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.570 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        1.754     3.324    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X40Y46         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     3.780 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__1/Q
                         net (fo=117, routed)         2.012     5.792    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem_i_95__7_0
    SLICE_X26Y37         LUT6 (Prop_lut6_I4_O)        0.124     5.916 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem_i_156__18/O
                         net (fo=8, routed)           0.919     6.835    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_82
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.959 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_56__35/O
                         net (fo=3, routed)           1.267     8.225    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/counter_reg[3]_rep__21_11
    SLICE_X24Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.349 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_42__45/O
                         net (fo=1, routed)           1.422     9.771    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_42__45_n_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.149     9.920 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_7__20/O
                         net (fo=1, routed)           2.125    12.046    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_7__20_n_0
    DSP48_X0Y21          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    11.339    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.430 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        2.025    13.456    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.576 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    14.079    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.338 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.583    15.921    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/processedClock
    DSP48_X0Y21          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem/CLK
                         clock pessimism              0.140    16.061    
                         clock uncertainty           -0.154    15.907    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.767    12.140    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem
  -------------------------------------------------------------------
                         required time                         12.140    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 1.383ns (15.322%)  route 7.643ns (84.678%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 15.904 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.161     1.469    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.570 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        1.657     3.227    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X26Y64         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_fdre_C_Q)         0.419     3.646 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[2]_rep__18/Q
                         net (fo=124, routed)         3.548     7.194    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_36__8_0
    SLICE_X22Y14         LUT6 (Prop_lut6_I4_O)        0.299     7.493 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_110__0/O
                         net (fo=1, routed)           0.000     7.493    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_110__0_n_0
    SLICE_X22Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     7.738 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_55__8/O
                         net (fo=1, routed)           0.000     7.738    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_55__8_n_0
    SLICE_X22Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     7.842 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_28__0/O
                         net (fo=1, routed)           1.956     9.798    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_28__0_n_0
    SLICE_X31Y72         LUT2 (Prop_lut2_I0_O)        0.316    10.114 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_11__37/O
                         net (fo=1, routed)           2.139    12.253    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_11__37_n_0
    DSP48_X1Y32          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.147    11.339    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.430 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        2.025    13.456    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.576 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    14.079    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.338 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.566    15.904    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/processedClock
    DSP48_X1Y32          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem/CLK
                         clock pessimism              0.140    16.044    
                         clock uncertainty           -0.154    15.890    
    DSP48_X1Y32          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -3.536    12.354    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                  0.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.113%)  route 0.200ns (54.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.042     0.383    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.409 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.584     0.993    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.157 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.200     1.356    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_1[29]
    SLICE_X1Y52          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.046     0.416    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.445 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.851     1.296    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y52          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.036     1.260    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.055     1.315    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.651%)  route 0.255ns (64.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.042     0.383    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.409 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.567     0.975    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y48          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.117 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.255     1.371    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_1[20]
    SLICE_X6Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.046     0.416    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.445 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.834     1.279    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X6Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.036     1.243    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.086     1.329    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.329%)  route 0.224ns (54.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.042     0.383    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.409 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.562     0.971    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X14Y50         FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.141     1.112 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/Q
                         net (fo=1, routed)           0.224     1.336    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[39]
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.381 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0/O
                         net (fo=1, routed)           0.000     1.381    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0_n_0
    SLICE_X14Y48         FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.046     0.416    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.445 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.832     1.277    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X14Y48         FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                         clock pessimism             -0.036     1.241    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.092     1.333    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.042     0.383    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.409 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.582     0.991    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y40          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.132 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.056     1.187    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X0Y40          SRLC32E                                      r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.046     0.416    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.445 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.850     1.295    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.121    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.802%)  route 0.239ns (56.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.042     0.383    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.409 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.586     0.995    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X5Y48          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.136 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[45]/Q
                         net (fo=1, routed)           0.239     1.374    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[45]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.419 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[45]_i_1__1/O
                         net (fo=1, routed)           0.000     1.419    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[45]_i_1__1_n_0
    SLICE_X1Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.046     0.416    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.445 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.851     1.296    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/C
                         clock pessimism             -0.036     1.260    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.352    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.549%)  route 0.245ns (63.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.042     0.383    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.409 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.584     0.993    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.134 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.245     1.378    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.046     0.416    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.445 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.893     1.338    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.036     1.302    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                      0.000     1.302    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.518%)  route 0.260ns (55.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.042     0.383    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.409 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.567     0.975    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X8Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.140 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.260     1.400    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[6]
    SLICE_X8Y51          LUT6 (Prop_lut6_I4_O)        0.045     1.445 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.445    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0_n_0
    SLICE_X8Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.046     0.416    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.445 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.834     1.279    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X8Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.036     1.243    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.120     1.363    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.042     0.383    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.409 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.584     0.993    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.134 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.253     1.386    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.046     0.416    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.445 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.893     1.338    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.036     1.302    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.302    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.615%)  route 0.261ns (58.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.042     0.383    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.409 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.586     0.995    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X5Y48          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.136 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.261     1.396    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[1]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.441 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.441    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__2_n_0
    SLICE_X1Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.046     0.416    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.445 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.851     1.296    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.036     1.260    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.351    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.221%)  route 0.259ns (64.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.042     0.383    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.409 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.584     0.993    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.134 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.259     1.393    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.046     0.416    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.445 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4958, routed)        0.893     1.338    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.036     1.302    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.302    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y1      CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y13     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult22/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y12     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y5      CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult31/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y22     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y27     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y32     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y47    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y47    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y47    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y47    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y47     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y50     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y50     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y47     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y47     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y50     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y50     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



