

================================================================
== Vitis HLS Report for 'find_smallest_channel'
================================================================
* Date:           Tue Sep  3 19:10:53 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        find_smallest_channel
* Solution:       find_smallest_channel (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.294 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       40|  0.310 us|  0.400 us|   32|   41|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                         |                                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                         Instance                        |                    Module                    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_find_smallest_channel_Pipeline_LOOP_POPULATE_fu_116  |find_smallest_channel_Pipeline_LOOP_POPULATE  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_find_smallest_channel_Pipeline_LOOP_PAIRS_fu_128     |find_smallest_channel_Pipeline_LOOP_PAIRS     |        4|        7|  40.000 ns|  70.000 ns|    4|    7|       no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_STAGES  |       18|       27|     6 ~ 9|          -|          -|     3|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       68|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      199|      384|    -|
|Memory               |        0|     -|      484|        8|    0|
|Multiplexer          |        -|     -|        -|      203|    -|
|Register             |        -|     -|       20|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      703|      663|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |grp_find_smallest_channel_Pipeline_LOOP_PAIRS_fu_128     |find_smallest_channel_Pipeline_LOOP_PAIRS     |        0|   0|  188|  325|    0|
    |grp_find_smallest_channel_Pipeline_LOOP_POPULATE_fu_116  |find_smallest_channel_Pipeline_LOOP_POPULATE  |        0|   0|   11|   59|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                    |                                              |        0|   0|  199|  384|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-----------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |channel_idx_V_U  |channel_idx_V_RAM_AUTO_1R1W  |        0|    8|   1|    0|    15|    4|     1|           60|
    |data_V_U         |data_V_RAM_1WNR_AUTO_1R1W    |        0|  476|   7|    0|    15|   28|     1|          420|
    +-----------------+-----------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total            |                             |        0|  484|   8|    0|    30|   32|     2|          480|
    +-----------------+-----------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln62_fu_191_p2     |         +|   0|  0|  10|           3|           2|
    |stage_2_fu_151_p2      |         +|   0|  0|   9|           2|           1|
    |icmp_ln56_fu_145_p2    |      icmp|   0|  0|   8|           2|           2|
    |lshr_ln59_fu_165_p2    |      lshr|   0|  0|  15|           5|           7|
    |lshr_ln60_fu_180_p2    |      lshr|   0|  0|  13|           6|           5|
    |nr_of_pairs_fu_201_p2  |      lshr|   0|  0|  13|           6|           5|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  68|          24|          22|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  31|          6|    1|          6|
    |channel_idx_V_address0  |  20|          4|    4|         16|
    |channel_idx_V_ce0       |  20|          4|    1|          4|
    |channel_idx_V_ce1       |   9|          2|    1|          2|
    |channel_idx_V_d0        |  14|          3|    4|         12|
    |channel_idx_V_we0       |  14|          3|    1|          3|
    |data_V_address0         |  20|          4|    4|         16|
    |data_V_ce0              |  20|          4|    1|          4|
    |data_V_ce1              |   9|          2|    1|          2|
    |data_V_ce2              |   9|          2|    1|          2|
    |data_V_d0               |  14|          3|   28|         84|
    |data_V_we0              |  14|          3|    1|          3|
    |stage_fu_62             |   9|          2|    2|          4|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 203|         42|   50|        158|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                 | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                             |  5|   0|    5|          0|
    |grp_find_smallest_channel_Pipeline_LOOP_PAIRS_fu_128_ap_start_reg     |  1|   0|    1|          0|
    |grp_find_smallest_channel_Pipeline_LOOP_POPULATE_fu_116_ap_start_reg  |  1|   0|    1|          0|
    |stage_fu_62                                                           |  2|   0|    2|          0|
    |trunc_ln59_reg_227                                                    |  4|   0|    4|          0|
    |trunc_ln60_1_reg_237                                                  |  3|   0|    3|          0|
    |trunc_ln60_reg_232                                                    |  4|   0|    4|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                 | 20|   0|   20|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------+-----+-----+------------+-----------------------+--------------+
|ap_local_block           |  out|    1|  ap_ctrl_hs|  find_smallest_channel|  return value|
|ap_local_deadlock        |  out|    1|  ap_ctrl_hs|  find_smallest_channel|  return value|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  find_smallest_channel|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  find_smallest_channel|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  find_smallest_channel|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  find_smallest_channel|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  find_smallest_channel|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  find_smallest_channel|  return value|
|data_in_address0         |  out|    3|   ap_memory|                data_in|         array|
|data_in_ce0              |  out|    1|   ap_memory|                data_in|         array|
|data_in_q0               |   in|   28|   ap_memory|                data_in|         array|
|channel_idx_in_address0  |  out|    3|   ap_memory|         channel_idx_in|         array|
|channel_idx_in_ce0       |  out|    1|   ap_memory|         channel_idx_in|         array|
|channel_idx_in_q0        |   in|    4|   ap_memory|         channel_idx_in|         array|
|min_data_out             |  out|   28|      ap_vld|           min_data_out|       pointer|
|min_data_out_ap_vld      |  out|    1|      ap_vld|           min_data_out|       pointer|
|min_index_out            |  out|    4|      ap_vld|          min_index_out|       pointer|
|min_index_out_ap_vld     |  out|    1|      ap_vld|          min_index_out|       pointer|
+-------------------------+-----+-----+------------+-----------------------+--------------+

