// Seed: 1208010373
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
program module_2 #(
    parameter id_0 = 32'd59
) (
    input  supply0 _id_0,
    input  supply0 id_1,
    output logic   id_2
);
  always
    if (1) id_2 <= -1;
    else begin : LABEL_0
      id_2 = 1;
    end
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  logic id_5;
  assign id_5 = 1'b0;
  union packed {
    logic id_6;
    logic id_7;
    logic id_8;
  } id_9 = id_9.id_8;
  parameter [id_0 : -1] id_10 = -1;
  task id_11;
    id_5 = -1'b0;
    logic id_12;
    logic id_13;
  endtask
endprogram
