// Seed: 591303190
module module_0 (
    input id_0,
    input id_1,
    output reg id_2,
    input id_3,
    input logic id_4,
    output logic id_5
);
  assign #1 id_5 = 1;
  logic id_6;
  logic id_7;
  logic id_8;
  reg   id_9;
  always @(1'b0 - "" or 1) begin
    id_9 <= id_7 ? 1 : id_9;
  end
  always @(negedge 1) begin
    id_2 <= id_3;
  end
endmodule
