#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13546d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1352320 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x137cd00 .functor NOT 1, L_0x137fbe0, C4<0>, C4<0>, C4<0>;
L_0x137f600 .functor XOR 5, L_0x137f970, L_0x137fa30, C4<00000>, C4<00000>;
L_0x137fb70 .functor XOR 5, L_0x137f600, L_0x137fad0, C4<00000>, C4<00000>;
v0x137c110_0 .net *"_ivl_10", 4 0, L_0x137fad0;  1 drivers
v0x137c210_0 .net *"_ivl_12", 4 0, L_0x137fb70;  1 drivers
v0x137c2f0_0 .net *"_ivl_2", 4 0, L_0x137f8d0;  1 drivers
v0x137c3b0_0 .net *"_ivl_4", 4 0, L_0x137f970;  1 drivers
v0x137c490_0 .net *"_ivl_6", 4 0, L_0x137fa30;  1 drivers
v0x137c5c0_0 .net *"_ivl_8", 4 0, L_0x137f600;  1 drivers
v0x137c6a0_0 .var "clk", 0 0;
v0x137c740_0 .var/2u "stats1", 159 0;
v0x137c800_0 .var/2u "strobe", 0 0;
v0x137c8c0_0 .net "sum_dut", 4 0, L_0x137f830;  1 drivers
v0x137c980_0 .net "sum_ref", 4 0, L_0x137d0a0;  1 drivers
v0x137ca20_0 .net "tb_match", 0 0, L_0x137fbe0;  1 drivers
v0x137cac0_0 .net "tb_mismatch", 0 0, L_0x137cd00;  1 drivers
v0x137cb80_0 .net "x", 3 0, v0x1372970_0;  1 drivers
v0x137cc40_0 .net "y", 3 0, v0x1372a30_0;  1 drivers
L_0x137f8d0 .concat [ 5 0 0 0], L_0x137d0a0;
L_0x137f970 .concat [ 5 0 0 0], L_0x137d0a0;
L_0x137fa30 .concat [ 5 0 0 0], L_0x137f830;
L_0x137fad0 .concat [ 5 0 0 0], L_0x137d0a0;
L_0x137fbe0 .cmp/eeq 5, L_0x137f8d0, L_0x137fb70;
S_0x1344bc0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1352320;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x134a740_0 .net *"_ivl_0", 4 0, L_0x137cd90;  1 drivers
L_0x7fac8c96a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x134fb50_0 .net *"_ivl_3", 0 0, L_0x7fac8c96a018;  1 drivers
v0x134cfd0_0 .net *"_ivl_4", 4 0, L_0x137cf20;  1 drivers
L_0x7fac8c96a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x134a3f0_0 .net *"_ivl_7", 0 0, L_0x7fac8c96a060;  1 drivers
v0x1372300_0 .net "sum", 4 0, L_0x137d0a0;  alias, 1 drivers
v0x1372430_0 .net "x", 3 0, v0x1372970_0;  alias, 1 drivers
v0x1372510_0 .net "y", 3 0, v0x1372a30_0;  alias, 1 drivers
L_0x137cd90 .concat [ 4 1 0 0], v0x1372970_0, L_0x7fac8c96a018;
L_0x137cf20 .concat [ 4 1 0 0], v0x1372a30_0, L_0x7fac8c96a060;
L_0x137d0a0 .arith/sum 5, L_0x137cd90, L_0x137cf20;
S_0x1372670 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1352320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1372890_0 .net "clk", 0 0, v0x137c6a0_0;  1 drivers
v0x1372970_0 .var "x", 3 0;
v0x1372a30_0 .var "y", 3 0;
E_0x13356a0/0 .event negedge, v0x1372890_0;
E_0x13356a0/1 .event posedge, v0x1372890_0;
E_0x13356a0 .event/or E_0x13356a0/0, E_0x13356a0/1;
S_0x1372b10 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1352320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x137b8a0_0 .net *"_ivl_43", 0 0, L_0x137f710;  1 drivers
v0x137b9a0_0 .net "c", 3 0, L_0x137f670;  1 drivers
v0x137ba80_0 .net "s", 3 0, L_0x137f560;  1 drivers
v0x137bb40_0 .net "sum", 4 0, L_0x137f830;  alias, 1 drivers
v0x137bc20_0 .net "x", 3 0, v0x1372970_0;  alias, 1 drivers
v0x137bd80_0 .net "y", 3 0, v0x1372a30_0;  alias, 1 drivers
L_0x137d870 .part v0x1372970_0, 0, 1;
L_0x137d930 .part v0x1372a30_0, 0, 1;
L_0x137e080 .part v0x1372970_0, 1, 1;
L_0x137e120 .part v0x1372a30_0, 1, 1;
L_0x137e1f0 .part L_0x137f670, 0, 1;
L_0x137e920 .part v0x1372970_0, 2, 1;
L_0x137ea00 .part v0x1372a30_0, 2, 1;
L_0x137eaa0 .part L_0x137f670, 1, 1;
L_0x137f210 .part v0x1372970_0, 3, 1;
L_0x137f2b0 .part v0x1372a30_0, 3, 1;
L_0x137f4c0 .part L_0x137f670, 2, 1;
L_0x137f560 .concat8 [ 1 1 1 1], L_0x137d2e0, L_0x137daf0, L_0x137e390, L_0x137ec80;
RS_0x7fac8c9b3438 .resolv tri, L_0x137d560, L_0x137d730;
RS_0x7fac8c9b3948 .resolv tri, L_0x137dd70, L_0x137df40;
RS_0x7fac8c9b3e58 .resolv tri, L_0x137e610, L_0x137e7e0;
RS_0x7fac8c9b4368 .resolv tri, L_0x137ef00, L_0x137f0d0;
L_0x137f670 .concat8 [ 1 1 1 1], RS_0x7fac8c9b3438, RS_0x7fac8c9b3948, RS_0x7fac8c9b3e58, RS_0x7fac8c9b4368;
L_0x137f710 .part L_0x137f670, 3, 1;
L_0x137f830 .concat [ 4 1 0 0], L_0x137f560, L_0x137f710;
S_0x1372cf0 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0x1372b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x13749d0_0 .net "a", 0 0, L_0x137d870;  1 drivers
v0x1374ac0_0 .net "b", 0 0, L_0x137d930;  1 drivers
v0x1374bd0_0 .net8 "c", 0 0, RS_0x7fac8c9b3438;  2 drivers
L_0x7fac8c96a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1374c70_0 .net "c_in", 0 0, L_0x7fac8c96a0a8;  1 drivers
v0x1374d60_0 .net "s", 0 0, L_0x137d2e0;  1 drivers
v0x1374e50_0 .net "s1", 0 0, L_0x137d140;  1 drivers
v0x1374ef0_0 .net "s2", 0 0, L_0x137d390;  1 drivers
S_0x1372f80 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x1372cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137d390 .functor AND 1, L_0x137d870, L_0x137d930, C4<1>, C4<1>;
v0x1373210_0 .net "a", 0 0, L_0x137d870;  alias, 1 drivers
v0x13732f0_0 .net "b", 0 0, L_0x137d930;  alias, 1 drivers
v0x13733b0_0 .net "y", 0 0, L_0x137d390;  alias, 1 drivers
S_0x1373500 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x1372cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137d560 .functor AND 1, L_0x137d140, L_0x7fac8c96a0a8, C4<1>, C4<1>;
v0x1373750_0 .net "a", 0 0, L_0x137d140;  alias, 1 drivers
v0x1373830_0 .net "b", 0 0, L_0x7fac8c96a0a8;  alias, 1 drivers
v0x13738f0_0 .net8 "y", 0 0, RS_0x7fac8c9b3438;  alias, 2 drivers
S_0x1373a40 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x1372cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137d730 .functor OR 1, L_0x137d390, RS_0x7fac8c9b3438, C4<0>, C4<0>;
v0x1373cc0_0 .net "a", 0 0, L_0x137d390;  alias, 1 drivers
v0x1373d90_0 .net8 "b", 0 0, RS_0x7fac8c9b3438;  alias, 2 drivers
v0x1373e60_0 .net8 "y", 0 0, RS_0x7fac8c9b3438;  alias, 2 drivers
S_0x1373fa0 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x1372cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137d140 .functor XOR 1, L_0x137d870, L_0x137d930, C4<0>, C4<0>;
v0x13741f0_0 .net "a", 0 0, L_0x137d870;  alias, 1 drivers
v0x13742b0_0 .net "b", 0 0, L_0x137d930;  alias, 1 drivers
v0x1374380_0 .net "y", 0 0, L_0x137d140;  alias, 1 drivers
S_0x1374480 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x1372cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137d2e0 .functor XOR 1, L_0x137d140, L_0x7fac8c96a0a8, C4<0>, C4<0>;
v0x1374720_0 .net "a", 0 0, L_0x137d140;  alias, 1 drivers
v0x1374830_0 .net "b", 0 0, L_0x7fac8c96a0a8;  alias, 1 drivers
v0x13748f0_0 .net "y", 0 0, L_0x137d2e0;  alias, 1 drivers
S_0x1375020 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0x1372b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x1376ca0_0 .net "a", 0 0, L_0x137e080;  1 drivers
v0x1376d90_0 .net "b", 0 0, L_0x137e120;  1 drivers
v0x1376ea0_0 .net8 "c", 0 0, RS_0x7fac8c9b3948;  2 drivers
v0x1376f40_0 .net "c_in", 0 0, L_0x137e1f0;  1 drivers
v0x1377030_0 .net "s", 0 0, L_0x137daf0;  1 drivers
v0x1377120_0 .net "s1", 0 0, L_0x137d9d0;  1 drivers
v0x13771c0_0 .net "s2", 0 0, L_0x137dba0;  1 drivers
S_0x13752d0 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x1375020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137dba0 .functor AND 1, L_0x137e080, L_0x137e120, C4<1>, C4<1>;
v0x1375540_0 .net "a", 0 0, L_0x137e080;  alias, 1 drivers
v0x1375620_0 .net "b", 0 0, L_0x137e120;  alias, 1 drivers
v0x13756e0_0 .net "y", 0 0, L_0x137dba0;  alias, 1 drivers
S_0x1375800 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x1375020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137dd70 .functor AND 1, L_0x137d9d0, L_0x137e1f0, C4<1>, C4<1>;
v0x1375a50_0 .net "a", 0 0, L_0x137d9d0;  alias, 1 drivers
v0x1375b30_0 .net "b", 0 0, L_0x137e1f0;  alias, 1 drivers
v0x1375bf0_0 .net8 "y", 0 0, RS_0x7fac8c9b3948;  alias, 2 drivers
S_0x1375d10 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x1375020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137df40 .functor OR 1, L_0x137dba0, RS_0x7fac8c9b3948, C4<0>, C4<0>;
v0x1375f90_0 .net "a", 0 0, L_0x137dba0;  alias, 1 drivers
v0x1376060_0 .net8 "b", 0 0, RS_0x7fac8c9b3948;  alias, 2 drivers
v0x1376130_0 .net8 "y", 0 0, RS_0x7fac8c9b3948;  alias, 2 drivers
S_0x1376270 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x1375020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137d9d0 .functor XOR 1, L_0x137e080, L_0x137e120, C4<0>, C4<0>;
v0x13764c0_0 .net "a", 0 0, L_0x137e080;  alias, 1 drivers
v0x1376580_0 .net "b", 0 0, L_0x137e120;  alias, 1 drivers
v0x1376650_0 .net "y", 0 0, L_0x137d9d0;  alias, 1 drivers
S_0x1376750 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x1375020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137daf0 .functor XOR 1, L_0x137d9d0, L_0x137e1f0, C4<0>, C4<0>;
v0x13769f0_0 .net "a", 0 0, L_0x137d9d0;  alias, 1 drivers
v0x1376b00_0 .net "b", 0 0, L_0x137e1f0;  alias, 1 drivers
v0x1376bc0_0 .net "y", 0 0, L_0x137daf0;  alias, 1 drivers
S_0x13772f0 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0x1372b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x1378f80_0 .net "a", 0 0, L_0x137e920;  1 drivers
v0x1379070_0 .net "b", 0 0, L_0x137ea00;  1 drivers
v0x1379180_0 .net8 "c", 0 0, RS_0x7fac8c9b3e58;  2 drivers
v0x1379220_0 .net "c_in", 0 0, L_0x137eaa0;  1 drivers
v0x1379310_0 .net "s", 0 0, L_0x137e390;  1 drivers
v0x1379400_0 .net "s1", 0 0, L_0x137e290;  1 drivers
v0x13794a0_0 .net "s2", 0 0, L_0x137e440;  1 drivers
S_0x1377580 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x13772f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137e440 .functor AND 1, L_0x137e920, L_0x137ea00, C4<1>, C4<1>;
v0x13777f0_0 .net "a", 0 0, L_0x137e920;  alias, 1 drivers
v0x13778d0_0 .net "b", 0 0, L_0x137ea00;  alias, 1 drivers
v0x1377990_0 .net "y", 0 0, L_0x137e440;  alias, 1 drivers
S_0x1377ab0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x13772f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137e610 .functor AND 1, L_0x137e290, L_0x137eaa0, C4<1>, C4<1>;
v0x1377d00_0 .net "a", 0 0, L_0x137e290;  alias, 1 drivers
v0x1377de0_0 .net "b", 0 0, L_0x137eaa0;  alias, 1 drivers
v0x1377ea0_0 .net8 "y", 0 0, RS_0x7fac8c9b3e58;  alias, 2 drivers
S_0x1377ff0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x13772f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137e7e0 .functor OR 1, L_0x137e440, RS_0x7fac8c9b3e58, C4<0>, C4<0>;
v0x1378270_0 .net "a", 0 0, L_0x137e440;  alias, 1 drivers
v0x1378340_0 .net8 "b", 0 0, RS_0x7fac8c9b3e58;  alias, 2 drivers
v0x1378410_0 .net8 "y", 0 0, RS_0x7fac8c9b3e58;  alias, 2 drivers
S_0x1378550 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x13772f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137e290 .functor XOR 1, L_0x137e920, L_0x137ea00, C4<0>, C4<0>;
v0x13787a0_0 .net "a", 0 0, L_0x137e920;  alias, 1 drivers
v0x1378860_0 .net "b", 0 0, L_0x137ea00;  alias, 1 drivers
v0x1378930_0 .net "y", 0 0, L_0x137e290;  alias, 1 drivers
S_0x1378a30 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x13772f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137e390 .functor XOR 1, L_0x137e290, L_0x137eaa0, C4<0>, C4<0>;
v0x1378cd0_0 .net "a", 0 0, L_0x137e290;  alias, 1 drivers
v0x1378de0_0 .net "b", 0 0, L_0x137eaa0;  alias, 1 drivers
v0x1378ea0_0 .net "y", 0 0, L_0x137e390;  alias, 1 drivers
S_0x13795d0 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0x1372b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x137b250_0 .net "a", 0 0, L_0x137f210;  1 drivers
v0x137b340_0 .net "b", 0 0, L_0x137f2b0;  1 drivers
v0x137b450_0 .net8 "c", 0 0, RS_0x7fac8c9b4368;  2 drivers
v0x137b4f0_0 .net "c_in", 0 0, L_0x137f4c0;  1 drivers
v0x137b5e0_0 .net "s", 0 0, L_0x137ec80;  1 drivers
v0x137b6d0_0 .net "s1", 0 0, L_0x137eb40;  1 drivers
v0x137b770_0 .net "s2", 0 0, L_0x137ed30;  1 drivers
S_0x1379860 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x13795d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137ed30 .functor AND 1, L_0x137f210, L_0x137f2b0, C4<1>, C4<1>;
v0x1379af0_0 .net "a", 0 0, L_0x137f210;  alias, 1 drivers
v0x1379bd0_0 .net "b", 0 0, L_0x137f2b0;  alias, 1 drivers
v0x1379c90_0 .net "y", 0 0, L_0x137ed30;  alias, 1 drivers
S_0x1379db0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x13795d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137ef00 .functor AND 1, L_0x137eb40, L_0x137f4c0, C4<1>, C4<1>;
v0x137a000_0 .net "a", 0 0, L_0x137eb40;  alias, 1 drivers
v0x137a0e0_0 .net "b", 0 0, L_0x137f4c0;  alias, 1 drivers
v0x137a1a0_0 .net8 "y", 0 0, RS_0x7fac8c9b4368;  alias, 2 drivers
S_0x137a2c0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x13795d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137f0d0 .functor OR 1, L_0x137ed30, RS_0x7fac8c9b4368, C4<0>, C4<0>;
v0x137a540_0 .net "a", 0 0, L_0x137ed30;  alias, 1 drivers
v0x137a610_0 .net8 "b", 0 0, RS_0x7fac8c9b4368;  alias, 2 drivers
v0x137a6e0_0 .net8 "y", 0 0, RS_0x7fac8c9b4368;  alias, 2 drivers
S_0x137a820 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x13795d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137eb40 .functor XOR 1, L_0x137f210, L_0x137f2b0, C4<0>, C4<0>;
v0x137aa70_0 .net "a", 0 0, L_0x137f210;  alias, 1 drivers
v0x137ab30_0 .net "b", 0 0, L_0x137f2b0;  alias, 1 drivers
v0x137ac00_0 .net "y", 0 0, L_0x137eb40;  alias, 1 drivers
S_0x137ad00 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x13795d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x137ec80 .functor XOR 1, L_0x137eb40, L_0x137f4c0, C4<0>, C4<0>;
v0x137afa0_0 .net "a", 0 0, L_0x137eb40;  alias, 1 drivers
v0x137b0b0_0 .net "b", 0 0, L_0x137f4c0;  alias, 1 drivers
v0x137b170_0 .net "y", 0 0, L_0x137ec80;  alias, 1 drivers
S_0x137bf10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1352320;
 .timescale -12 -12;
E_0x1335910 .event anyedge, v0x137c800_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x137c800_0;
    %nor/r;
    %assign/vec4 v0x137c800_0, 0;
    %wait E_0x1335910;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1372670;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13356a0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1372a30_0, 0;
    %assign/vec4 v0x1372970_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1352320;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137c800_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1352320;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x137c6a0_0;
    %inv;
    %store/vec4 v0x137c6a0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1352320;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1372890_0, v0x137cac0_0, v0x137cb80_0, v0x137cc40_0, v0x137c980_0, v0x137c8c0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1352320;
T_5 ;
    %load/vec4 v0x137c740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x137c740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x137c740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x137c740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x137c740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x137c740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x137c740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1352320;
T_6 ;
    %wait E_0x13356a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x137c740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137c740_0, 4, 32;
    %load/vec4 v0x137ca20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x137c740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137c740_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x137c740_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137c740_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x137c980_0;
    %load/vec4 v0x137c980_0;
    %load/vec4 v0x137c8c0_0;
    %xor;
    %load/vec4 v0x137c980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x137c740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137c740_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x137c740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137c740_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/m2014_q4j/iter4/response0/top_module.sv";
