

================================================================
== Vitis HLS Report for 'kernel_matmul_Pipeline_VITIS_LOOP_17_1'
================================================================
* Date:           Mon Sep 15 13:34:09 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        matmul_simple_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |        ?|        ?|        11|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      135|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       54|     -|
|Register             |        -|      -|      204|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      204|      221|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_119_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln19_fu_137_p2              |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_11001_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_113_p2             |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 135|         110|         102|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   10|         20|
    |gmem0_blk_n_AR           |   9|          2|    1|          2|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |i_fu_60                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg           |   1|   0|    1|          0|
    |gmem0_addr_read_reg_198                    |  32|   0|   32|          0|
    |gmem0_addr_reg_192                         |  64|   0|   64|          0|
    |i_1_reg_183                                |  10|   0|   10|          0|
    |i_fu_60                                    |  10|   0|   10|          0|
    |i_1_reg_183                                |  64|  32|   10|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 204|  32|  150|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  kernel_matmul_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  kernel_matmul_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  kernel_matmul_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  kernel_matmul_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  kernel_matmul_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  kernel_matmul_Pipeline_VITIS_LOOP_17_1|  return value|
|m_axi_gmem0_0_AWVALID   |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWREADY   |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWADDR    |  out|   64|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWID      |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWLEN     |  out|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWBURST   |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK    |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE   |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWPROT    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWQOS     |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWREGION  |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWUSER    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WVALID    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WREADY    |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WDATA     |  out|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WSTRB     |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WLAST     |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WID       |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WUSER     |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARVALID   |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARREADY   |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARADDR    |  out|   64|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARID      |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARLEN     |  out|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARBURST   |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK    |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE   |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARPROT    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARQOS     |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARREGION  |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARUSER    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RVALID    |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RREADY    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RDATA     |   in|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RLAST     |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RID       |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM  |   in|    9|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RUSER     |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RRESP     |   in|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BVALID    |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BREADY    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BRESP     |   in|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BID       |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BUSER     |   in|    1|       m_axi|                                   gmem0|       pointer|
|select_ln17_1           |   in|   32|     ap_none|                           select_ln17_1|        scalar|
|i_vec                   |   in|   64|     ap_none|                                   i_vec|        scalar|
|vec_local_address0      |  out|   10|   ap_memory|                               vec_local|         array|
|vec_local_ce0           |  out|    1|   ap_memory|                               vec_local|         array|
|vec_local_we0           |  out|    1|   ap_memory|                               vec_local|         array|
|vec_local_d0            |  out|   32|   ap_memory|                               vec_local|         array|
+------------------------+-----+-----+------------+----------------------------------------+--------------+

