// Seed: 1510298645
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  assign module_1.id_3 = 0;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd78
) (
    input wire id_0,
    input wor _id_1,
    output supply0 id_2,
    output tri1 id_3
);
  wire [id_1 : 1] id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
