scaleDict = { "00" : 1, "01" : 2, "10" : 4, "11" : 8}
indexSizeDict = { 8: 0, 16: 1, 32: 2, 64: 3}
memoSizeDict = {8:"BYTE",16: "WORD",32: "DWORD",64: "QWORD"}

regCodeDict = {
    "000":{'0':("al", "ax", "eax", "rax"), '1' :("r8b" , "r8w" , "r8d" , "r8"  ) },
    "001":{'0':("cl", "cx", "ecx", "rcx"), '1' :("r9b" , "r9w" , "r9d" , "r9"  ) },
    "010":{'0':("dl", "dx", "edx", "rdx"), '1' :("r10b", "r10w", "r10d", "r10" ) },
    "011":{'0':("bl", "bx", "ebx", "rbx"), '1' :("r11b", "r11w", "r11d", "r11" ) },
    "100":{'0':("ah", "sp", "esp", "rsp"), '1' :("r12b", "r12w", "r12d", "r12" ) },
    "101":{'0':("ch", "bp", "ebp", "rbp"), '1' :("r13b", "r13w", "r13d", "r13" ) },
    "110":{'0':("dh", "si", "esi", "rsi"), '1' :("r14b", "r14w", "r14d", "r14" ) },
    "111":{'0':("bh", "di", "edi", "rdi"), '1' :("r15b", "r15w", "r15d", "r15" ) },
}

imToRegDict = { '000' : {"add", 'pop', 'inc', 'mov', 'test'},
                '001' : {'or' , 'dec'},
                '010' : {'adc', 'not'},
                '011' : {'neg', 'sbb'},
                '100' : {'and', 'shl'},
                '101' : {'sub', 'shr','imul'},
                '110' : {'xor', 'push'},
                '111' : {'cmp', 'idiv'}
    }

twoOpImDict = {
    '100000' : {'add', 'adc', 'and', 'or', 'xor', 'cmp', 'sub', 'sbb', },
    '111101' : {'test'},

    '110001' : {'mov'}, # mem
    '1011'   : {'mov'}, # reg
    '110100' : {'shl', 'shr'},
    '110000' : {'shl', 'shr'},
}

twoOpNoImDict = {
    '000000': {'add' },
    '000010': {'or'  },
    '000100': {'adc' },
    '000110': {'sbb' },
    '001000': {'and' },
    '001010': {'sub' },
    '001100': {'xor' },
    '001110': {'cmp' },
    '100001': {'xchg', 'test'},
    '100010': {'mov' },
    '000011111100000' : {'xadd'},
    '0000111110111100' : {'bsf'},
    '0000111110111101' : {'bsr'},
    '0000111110101111' : {'imul'},

}

oneOpDict = {
    '100011': {'pop'},
    "111101": {"neg", "not", "idiv", 'imul'},
    "111111": {"inc", "dec", "push"},
}

zeroOpDict = {    
    '11111001':'stc' ,
    '11111000':'clc' ,
    '11111101':'std' ,
    '11111100':'cld' ,
    '11000011':'ret' ,
    '0000111100000101' : 'syscall' ,
    }
