{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652687978173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652687978173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 16:59:38 2022 " "Processing started: Mon May 16 16:59:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652687978173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652687978173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier_16bit_16by16_tb -c multiplier_16bit_16by16_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier_16bit_16by16_tb -c multiplier_16bit_16by16_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652687978174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1652687978560 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplier_16bit_4by4.v(19) " "Verilog HDL Module Instantiation warning at multiplier_16bit_4by4.v(19): ignored dangling comma in List of Port Connections" {  } { { "multiplier_16bit_4by4.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_4by4.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1652687978620 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplier_16bit_8by8.v(24) " "Verilog HDL Module Instantiation warning at multiplier_16bit_8by8.v(24): ignored dangling comma in List of Port Connections" {  } { { "multiplier_16bit_8by8.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_8by8.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1652687978621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c cla_adder_16bit.v(5) " "Verilog HDL Declaration information at cla_adder_16bit.v(5): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "cla_adder_16bit.v" "" { Text "C:/altera/verilog_220412/cla_adder_16bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1652687978621 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplier_16bit_16by16.v(28) " "Verilog HDL Module Instantiation warning at multiplier_16bit_16by16.v(28): ignored dangling comma in List of Port Connections" {  } { { "multiplier_16bit_16by16.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1652687978622 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplier_16bit_16by16_tb.v 10 10 " "Using design file multiplier_16bit_16by16_tb.v, which is not specified as a design file for the current project, but contains definitions for 10 design units and 10 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.v" "" { Text "C:/altera/verilog_220412/HA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652687978623 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplier_16bit_2by2 " "Found entity 2: multiplier_16bit_2by2" {  } { { "multiplier_16bit_2by2.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_2by2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652687978623 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_adder_4bit " "Found entity 3: cla_adder_4bit" {  } { { "cla_adder_4bit.v" "" { Text "C:/altera/verilog_220412/cla_adder_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652687978623 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplier_16bit_4by4 " "Found entity 4: multiplier_16bit_4by4" {  } { { "multiplier_16bit_4by4.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_4by4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652687978623 ""} { "Info" "ISGN_ENTITY_NAME" "5 cla_adder_8bit " "Found entity 5: cla_adder_8bit" {  } { { "cla_adder_8bit.v" "" { Text "C:/altera/verilog_220412/cla_adder_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652687978623 ""} { "Info" "ISGN_ENTITY_NAME" "6 multiplier_16bit_8by8 " "Found entity 6: multiplier_16bit_8by8" {  } { { "multiplier_16bit_8by8.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_8by8.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652687978623 ""} { "Info" "ISGN_ENTITY_NAME" "7 cla4 " "Found entity 7: cla4" {  } { { "cla_adder_16bit.v" "" { Text "C:/altera/verilog_220412/cla_adder_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652687978623 ""} { "Info" "ISGN_ENTITY_NAME" "8 CLA16 " "Found entity 8: CLA16" {  } { { "cla_adder_16bit.v" "" { Text "C:/altera/verilog_220412/cla_adder_16bit.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652687978623 ""} { "Info" "ISGN_ENTITY_NAME" "9 multiplier_16bit_16by16 " "Found entity 9: multiplier_16bit_16by16" {  } { { "multiplier_16bit_16by16.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652687978623 ""} { "Info" "ISGN_ENTITY_NAME" "10 multiplier_16bit_16by16_tb " "Found entity 10: multiplier_16bit_16by16_tb" {  } { { "multiplier_16bit_16by16_tb.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652687978623 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1652687978623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0 cla_adder_4bit.v(15) " "Verilog HDL Implicit Net warning at cla_adder_4bit.v(15): created implicit net for \"c0\"" {  } { { "cla_adder_4bit.v" "" { Text "C:/altera/verilog_220412/cla_adder_4bit.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652687978624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y12 multiplier_16bit_8by8.v(19) " "Verilog HDL Implicit Net warning at multiplier_16bit_8by8.v(19): created implicit net for \"y12\"" {  } { { "multiplier_16bit_8by8.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_8by8.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652687978624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y13 multiplier_16bit_8by8.v(21) " "Verilog HDL Implicit Net warning at multiplier_16bit_8by8.v(21): created implicit net for \"y13\"" {  } { { "multiplier_16bit_8by8.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_8by8.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652687978624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y14 multiplier_16bit_8by8.v(22) " "Verilog HDL Implicit Net warning at multiplier_16bit_8by8.v(22): created implicit net for \"y14\"" {  } { { "multiplier_16bit_8by8.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_8by8.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652687978624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y15 multiplier_16bit_8by8.v(23) " "Verilog HDL Implicit Net warning at multiplier_16bit_8by8.v(23): created implicit net for \"y15\"" {  } { { "multiplier_16bit_8by8.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_8by8.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652687978624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier_16bit_16by16_tb " "Elaborating entity \"multiplier_16bit_16by16_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652687978631 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset multiplier_16bit_16by16_tb.v(5) " "Verilog HDL or VHDL warning at multiplier_16bit_16by16_tb.v(5): object \"reset\" assigned a value but never read" {  } { { "multiplier_16bit_16by16_tb.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16_tb.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1652687978632 "|multiplier_16bit_16by16_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk multiplier_16bit_16by16_tb.v(12) " "Verilog HDL warning at multiplier_16bit_16by16_tb.v(12): assignments to clk create a combinational loop" {  } { { "multiplier_16bit_16by16_tb.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16_tb.v" 12 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1652687978632 "|multiplier_16bit_16by16_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "multiplier_16bit_16by16_tb.v(15) " "Verilog HDL warning at multiplier_16bit_16by16_tb.v(15): ignoring unsupported system task" {  } { { "multiplier_16bit_16by16_tb.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16_tb.v" 15 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1652687978632 "|multiplier_16bit_16by16_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "multiplier_16bit_16by16_tb.v(16) " "Verilog HDL warning at multiplier_16bit_16by16_tb.v(16): ignoring unsupported system task" {  } { { "multiplier_16bit_16by16_tb.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16_tb.v" 16 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1652687978632 "|multiplier_16bit_16by16_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multiplier_16bit_16by16_tb.v(30) " "Verilog HDL assignment warning at multiplier_16bit_16by16_tb.v(30): truncated value with size 32 to match size of target (16)" {  } { { "multiplier_16bit_16by16_tb.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16_tb.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652687978632 "|multiplier_16bit_16by16_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "multiplier_16bit_16by16_tb.v(32) " "Verilog HDL warning at multiplier_16bit_16by16_tb.v(32): ignoring unsupported system task" {  } { { "multiplier_16bit_16by16_tb.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16_tb.v" 32 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1652687978632 "|multiplier_16bit_16by16_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_16bit_16by16 multiplier_16bit_16by16:i0 " "Elaborating entity \"multiplier_16bit_16by16\" for hierarchy \"multiplier_16bit_16by16:i0\"" {  } { { "multiplier_16bit_16by16_tb.v" "i0" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16_tb.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652687978640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_16bit_8by8 multiplier_16bit_16by16:i0\|multiplier_16bit_8by8:i0 " "Elaborating entity \"multiplier_16bit_8by8\" for hierarchy \"multiplier_16bit_16by16:i0\|multiplier_16bit_8by8:i0\"" {  } { { "multiplier_16bit_16by16.v" "i0" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652687978648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_16bit_4by4 multiplier_16bit_16by16:i0\|multiplier_16bit_8by8:i0\|multiplier_16bit_4by4:i0 " "Elaborating entity \"multiplier_16bit_4by4\" for hierarchy \"multiplier_16bit_16by16:i0\|multiplier_16bit_8by8:i0\|multiplier_16bit_4by4:i0\"" {  } { { "multiplier_16bit_8by8.v" "i0" { Text "C:/altera/verilog_220412/multiplier_16bit_8by8.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652687978655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_16bit_2by2 multiplier_16bit_16by16:i0\|multiplier_16bit_8by8:i0\|multiplier_16bit_4by4:i0\|multiplier_16bit_2by2:i0 " "Elaborating entity \"multiplier_16bit_2by2\" for hierarchy \"multiplier_16bit_16by16:i0\|multiplier_16bit_8by8:i0\|multiplier_16bit_4by4:i0\|multiplier_16bit_2by2:i0\"" {  } { { "multiplier_16bit_4by4.v" "i0" { Text "C:/altera/verilog_220412/multiplier_16bit_4by4.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652687978661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA multiplier_16bit_16by16:i0\|multiplier_16bit_8by8:i0\|multiplier_16bit_4by4:i0\|multiplier_16bit_2by2:i0\|HA:i4 " "Elaborating entity \"HA\" for hierarchy \"multiplier_16bit_16by16:i0\|multiplier_16bit_8by8:i0\|multiplier_16bit_4by4:i0\|multiplier_16bit_2by2:i0\|HA:i4\"" {  } { { "multiplier_16bit_2by2.v" "i4" { Text "C:/altera/verilog_220412/multiplier_16bit_2by2.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652687978666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_adder_4bit multiplier_16bit_16by16:i0\|multiplier_16bit_8by8:i0\|multiplier_16bit_4by4:i0\|cla_adder_4bit:i4 " "Elaborating entity \"cla_adder_4bit\" for hierarchy \"multiplier_16bit_16by16:i0\|multiplier_16bit_8by8:i0\|multiplier_16bit_4by4:i0\|cla_adder_4bit:i4\"" {  } { { "multiplier_16bit_4by4.v" "i4" { Text "C:/altera/verilog_220412/multiplier_16bit_4by4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652687978688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_adder_8bit multiplier_16bit_16by16:i0\|multiplier_16bit_8by8:i0\|cla_adder_8bit:i4 " "Elaborating entity \"cla_adder_8bit\" for hierarchy \"multiplier_16bit_16by16:i0\|multiplier_16bit_8by8:i0\|cla_adder_8bit:i4\"" {  } { { "multiplier_16bit_8by8.v" "i4" { Text "C:/altera/verilog_220412/multiplier_16bit_8by8.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652687978758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA16 multiplier_16bit_16by16:i0\|CLA16:i4 " "Elaborating entity \"CLA16\" for hierarchy \"multiplier_16bit_16by16:i0\|CLA16:i4\"" {  } { { "multiplier_16bit_16by16.v" "i4" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652687979049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 multiplier_16bit_16by16:i0\|CLA16:i4\|cla4:CLA_1 " "Elaborating entity \"cla4\" for hierarchy \"multiplier_16bit_16by16:i0\|CLA16:i4\|cla4:CLA_1\"" {  } { { "cla_adder_16bit.v" "CLA_1" { Text "C:/altera/verilog_220412/cla_adder_16bit.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652687979057 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1652687979295 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1652687979299 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/verilog_220412/output_files/multiplier_16bit_16by16_tb.map.smsg " "Generated suppressed messages file C:/altera/verilog_220412/output_files/multiplier_16bit_16by16_tb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1652687979614 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652687979672 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 16 16:59:39 2022 " "Processing ended: Mon May 16 16:59:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652687979672 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652687979672 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652687979672 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652687979672 ""}
