

================================================================
== Vivado HLS Report for 'findEdge'
================================================================
* Date:           Fri Jan  4 20:12:36 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Rubik_Cube_Layer_All
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|     8.434|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    202|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    180|
|Register         |        -|      -|      53|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      53|    382|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |or_cond10_fu_272_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond11_fu_278_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond12_fu_304_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond13_fu_308_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond14_fu_318_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond15_fu_324_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond16_fu_371_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond17_fu_375_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond18_fu_353_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond19_fu_359_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond1_18_fu_294_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond20_fu_385_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond21_fu_389_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond22_fu_399_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond23_fu_405_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond2_12_fu_173_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond3_13_fu_189_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond4_14_fu_195_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond5_15_fu_215_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond6_16_fu_219_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond7_17_fu_229_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond8_fu_235_p2            |    and   |      0|  0|   2|           1|           1|
    |or_cond9_fu_290_p2            |    and   |      0|  0|   2|           1|           1|
    |or_cond_11_fu_157_p2          |    and   |      0|  0|   2|           1|           1|
    |grp_fu_123_p2                 |   icmp   |      0|  0|   9|           3|           3|
    |grp_fu_129_p2                 |   icmp   |      0|  0|   9|           3|           3|
    |grp_fu_135_p2                 |   icmp   |      0|  0|   9|           3|           3|
    |grp_fu_141_p2                 |   icmp   |      0|  0|   9|           3|           3|
    |tmp_85_fu_163_p2              |   icmp   |      0|  0|   9|           3|           3|
    |tmp_86_fu_168_p2              |   icmp   |      0|  0|   9|           3|           3|
    |tmp_fu_147_p2                 |   icmp   |      0|  0|   9|           3|           3|
    |tmp_s_fu_152_p2               |   icmp   |      0|  0|   9|           3|           3|
    |or_cond1_fu_438_p2            |    or    |      0|  0|   2|           1|           1|
    |or_cond2_fu_336_p2            |    or    |      0|  0|   2|           1|           1|
    |or_cond3_fu_342_p2            |    or    |      0|  0|   2|           1|           1|
    |or_cond4_fu_255_p2            |    or    |      0|  0|   2|           1|           1|
    |or_cond5_fu_465_p2            |    or    |      0|  0|   2|           1|           1|
    |or_cond6_fu_347_p2            |    or    |      0|  0|   2|           1|           1|
    |or_cond7_fu_489_p2            |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_425_p2             |    or    |      0|  0|   2|           1|           1|
    |sel_tmp10_fu_393_p2           |    or    |      0|  0|   2|           1|           1|
    |sel_tmp11_fu_411_p2           |    or    |      0|  0|   2|           1|           1|
    |sel_tmp1_fu_284_p2            |    or    |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_201_p2            |    or    |      0|  0|   2|           1|           1|
    |sel_tmp3_fu_312_p2            |    or    |      0|  0|   2|           1|           1|
    |sel_tmp4_fu_223_p2            |    or    |      0|  0|   2|           1|           1|
    |sel_tmp5_fu_330_p2            |    or    |      0|  0|   2|           1|           1|
    |sel_tmp6_fu_241_p2            |    or    |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_379_p2            |    or    |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_298_p2            |    or    |      0|  0|   2|           1|           1|
    |sel_tmp9_fu_365_p2            |    or    |      0|  0|   2|           1|           1|
    |sel_tmp_fu_179_p2             |    or    |      0|  0|   2|           1|           1|
    |newSel1_fu_431_p3             |  select  |      0|  0|   4|           1|           4|
    |newSel28_cast_cast_fu_450_p3  |  select  |      0|  0|   3|           1|           3|
    |newSel2_fu_443_p3             |  select  |      0|  0|   5|           1|           5|
    |newSel3_fu_247_p3             |  select  |      0|  0|   4|           1|           4|
    |newSel4_fu_207_p3             |  select  |      0|  0|   3|           1|           3|
    |newSel5_fu_457_p3             |  select  |      0|  0|   4|           1|           4|
    |newSel6_fu_471_p3             |  select  |      0|  0|   4|           1|           4|
    |newSel7_fu_264_p3             |  select  |      0|  0|   3|           1|           3|
    |newSel8_fu_481_p3             |  select  |      0|  0|   4|           1|           4|
    |newSel9_fu_494_p3             |  select  |      0|  0|   4|           1|           4|
    |newSel_fu_417_p3              |  select  |      0|  0|   4|           1|           4|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 202|          79|         110|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  59|         14|    1|         14|
    |ap_return              |   9|          2|    4|          8|
    |cubieColor_V_address0  |  56|         13|    6|         78|
    |cubieColor_V_address1  |  56|         13|    6|         78|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 180|         42|   17|        178|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  13|   0|   13|          0|
    |ap_return_preg                |   4|   0|    4|          0|
    |cubieColor_V_load_85_reg_508  |   3|   0|    3|          0|
    |cubieColor_V_load_reg_502     |   3|   0|    3|          0|
    |newSel4_reg_526               |   2|   0|    2|          0|
    |newSel7_reg_551               |   3|   0|    3|          0|
    |or_cond2_reg_607              |   1|   0|    1|          0|
    |or_cond6_reg_612              |   1|   0|    1|          0|
    |sel_tmp1_reg_576              |   1|   0|    1|          0|
    |sel_tmp5_reg_602              |   1|   0|    1|          0|
    |sel_tmp9_reg_637              |   1|   0|    1|          0|
    |tmp_100_reg_561               |   1|   0|    1|          0|
    |tmp_101_reg_566               |   1|   0|    1|          0|
    |tmp_102_reg_571               |   1|   0|    1|          0|
    |tmp_107_reg_582               |   1|   0|    1|          0|
    |tmp_108_reg_587               |   1|   0|    1|          0|
    |tmp_109_reg_592               |   1|   0|    1|          0|
    |tmp_110_reg_597               |   1|   0|    1|          0|
    |tmp_115_reg_617               |   1|   0|    1|          0|
    |tmp_116_reg_622               |   1|   0|    1|          0|
    |tmp_117_reg_627               |   1|   0|    1|          0|
    |tmp_118_reg_632               |   1|   0|    1|          0|
    |tmp_123_reg_643               |   1|   0|    1|          0|
    |tmp_124_reg_648               |   1|   0|    1|          0|
    |tmp_125_reg_653               |   1|   0|    1|          0|
    |tmp_126_reg_658               |   1|   0|    1|          0|
    |tmp_91_reg_531                |   1|   0|    1|          0|
    |tmp_92_reg_536                |   1|   0|    1|          0|
    |tmp_93_reg_541                |   1|   0|    1|          0|
    |tmp_94_reg_546                |   1|   0|    1|          0|
    |tmp_99_reg_556                |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  53|   0|   53|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   findEdge   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   findEdge   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   findEdge   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   findEdge   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   findEdge   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   findEdge   | return value |
|ap_return              | out |    4| ap_ctrl_hs |   findEdge   | return value |
|fEC_V                  |  in |    3|   ap_none  |     fEC_V    |    scalar    |
|sEC_V                  |  in |    3|   ap_none  |     sEC_V    |    scalar    |
|cubieColor_V_address0  | out |    6|  ap_memory | cubieColor_V |     array    |
|cubieColor_V_ce0       | out |    1|  ap_memory | cubieColor_V |     array    |
|cubieColor_V_q0        |  in |    3|  ap_memory | cubieColor_V |     array    |
|cubieColor_V_address1  | out |    6|  ap_memory | cubieColor_V |     array    |
|cubieColor_V_ce1       | out |    1|  ap_memory | cubieColor_V |     array    |
|cubieColor_V_q1        |  in |    3|  ap_memory | cubieColor_V |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

