/******************************************************************************\
Copyright (C) 2015 Peter Bosch

This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation; either version 2
of the License, or (at your option) any later version.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
\******************************************************************************/

/* 
 * arch/i386/pic.h
 *
 * Part of P-OS kernel.
 *
 * Written by Peter Bosch <peterbosc@gmail.com>
 *
 * Changelog:
 * 2010       - Created
 * 03-04-2014 - Cleaned up
 */

#ifndef __ARCH_I386_PIC_H__
#define __ARCH_I386_PIC_H__
#include <stdint.h>

#ifdef __cplusplus
extern "C"{
#endif

#define		I386_PIC_IRQ_TIMER					0
#define		I386_PIC_IRQ_KEYBOARD				1
#define		I386_PIC_IRQ_SERIAL2				3
#define		I386_PIC_IRQ_SERIAL1				4
#define		I386_PIC_IRQ_PARALLEL2				5
#define		I386_PIC_IRQ_DISKETTE				6
#define		I386_PIC_IRQ_PARALLEL1				7
#define		I386_PIC_IRQ_CMOSTIMER				0
#define		I386_PIC_IRQ_CGARETRACE				1
#define		I386_PIC_IRQ_AUXILIARY				4
#define		I386_PIC_IRQ_FPU					5
#define		I386_PIC_IRQ_HDC					6
#define		I386_PIC_OCW2_MASK_L1				1		//00000001	//Level 1 interrupt level
#define		I386_PIC_OCW2_MASK_L2				2		//00000010	//Level 2 interrupt level
#define		I386_PIC_OCW2_MASK_L3				4		//00000100	//Level 3 interrupt level
#define		I386_PIC_OCW2_MASK_EOI				0x20		//00100000	//End of Interrupt command
#define		I386_PIC_OCW2_MASK_SL				0x40		//01000000	//Select command
#define		I386_PIC_OCW2_MASK_ROTATE			0x80		//10000000	//Rotation command
#define		I386_PIC_OCW3_MASK_RIS				1		//00000001
#define		I386_PIC_OCW3_MASK_RIR				2		//00000010
#define		I386_PIC_OCW3_MASK_MODE				4		//00000100
#define		I386_PIC_OCW3_MASK_SMM				0x20		//00100000
#define		I386_PIC_OCW3_MASK_ESMM				0x40		//01000000
#define		I386_PIC_OCW3_MASK_D7				0x80		//10000000
#define		I386_PIC1_REG_COMMAND				0x20			// command register
#define		I386_PIC1_REG_STATUS				0x20			// status register
#define		I386_PIC1_REG_DATA					0x21			// data register
#define		I386_PIC1_REG_IMR					0x21			// interrupt mask register (imr)
#define		I386_PIC2_REG_COMMAND				0xA0			// ^ see above register names
#define		I386_PIC2_REG_STATUS				0xA0
#define		I386_PIC2_REG_DATA					0xA1
#define		I386_PIC2_REG_IMR					0xA1
#define		I386_PIC_ICW1_MASK_IC4				0x1	//00000001	// Expect ICW 4 bit
#define		I386_PIC_ICW1_MASK_SNGL				0x2	//00000010	// Single or Cascaded
#define		I386_PIC_ICW1_MASK_ADI				0x4	//00000100	// Call Address Interval
#define		I386_PIC_ICW1_MASK_LTIM				0x8	//00001000	// Operation Mode
#define		I386_PIC_ICW1_MASK_INIT				0x10	//00010000	// Initialization Command
#define		I386_PIC_ICW1_IC4_EXPECT			1	//1		//Use when setting I386_PIC_ICW1_MASK_IC4
#define		I386_PIC_ICW1_IC4_NO				0	//0
#define		I386_PIC_ICW1_SNGL_YES				2	//10		//Use when setting I386_PIC_ICW1_MASK_SNGL
#define		I386_PIC_ICW1_SNGL_NO				0	//00
#define		I386_PIC_ICW1_ADI_CALLINTERVAL4		4	//100		//Use when setting I386_PIC_ICW1_MASK_ADI
#define		I386_PIC_ICW1_ADI_CALLINTERVAL8		0	//000
#define		I386_PIC_ICW1_LTIM_LEVELTRIGGERED	8	//1000		//Use when setting I386_PIC_ICW1_MASK_LTIM
#define		I386_PIC_ICW1_LTIM_EDGETRIGGERED	0	//0000
#define		I386_PIC_ICW1_INIT_YES				0x10	//10000		//Use when setting I386_PIC_ICW1_MASK_INIT
#define		I386_PIC_ICW1_INIT_NO				0	//00000
#define		I386_PIC_ICW4_MASK_UPM				0x1	//00000001	// Mode
#define		I386_PIC_ICW4_MASK_AEOI				0x2	//00000010	// Automatic EOI
#define		I386_PIC_ICW4_MASK_MS				0x4	//00000100	// Selects buffer type
#define		I386_PIC_ICW4_MASK_BUF				0x8	//00001000	// Buffered mode
#define		I386_PIC_ICW4_MASK_SFNM				0x10	//00010000	// Special fully-nested mode
#define		I386_PIC_ICW4_UPM_86MODE			1	//1		//Use when setting I386_PIC_ICW4_MASK_UPM
#define		I386_PIC_ICW4_UPM_MCSMODE			0	//0
#define		I386_PIC_ICW4_AEOI_AUTOEOI			2	//10		//Use when setting I386_PIC_ICW4_MASK_AEOI
#define		I386_PIC_ICW4_AEOI_NOAUTOEOI		0	//00
#define		I386_PIC_ICW4_MS_BUFFERMASTER		4	//100		//Use when setting I386_PIC_ICW4_MASK_MS
#define		I386_PIC_ICW4_MS_BUFFERSLAVE		0	//000
#define		I386_PIC_ICW4_BUF_MODEYES			8	//1000		//Use when setting I386_PIC_ICW4_MASK_BUF
#define		I386_PIC_ICW4_BUF_MODENO			0	//0000
#define		I386_PIC_ICW4_SFNM_NESTEDMODE		0x10	//10000		//Use when setting I386_PIC_ICW4_MASK_SFNM
#define		I386_PIC_ICW4_SFNM_NOTNESTED		0	//00000

#define		I386_IRQ_BASE					0x20
#define		I386_PIC0_IRQ_BASE				(I386_IRQ_BASE)
#define		I386_PIC1_IRQ_BASE				(I386_IRQ_BASE + 8)

void i386_pic_initialize( void );
void i386_send_end_of_interrupt(int pic_id);
void i386_interrupt_done (int id);

#ifdef __cplusplus
}
#endif

#endif
