###  NAME:BHARANIKA.A.S
### REG NO:24901181
### EXPERIMENT2:BOOLEAN FUNCTION
Soft wrap
# AIM:

To implement the given logic function verify its operation in Quartus using Verilog programming.

F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D 

F2=xy’z+x’y’z+w’xy+wx’y+wxy

# EQUIPMENT REQUIRED

Hardware – PCs, Cyclone II , USB flasher

# THEORY
Implementing Boolean functions in Verilog HDL (Hardware Description Language) involves translating the simplified Boolean expressions into Verilog code to describe the behavior of digital circuits. The basic building blocks in Verilog is module. The module represent a combinational circuit. Use logical operators (&, |, ~, ^) to implement Boolean functions directly. Use built-in gate primitives for basic functions. Use University program VWF to verify the functionality of your Verilog modules. Create waveform and check outputs against expected results.

# PROCEDURE

1.	Type the program in Quartus software.

2.	Compile and run the program.

3.	Generate the RTL schematic and save the logic diagram.

4.	Create nodes for inputs and outputs to generate the timing diagram.

5.	For different input combinations generate the timing diagram.


# PROGRAM
![exp2 programe](https://github.com/user-attachments/assets/e5770d09-cca3-4804-99f5-7fad235537b6)

# TRUTH TABLE
![exp2 tt](https://github.com/user-attachments/assets/16da6806-ee49-4940-9944-113276fd7001)

# RTL OUTPUT
![exp2 rtl](https://github.com/user-attachments/assets/2514796b-244b-4af8-b40a-aad873328f56)

# OUTPUT WAVEFORM
![exp2 waveform](https://github.com/user-attachments/assets/ca814ff6-395e-4a4f-a65f-3c22dfcc3e94)

# RESULT

Thus the given logic functions are implemented using and their operations are verified using Verilog programming.

