#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1482e33c0 .scope module, "fault_checker_tb" "fault_checker_tb" 2 3;
 .timescale -9 -12;
P_0x1482e8350 .param/l "ES" 0 2 8, +C4<00000000000000000000000000000010>;
P_0x1482e8390 .param/l "FRAC_SIZE" 0 2 9, +C4<00000000000000000000000000000011>;
P_0x1482e83d0 .param/l "FULL_NBITS" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x1482e8410 .param/l "TRUNC_NBITS" 0 2 7, +C4<00000000000000000000000000010000>;
v0x1484b7a30_0 .var "A", 31 0;
v0x1484b7ac0_0 .var "B", 31 0;
v0x1484b7b50_0 .net "fault", 0 0, v0x1484b7080_0;  1 drivers
v0x1484b7be0_0 .var/i "i", 31 0;
v0x1484b7c70_0 .var/i "j", 31 0;
v0x1484b7d40_0 .net "mode", 0 0, v0x1484b7380_0;  1 drivers
v0x1484b7dd0_0 .net "true_scale", 6 0, v0x1484b7410_0;  1 drivers
v0x1484b7e80_0 .net "true_sum", 31 0, v0x1484b74a0_0;  1 drivers
v0x1484b7f30_0 .net "used_scale", 6 0, v0x1484b7740_0;  1 drivers
v0x1484b8060_0 .net "used_sum", 31 0, v0x1484b78d0_0;  1 drivers
S_0x1482e2d40 .scope module, "dut" "fault_checker" 2 28, 3 3 0, S_0x1482e33c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "fault";
    .port_info 3 /OUTPUT 1 "mode";
    .port_info 4 /OUTPUT 32 "true_sum";
    .port_info 5 /OUTPUT 32 "used_sum";
    .port_info 6 /OUTPUT 7 "true_scale";
    .port_info 7 /OUTPUT 7 "used_scale";
P_0x1482fcc80 .param/l "ES" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x1482fccc0 .param/l "FRAC_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x1482fcd00 .param/l "FULL_NBITS" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x1482fcd40 .param/l "TRUNC_NBITS" 0 3 5, +C4<00000000000000000000000000010000>;
v0x1484b6c40_0 .net "A", 31 0, v0x1484b7a30_0;  1 drivers
v0x1484b6cd0_0 .net "B", 31 0, v0x1484b7ac0_0;  1 drivers
v0x1484b6d80_0 .net *"_ivl_11", 15 0, L_0x1485087b0;  1 drivers
v0x1484b6e40_0 .net *"_ivl_7", 15 0, L_0x1485086d0;  1 drivers
v0x1484b6ef0_0 .net "adder_full_out", 31 0, L_0x1484e5c40;  1 drivers
v0x1484b6fd0_0 .net "adder_trunc_out", 15 0, L_0x148507ca0;  1 drivers
v0x1484b7080_0 .var "fault", 0 0;
v0x1484b7110_0 .net "full_done", 0 0, L_0x1484e6470;  1 drivers
v0x1484b71c0_0 .net "full_inf", 0 0, L_0x1484b9b60;  1 drivers
v0x1484b72f0_0 .net "full_zero", 0 0, L_0x1484b9c10;  1 drivers
v0x1484b7380_0 .var "mode", 0 0;
v0x1484b7410_0 .var "true_scale", 6 0;
v0x1484b74a0_0 .var "true_sum", 31 0;
v0x1484b7530_0 .net "trunc_done", 0 0, L_0x148508510;  1 drivers
v0x1484b75e0_0 .net "trunc_inf", 0 0, L_0x1484e81c0;  1 drivers
v0x1484b7690_0 .net "trunc_zero", 0 0, L_0x1484e8270;  1 drivers
v0x1484b7740_0 .var "used_scale", 6 0;
v0x1484b78d0_0 .var "used_sum", 31 0;
E_0x13ee3ecc0/0 .event anyedge, v0x1484b6c40_0, v0x1484b6cd0_0, v0x1484b5500_0, v0x148470a80_0;
E_0x13ee3ecc0/1 .event anyedge, v0x1484b7380_0, v0x1484b78d0_0, v0x1484b7410_0, v0x1484b7740_0;
E_0x13ee3ecc0 .event/or E_0x13ee3ecc0/0, E_0x13ee3ecc0/1;
L_0x1484e6630 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_32, 32, v0x1484b7a30_0 (v0x148473ac0_0) S_0x148473900;
L_0x1484e5ea0 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_32, 32, v0x1484b7ac0_0 (v0x148473ac0_0) S_0x148473900;
L_0x1485086d0 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x1484b7a30_0 (v0x1484b6b20_0) S_0x1484b68e0;
L_0x148507f40 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_16, 16, L_0x1485086d0 (v0x1484737e0_0) S_0x1484735e0;
L_0x1485087b0 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x1484b7ac0_0 (v0x1484b6b20_0) S_0x1484b68e0;
L_0x148508850 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_16, 16, L_0x1485087b0 (v0x1484737e0_0) S_0x1484735e0;
S_0x1482e8090 .scope function.vec4.u32, "count_leading_zeros" "count_leading_zeros" 3 54, 3 54 0, S_0x1482e2d40;
 .timescale -9 -12;
; Variable count_leading_zeros is vec4 return value of scope S_0x1482e8090
v0x13ee079d0_0 .var/i "i", 31 0;
v0x1482ecec0_0 .var/i "width", 31 0;
v0x1482ea4a0_0 .var "x", 31 0;
TD_fault_checker_tb.dut.count_leading_zeros ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
    %load/vec4 v0x1482ecec0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13ee079d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x13ee079d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x1482ea4a0_0;
    %load/vec4 v0x13ee079d0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x13ee079d0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_leading_zeros (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v0x13ee079d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13ee079d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x1482ed0b0 .scope module, "full_adder" "posit_add" 3 181, 4 2 0, S_0x1482e2d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x1482efb70 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x1482efbb0 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x1482efbf0 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x140089f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1484b8b10 .functor BUFZ 1, L_0x140089f48, C4<0>, C4<0>, C4<0>;
L_0x1484b91a0 .functor NOT 1, L_0x1484b8dd0, C4<0>, C4<0>, C4<0>;
L_0x1484b9210 .functor AND 1, L_0x1484b9100, L_0x1484b91a0, C4<1>, C4<1>;
L_0x1484b9420 .functor NOT 1, L_0x1484b8fd0, C4<0>, C4<0>, C4<0>;
L_0x1484b94b0 .functor AND 1, L_0x1484b9320, L_0x1484b9420, C4<1>, C4<1>;
L_0x1484b96e0 .functor OR 1, L_0x1484b95c0, L_0x1484b8dd0, C4<0>, C4<0>;
L_0x1484b9770 .functor NOT 1, L_0x1484b96e0, C4<0>, C4<0>, C4<0>;
L_0x1484b99f0 .functor OR 1, L_0x1484b9860, L_0x1484b8fd0, C4<0>, C4<0>;
L_0x1484b9a60 .functor NOT 1, L_0x1484b99f0, C4<0>, C4<0>, C4<0>;
L_0x1484b9b60 .functor OR 1, L_0x1484b9210, L_0x1484b94b0, C4<0>, C4<0>;
L_0x1484b9c10 .functor AND 1, L_0x1484b9770, L_0x1484b9a60, C4<1>, C4<1>;
L_0x1484d2640 .functor XNOR 1, L_0x1484b8b80, L_0x1484b8c20, C4<0>, C4<0>;
L_0x1484d4390 .functor BUFZ 5, L_0x1484d40a0, C4<00000>, C4<00000>, C4<00000>;
L_0x1484d4300 .functor OR 1, L_0x1484d4260, L_0x1484d60a0, C4<0>, C4<0>;
L_0x1484e46d0 .functor OR 1, L_0x1484e4590, L_0x1484e4990, C4<0>, C4<0>;
L_0x1484d4480 .functor AND 1, L_0x1484e2260, L_0x1484e46d0, C4<1>, C4<1>;
L_0x1484e4b70 .functor AND 1, L_0x1484e21c0, L_0x1484e2260, C4<1>, C4<1>;
L_0x1484e4cb0 .functor OR 1, L_0x1484e4590, L_0x1484e4990, C4<0>, C4<0>;
L_0x1484e4a70 .functor NOT 1, L_0x1484e4cb0, C4<0>, C4<0>, C4<0>;
L_0x1484e4e00 .functor AND 1, L_0x1484e4b70, L_0x1484e4a70, C4<1>, C4<1>;
L_0x1484e4e70 .functor OR 1, L_0x1484d4480, L_0x1484e4e00, C4<0>, C4<0>;
L_0x1484e5ce0 .functor OR 1, L_0x1484b9b60, L_0x1484b9c10, C4<0>, C4<0>;
L_0x1484e5df0 .functor NOT 1, L_0x1484e5d50, C4<0>, C4<0>, C4<0>;
L_0x1484e5f60 .functor OR 1, L_0x1484e5ce0, L_0x1484e5df0, C4<0>, C4<0>;
L_0x1484e6470 .functor BUFZ 1, L_0x1484b8b10, C4<0>, C4<0>, C4<0>;
v0x14846c960_0 .net "DSR_e_diff", 4 0, L_0x1484d4390;  1 drivers
v0x14846ca10_0 .net "DSR_left_out", 31 0, L_0x1484e1560;  1 drivers
v0x14846cab0_0 .net "DSR_left_out_t", 31 0, L_0x1484e1330;  1 drivers
v0x14846cb80_0 .net "DSR_right_in", 31 0, L_0x1484b80f0;  1 drivers
v0x14846cc30_0 .net "DSR_right_out", 31 0, L_0x1484d55f0;  1 drivers
v0x14846cd80_0 .net "G", 0 0, L_0x1484e2260;  1 drivers
v0x14846ce10_0 .net "L", 0 0, L_0x1484e21c0;  1 drivers
v0x14846cea0_0 .net "LOD_in", 31 0, L_0x1484d6000;  1 drivers
v0x14846cf40_0 .net "R", 0 0, L_0x1484e4590;  1 drivers
v0x14846d050_0 .net "St", 0 0, L_0x1484e4990;  1 drivers
v0x14846d0e0_0 .net *"_ivl_10", 30 0, L_0x1484b8cf0;  1 drivers
v0x14846d190_0 .net *"_ivl_100", 0 0, L_0x1484d3e30;  1 drivers
L_0x140089138 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x14846d230_0 .net/2u *"_ivl_101", 4 0, L_0x140089138;  1 drivers
v0x14846d2e0_0 .net *"_ivl_104", 4 0, L_0x1484d41c0;  1 drivers
v0x14846d390_0 .net *"_ivl_112", 0 0, L_0x1484d4260;  1 drivers
v0x14846d440_0 .net *"_ivl_114", 0 0, L_0x1484d60a0;  1 drivers
v0x14846d4f0_0 .net *"_ivl_115", 0 0, L_0x1484d4300;  1 drivers
v0x14846d680_0 .net *"_ivl_118", 30 0, L_0x1484d5f60;  1 drivers
v0x14846d710_0 .net *"_ivl_124", 0 0, L_0x1484e14c0;  1 drivers
v0x14846d7c0_0 .net *"_ivl_126", 30 0, L_0x1484d6310;  1 drivers
L_0x1400899a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14846d870_0 .net/2u *"_ivl_127", 0 0, L_0x1400899a8;  1 drivers
v0x14846d920_0 .net *"_ivl_129", 31 0, L_0x1484e16d0;  1 drivers
L_0x140089a80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x14846d9d0_0 .net/2u *"_ivl_135", 2 0, L_0x140089a80;  1 drivers
v0x14846da80_0 .net *"_ivl_14", 30 0, L_0x1484b8ef0;  1 drivers
L_0x140089d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14846db30_0 .net/2u *"_ivl_143", 31 0, L_0x140089d08;  1 drivers
v0x14846dbe0_0 .net *"_ivl_154", 33 0, L_0x1484e4630;  1 drivers
v0x14846dc90_0 .net *"_ivl_157", 0 0, L_0x1484e46d0;  1 drivers
v0x14846dd40_0 .net *"_ivl_159", 0 0, L_0x1484d4480;  1 drivers
v0x14846ddf0_0 .net *"_ivl_161", 0 0, L_0x1484e4b70;  1 drivers
v0x14846dea0_0 .net *"_ivl_163", 0 0, L_0x1484e4cb0;  1 drivers
v0x14846df50_0 .net *"_ivl_165", 0 0, L_0x1484e4a70;  1 drivers
v0x14846e000_0 .net *"_ivl_167", 0 0, L_0x1484e4e00;  1 drivers
L_0x140089d50 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14846e0b0_0 .net/2u *"_ivl_171", 30 0, L_0x140089d50;  1 drivers
v0x14846d5a0_0 .net *"_ivl_177", 31 0, L_0x1484e5510;  1 drivers
v0x14846e340_0 .net *"_ivl_18", 0 0, L_0x1484b9100;  1 drivers
L_0x140089e28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14846e3d0_0 .net *"_ivl_180", 26 0, L_0x140089e28;  1 drivers
L_0x140089e70 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x14846e470_0 .net/2u *"_ivl_181", 31 0, L_0x140089e70;  1 drivers
v0x14846e520_0 .net *"_ivl_183", 0 0, L_0x1484e50d0;  1 drivers
v0x14846e5c0_0 .net *"_ivl_186", 31 0, L_0x1484e51f0;  1 drivers
v0x14846e670_0 .net *"_ivl_188", 31 0, L_0x1484e55b0;  1 drivers
v0x14846e720_0 .net *"_ivl_19", 0 0, L_0x1484b91a0;  1 drivers
L_0x140089eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14846e7d0_0 .net *"_ivl_191", 31 0, L_0x140089eb8;  1 drivers
v0x14846e880_0 .net *"_ivl_194", 31 0, L_0x1484e5820;  1 drivers
v0x14846e930_0 .net *"_ivl_197", 0 0, L_0x1484e5ce0;  1 drivers
v0x14846e9e0_0 .net *"_ivl_200", 0 0, L_0x1484e5d50;  1 drivers
v0x14846ea90_0 .net *"_ivl_201", 0 0, L_0x1484e5df0;  1 drivers
v0x14846eb40_0 .net *"_ivl_203", 0 0, L_0x1484e5f60;  1 drivers
L_0x140089f00 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14846ebf0_0 .net/2u *"_ivl_205", 30 0, L_0x140089f00;  1 drivers
v0x14846eca0_0 .net *"_ivl_207", 31 0, L_0x1484e5fd0;  1 drivers
v0x14846ed50_0 .net *"_ivl_210", 30 0, L_0x1484e5ac0;  1 drivers
v0x14846ee00_0 .net *"_ivl_211", 31 0, L_0x1484e5b60;  1 drivers
v0x14846eeb0_0 .net *"_ivl_24", 0 0, L_0x1484b9320;  1 drivers
v0x14846ef60_0 .net *"_ivl_25", 0 0, L_0x1484b9420;  1 drivers
v0x14846f010_0 .net *"_ivl_30", 0 0, L_0x1484b95c0;  1 drivers
v0x14846f0c0_0 .net *"_ivl_31", 0 0, L_0x1484b96e0;  1 drivers
v0x14846f170_0 .net *"_ivl_36", 0 0, L_0x1484b9860;  1 drivers
v0x14846f220_0 .net *"_ivl_37", 0 0, L_0x1484b99f0;  1 drivers
L_0x1400880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14846f2d0_0 .net *"_ivl_45", 31 0, L_0x1400880e8;  1 drivers
v0x14846f380_0 .net *"_ivl_48", 31 0, L_0x1484b9da0;  1 drivers
L_0x140088130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14846f430_0 .net *"_ivl_51", 31 0, L_0x140088130;  1 drivers
v0x14846f4e0_0 .net *"_ivl_54", 31 0, L_0x1484ba040;  1 drivers
v0x14846f590_0 .net *"_ivl_62", 30 0, L_0x1484d2230;  1 drivers
v0x14846f640_0 .net *"_ivl_64", 30 0, L_0x1484d22d0;  1 drivers
v0x14846f6f0_0 .net *"_ivl_65", 0 0, L_0x1484d2190;  1 drivers
L_0x140088e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14846f790_0 .net/2u *"_ivl_67", 0 0, L_0x140088e68;  1 drivers
L_0x140088eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14846e160_0 .net/2u *"_ivl_69", 0 0, L_0x140088eb0;  1 drivers
v0x14846e210_0 .net *"_ivl_98", 2 0, L_0x1484d3f80;  1 drivers
v0x14846f820_0 .net "add_m", 32 0, L_0x1484d5ce0;  1 drivers
v0x14846f8b0_0 .net "add_m_in1", 31 0, L_0x1484b8230;  1 drivers
v0x14846f940_0 .net "diff", 8 0, L_0x1484d3c50;  1 drivers
v0x14846f9d0_0 .net "done", 0 0, L_0x1484e6470;  alias, 1 drivers
v0x14846fa60_0 .net "e1", 1 0, L_0x1484c5f00;  1 drivers
v0x14846faf0_0 .net "e2", 1 0, L_0x1484d1d00;  1 drivers
v0x14846fb80_0 .net "e_o", 1 0, L_0x1484e1dd0;  1 drivers
v0x14846fc10_0 .net "exp_diff", 4 0, L_0x1484d40a0;  1 drivers
v0x14846fca0_0 .net "in1", 31 0, L_0x1484e6630;  1 drivers
v0x14846fd40_0 .net "in1_gt_in2", 0 0, L_0x1484d24a0;  1 drivers
v0x14846fde0_0 .net "in2", 31 0, L_0x1484e5ea0;  1 drivers
v0x14846fe90_0 .net "inf", 0 0, L_0x1484b9b60;  alias, 1 drivers
v0x14846ff30_0 .net "inf1", 0 0, L_0x1484b9210;  1 drivers
v0x14846ffd0_0 .net "inf2", 0 0, L_0x1484b94b0;  1 drivers
v0x148470070_0 .net "le", 1 0, L_0x1484d2ca0;  1 drivers
v0x148470120_0 .net "le_o", 8 0, L_0x1484e1f60;  1 drivers
v0x1484701e0_0 .net "le_o_tmp", 8 0, L_0x1484e1b30;  1 drivers
v0x148470270_0 .net "left_shift", 4 0, L_0x1484dfca0;  1 drivers
v0x148470310_0 .net "lm", 30 0, L_0x1484d2fb0;  1 drivers
v0x1484703c0_0 .net "lr", 4 0, L_0x1484d29e0;  1 drivers
v0x148470480_0 .net "lr_N", 5 0, L_0x1484d3410;  1 drivers
v0x148470530_0 .net "lrc", 0 0, L_0x1484d27f0;  1 drivers
v0x1484705e0_0 .net "ls", 0 0, L_0x1484d23f0;  1 drivers
v0x148470670_0 .net "m1", 30 0, L_0x1484d1f50;  1 drivers
v0x148470710_0 .net "m2", 30 0, L_0x1484d2070;  1 drivers
v0x1484707c0_0 .net "mant1", 29 0, L_0x1484c5fe0;  1 drivers
v0x148470880_0 .net "mant2", 29 0, L_0x1484d1e30;  1 drivers
v0x148470930_0 .net "mant_ovf", 1 0, L_0x1484d5ec0;  1 drivers
v0x1484709d0_0 .net "op", 0 0, L_0x1484d2640;  1 drivers
v0x148470a80_0 .net "out", 31 0, L_0x1484e5c40;  alias, 1 drivers
v0x148470b20_0 .net "r_o", 4 0, L_0x1484e2e00;  1 drivers
v0x148470c00_0 .net "rc1", 0 0, L_0x1484ba320;  1 drivers
v0x148470c90_0 .net "rc2", 0 0, L_0x1484c6170;  1 drivers
v0x148470d40_0 .net "regime1", 4 0, L_0x1484c4620;  1 drivers
v0x148470df0_0 .net "regime2", 4 0, L_0x1484d04a0;  1 drivers
v0x148470ea0_0 .net "rnd_ulp", 31 0, L_0x1484e4d60;  1 drivers
v0x148470f50_0 .net "s1", 0 0, L_0x1484b8b80;  1 drivers
v0x148470fe0_0 .net "s2", 0 0, L_0x1484b8c20;  1 drivers
v0x148471070_0 .net "se", 1 0, L_0x1484d2a80;  1 drivers
v0x148471120_0 .net "sm", 30 0, L_0x1484d2d40;  1 drivers
v0x1484711d0_0 .net "sr", 4 0, L_0x1484d2890;  1 drivers
v0x148471290_0 .net "sr_N", 5 0, L_0x1484d38b0;  1 drivers
v0x148471340_0 .net "src", 0 0, L_0x1484d2540;  1 drivers
v0x1484713f0_0 .net "start", 0 0, L_0x140089f48;  1 drivers
v0x148471480_0 .net "start0", 0 0, L_0x1484b8b10;  1 drivers
v0x148471510_0 .net "tmp1_o", 98 0, L_0x1484e4380;  1 drivers
v0x1484715d0_0 .net "tmp1_oN", 31 0, L_0x1484e5900;  1 drivers
v0x148471670_0 .net "tmp1_o_rnd", 31 0, L_0x1484e5a20;  1 drivers
v0x148471720_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x1484e5330;  1 drivers
v0x148471800_0 .net "tmp_o", 66 0, L_0x1484b88b0;  1 drivers
v0x1484718b0_0 .net "ulp", 0 0, L_0x1484e4e70;  1 drivers
v0x148471950_0 .net "xin1", 31 0, L_0x1484b9ea0;  1 drivers
v0x1484719f0_0 .net "xin2", 31 0, L_0x1484ba140;  1 drivers
v0x148471aa0_0 .net "zero", 0 0, L_0x1484b9c10;  alias, 1 drivers
v0x148471b30_0 .net "zero1", 0 0, L_0x1484b9770;  1 drivers
v0x148471bd0_0 .net "zero2", 0 0, L_0x1484b9a60;  1 drivers
v0x148471c70_0 .net "zero_tmp1", 0 0, L_0x1484b8dd0;  1 drivers
v0x148471d10_0 .net "zero_tmp2", 0 0, L_0x1484b8fd0;  1 drivers
L_0x1484b8370 .part L_0x1484e1f60, 7, 1;
L_0x1484b8790 .part L_0x1484e1f60, 7, 1;
L_0x1484b86d0 .part L_0x1484e1560, 0, 31;
L_0x1484b8b80 .part L_0x1484e6630, 31, 1;
L_0x1484b8c20 .part L_0x1484e5ea0, 31, 1;
L_0x1484b8cf0 .part L_0x1484e6630, 0, 31;
L_0x1484b8dd0 .reduce/or L_0x1484b8cf0;
L_0x1484b8ef0 .part L_0x1484e5ea0, 0, 31;
L_0x1484b8fd0 .reduce/or L_0x1484b8ef0;
L_0x1484b9100 .part L_0x1484e6630, 31, 1;
L_0x1484b9320 .part L_0x1484e5ea0, 31, 1;
L_0x1484b95c0 .part L_0x1484e6630, 31, 1;
L_0x1484b9860 .part L_0x1484e5ea0, 31, 1;
L_0x1484b9da0 .arith/sub 32, L_0x1400880e8, L_0x1484e6630;
L_0x1484b9ea0 .functor MUXZ 32, L_0x1484e6630, L_0x1484b9da0, L_0x1484b8b80, C4<>;
L_0x1484ba040 .arith/sub 32, L_0x140088130, L_0x1484e5ea0;
L_0x1484ba140 .functor MUXZ 32, L_0x1484e5ea0, L_0x1484ba040, L_0x1484b8c20, C4<>;
L_0x1484d1f50 .concat [ 30 1 0 0], L_0x1484c5fe0, L_0x1484b8dd0;
L_0x1484d2070 .concat [ 30 1 0 0], L_0x1484d1e30, L_0x1484b8fd0;
L_0x1484d2230 .part L_0x1484b9ea0, 0, 31;
L_0x1484d22d0 .part L_0x1484ba140, 0, 31;
L_0x1484d2190 .cmp/ge 31, L_0x1484d2230, L_0x1484d22d0;
L_0x1484d24a0 .functor MUXZ 1, L_0x140088eb0, L_0x140088e68, L_0x1484d2190, C4<>;
L_0x1484d23f0 .functor MUXZ 1, L_0x1484b8c20, L_0x1484b8b80, L_0x1484d24a0, C4<>;
L_0x1484d27f0 .functor MUXZ 1, L_0x1484c6170, L_0x1484ba320, L_0x1484d24a0, C4<>;
L_0x1484d2540 .functor MUXZ 1, L_0x1484ba320, L_0x1484c6170, L_0x1484d24a0, C4<>;
L_0x1484d29e0 .functor MUXZ 5, L_0x1484d04a0, L_0x1484c4620, L_0x1484d24a0, C4<>;
L_0x1484d2890 .functor MUXZ 5, L_0x1484c4620, L_0x1484d04a0, L_0x1484d24a0, C4<>;
L_0x1484d2ca0 .functor MUXZ 2, L_0x1484d1d00, L_0x1484c5f00, L_0x1484d24a0, C4<>;
L_0x1484d2a80 .functor MUXZ 2, L_0x1484c5f00, L_0x1484d1d00, L_0x1484d24a0, C4<>;
L_0x1484d2fb0 .functor MUXZ 31, L_0x1484d2070, L_0x1484d1f50, L_0x1484d24a0, C4<>;
L_0x1484d2d40 .functor MUXZ 31, L_0x1484d1f50, L_0x1484d2070, L_0x1484d24a0, C4<>;
L_0x1484d3d50 .concat [ 2 6 0 0], L_0x1484d2ca0, L_0x1484d3410;
L_0x1484d3050 .concat [ 2 6 0 0], L_0x1484d2a80, L_0x1484d38b0;
L_0x1484d3f80 .part L_0x1484d3c50, 5, 3;
L_0x1484d3e30 .reduce/or L_0x1484d3f80;
L_0x1484d41c0 .part L_0x1484d3c50, 0, 5;
L_0x1484d40a0 .functor MUXZ 5, L_0x1484d41c0, L_0x140089138, L_0x1484d3e30, C4<>;
L_0x1484d5ec0 .part L_0x1484d5ce0, 31, 2;
L_0x1484d4260 .part L_0x1484d5ce0, 32, 1;
L_0x1484d60a0 .part L_0x1484d5ce0, 31, 1;
L_0x1484d5f60 .part L_0x1484d5ce0, 0, 31;
L_0x1484d6000 .concat [ 31 1 0 0], L_0x1484d5f60, L_0x1484d4300;
L_0x1484e1420 .part L_0x1484d5ce0, 1, 32;
L_0x1484e14c0 .part L_0x1484e1330, 31, 1;
L_0x1484d6310 .part L_0x1484e1330, 0, 31;
L_0x1484e16d0 .concat [ 1 31 0 0], L_0x1400899a8, L_0x1484d6310;
L_0x1484e1560 .functor MUXZ 32, L_0x1484e16d0, L_0x1484e1330, L_0x1484e14c0, C4<>;
L_0x1484e1cb0 .concat [ 2 6 0 0], L_0x1484d2ca0, L_0x1484d3410;
L_0x1484e1770 .concat [ 5 3 0 0], L_0x1484dfca0, L_0x140089a80;
L_0x1484e20e0 .part L_0x1484d5ec0, 1, 1;
L_0x1484e2ee0 .part L_0x1484e1f60, 0, 8;
L_0x1484e4470 .concat [ 32 67 0 0], L_0x140089d08, L_0x1484b88b0;
L_0x1484e21c0 .part L_0x1484e4380, 36, 1;
L_0x1484e2260 .part L_0x1484e4380, 35, 1;
L_0x1484e4590 .part L_0x1484e4380, 34, 1;
L_0x1484e4630 .part L_0x1484e4380, 0, 34;
L_0x1484e4990 .reduce/or L_0x1484e4630;
L_0x1484e4d60 .concat [ 1 31 0 0], L_0x1484e4e70, L_0x140089d50;
L_0x1484e5430 .part L_0x1484e4380, 35, 32;
L_0x1484e5510 .concat [ 5 27 0 0], L_0x1484e2e00, L_0x140089e28;
L_0x1484e50d0 .cmp/gt 32, L_0x140089e70, L_0x1484e5510;
L_0x1484e51f0 .part L_0x1484e5330, 0, 32;
L_0x1484e55b0 .part L_0x1484e4380, 35, 32;
L_0x1484e5a20 .functor MUXZ 32, L_0x1484e55b0, L_0x1484e51f0, L_0x1484e50d0, C4<>;
L_0x1484e5820 .arith/sub 32, L_0x140089eb8, L_0x1484e5a20;
L_0x1484e5900 .functor MUXZ 32, L_0x1484e5a20, L_0x1484e5820, L_0x1484d23f0, C4<>;
L_0x1484e5d50 .part L_0x1484e1560, 31, 1;
L_0x1484e5fd0 .concat [ 31 1 0 0], L_0x140089f00, L_0x1484b9b60;
L_0x1484e5ac0 .part L_0x1484e5900, 1, 31;
L_0x1484e5b60 .concat [ 31 1 0 0], L_0x1484e5ac0, L_0x1484d23f0;
L_0x1484e5c40 .functor MUXZ 32, L_0x1484e5b60, L_0x1484e5fd0, L_0x1484e5f60, C4<>;
S_0x1482f2550 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x1482ed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x13ee20c30 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x13ee20c70 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x1484e1330 .functor BUFZ 32, L_0x1484e0d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x140089960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483e9f80_0 .net *"_ivl_11", 0 0, L_0x140089960;  1 drivers
v0x1483e5e40_0 .net *"_ivl_6", 0 0, L_0x1484e0ea0;  1 drivers
v0x1483e3420_0 .net *"_ivl_7", 31 0, L_0x1484e1030;  1 drivers
v0x1483e8af0_0 .net *"_ivl_9", 30 0, L_0x1484e0f70;  1 drivers
v0x1483e7410_0 .net "a", 31 0, L_0x1484e1420;  1 drivers
v0x1483f3570_0 .net "b", 4 0, L_0x1484dfca0;  alias, 1 drivers
v0x1483ee570_0 .net "c", 31 0, L_0x1484e1330;  alias, 1 drivers
v0x1483bafb0 .array "tmp", 0 4;
v0x1483bafb0_0 .net v0x1483bafb0 0, 31 0, L_0x1484e11d0; 1 drivers
v0x1483bafb0_1 .net v0x1483bafb0 1, 31 0, L_0x1484e00e0; 1 drivers
v0x1483bafb0_2 .net v0x1483bafb0 2, 31 0, L_0x1484e04e0; 1 drivers
v0x1483bafb0_3 .net v0x1483bafb0 3, 31 0, L_0x1484e0900; 1 drivers
v0x1483bafb0_4 .net v0x1483bafb0 4, 31 0, L_0x1484e0d80; 1 drivers
L_0x1484dfe40 .part L_0x1484dfca0, 1, 1;
L_0x1484e0240 .part L_0x1484dfca0, 2, 1;
L_0x1484e0600 .part L_0x1484dfca0, 3, 1;
L_0x1484e0a20 .part L_0x1484dfca0, 4, 1;
L_0x1484e0ea0 .part L_0x1484dfca0, 0, 1;
L_0x1484e0f70 .part L_0x1484e1420, 0, 31;
L_0x1484e1030 .concat [ 1 31 0 0], L_0x140089960, L_0x1484e0f70;
L_0x1484e11d0 .functor MUXZ 32, L_0x1484e1420, L_0x1484e1030, L_0x1484e0ea0, C4<>;
S_0x1482f6560 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x1482f2550;
 .timescale -9 -12;
P_0x13ee4b420 .param/l "i" 1 4 296, +C4<01>;
v0x1482fa4b0_0 .net *"_ivl_1", 0 0, L_0x1484dfe40;  1 drivers
v0x1482f6370_0 .net *"_ivl_3", 31 0, L_0x1484dff80;  1 drivers
v0x1482f3950_0 .net *"_ivl_5", 29 0, L_0x1484dfee0;  1 drivers
L_0x140089840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1482f9020_0 .net *"_ivl_7", 1 0, L_0x140089840;  1 drivers
L_0x1484dfee0 .part L_0x1484e11d0, 0, 30;
L_0x1484dff80 .concat [ 2 30 0 0], L_0x140089840, L_0x1484dfee0;
L_0x1484e00e0 .functor MUXZ 32, L_0x1484e11d0, L_0x1484dff80, L_0x1484dfe40, C4<>;
S_0x1482fcee0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x1482f2550;
 .timescale -9 -12;
P_0x13ee56e00 .param/l "i" 1 4 296, +C4<010>;
v0x1482f7940_0 .net *"_ivl_1", 0 0, L_0x1484e0240;  1 drivers
v0x1482fe2d0_0 .net *"_ivl_3", 31 0, L_0x1484e03c0;  1 drivers
v0x1482dfdf0_0 .net *"_ivl_5", 27 0, L_0x1484e02e0;  1 drivers
L_0x140089888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1482df590_0 .net *"_ivl_7", 3 0, L_0x140089888;  1 drivers
L_0x1484e02e0 .part L_0x1484e00e0, 0, 28;
L_0x1484e03c0 .concat [ 4 28 0 0], L_0x140089888, L_0x1484e02e0;
L_0x1484e04e0 .functor MUXZ 32, L_0x1484e00e0, L_0x1484e03c0, L_0x1484e0240, C4<>;
S_0x1483b1890 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x1482f2550;
 .timescale -9 -12;
P_0x13ee59210 .param/l "i" 1 4 296, +C4<011>;
v0x1483fd3c0_0 .net *"_ivl_1", 0 0, L_0x1484e0600;  1 drivers
v0x1483b4d00_0 .net *"_ivl_3", 31 0, L_0x1484e07a0;  1 drivers
v0x1483d7e60_0 .net *"_ivl_5", 23 0, L_0x1484e06a0;  1 drivers
L_0x1400898d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1483e1e10_0 .net *"_ivl_7", 7 0, L_0x1400898d0;  1 drivers
L_0x1484e06a0 .part L_0x1484e04e0, 0, 24;
L_0x1484e07a0 .concat [ 8 24 0 0], L_0x1400898d0, L_0x1484e06a0;
L_0x1484e0900 .functor MUXZ 32, L_0x1484e04e0, L_0x1484e07a0, L_0x1484e0600, C4<>;
S_0x1483b1580 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x1482f2550;
 .timescale -9 -12;
P_0x13ee59530 .param/l "i" 1 4 296, +C4<0100>;
v0x1483dc990_0 .net *"_ivl_1", 0 0, L_0x1484e0a20;  1 drivers
v0x1483d9f70_0 .net *"_ivl_3", 31 0, L_0x1484e0c60;  1 drivers
v0x1483df640_0 .net *"_ivl_5", 15 0, L_0x1484e0bc0;  1 drivers
L_0x140089918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1483ddf60_0 .net *"_ivl_7", 15 0, L_0x140089918;  1 drivers
L_0x1484e0bc0 .part L_0x1484e0900, 0, 16;
L_0x1484e0c60 .concat [ 16 16 0 0], L_0x140089918, L_0x1484e0bc0;
L_0x1484e0d80 .functor MUXZ 32, L_0x1484e0900, L_0x1484e0c60, L_0x1484e0a20, C4<>;
S_0x1483b60a0 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x1482ed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x13ee20200 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x13ee20240 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x1484d55f0 .functor BUFZ 32, L_0x1484d50d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1400892a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483a8b40_0 .net *"_ivl_11", 0 0, L_0x1400892a0;  1 drivers
v0x1483a84b0_0 .net *"_ivl_6", 0 0, L_0x1484d51f0;  1 drivers
v0x14839c920_0 .net *"_ivl_7", 31 0, L_0x1484d5330;  1 drivers
v0x14839b9a0_0 .net *"_ivl_9", 30 0, L_0x1484d5290;  1 drivers
v0x148398d90_0 .net "a", 31 0, L_0x1484b80f0;  alias, 1 drivers
v0x14839dd40_0 .net "b", 4 0, L_0x1484d4390;  alias, 1 drivers
v0x1483345e0_0 .net "c", 31 0, L_0x1484d55f0;  alias, 1 drivers
v0x148329ca0 .array "tmp", 0 4;
v0x148329ca0_0 .net v0x148329ca0 0, 31 0, L_0x1484d5490; 1 drivers
v0x148329ca0_1 .net v0x148329ca0 1, 31 0, L_0x1484d4710; 1 drivers
v0x148329ca0_2 .net v0x148329ca0 2, 31 0, L_0x1484d4b50; 1 drivers
v0x148329ca0_3 .net v0x148329ca0 3, 31 0, L_0x1484ca2b0; 1 drivers
v0x148329ca0_4 .net v0x148329ca0 4, 31 0, L_0x1484d50d0; 1 drivers
L_0x1484d44f0 .part L_0x1484d4390, 1, 1;
L_0x1484d4870 .part L_0x1484d4390, 2, 1;
L_0x1484d4c70 .part L_0x1484d4390, 3, 1;
L_0x1484d4e30 .part L_0x1484d4390, 4, 1;
L_0x1484d51f0 .part L_0x1484d4390, 0, 1;
L_0x1484d5290 .part L_0x1484b80f0, 1, 31;
L_0x1484d5330 .concat [ 31 1 0 0], L_0x1484d5290, L_0x1400892a0;
L_0x1484d5490 .functor MUXZ 32, L_0x1484b80f0, L_0x1484d5330, L_0x1484d51f0, C4<>;
S_0x1483b5a20 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x1483b60a0;
 .timescale -9 -12;
P_0x13ee50750 .param/l "i" 1 4 317, +C4<01>;
v0x1483c4f60_0 .net *"_ivl_1", 0 0, L_0x1484d44f0;  1 drivers
v0x1483bfae0_0 .net *"_ivl_3", 31 0, L_0x1484d4630;  1 drivers
v0x1483bd0c0_0 .net *"_ivl_5", 29 0, L_0x1484d4590;  1 drivers
L_0x140089180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1483c2790_0 .net *"_ivl_7", 1 0, L_0x140089180;  1 drivers
L_0x1484d4590 .part L_0x1484d5490, 2, 30;
L_0x1484d4630 .concat [ 30 2 0 0], L_0x1484d4590, L_0x140089180;
L_0x1484d4710 .functor MUXZ 32, L_0x1484d5490, L_0x1484d4630, L_0x1484d44f0, C4<>;
S_0x1483fe780 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x1483b60a0;
 .timescale -9 -12;
P_0x1483d1510 .param/l "i" 1 4 317, +C4<010>;
v0x1483c10b0_0 .net *"_ivl_1", 0 0, L_0x1484d4870;  1 drivers
v0x1483cd0d0_0 .net *"_ivl_3", 31 0, L_0x1484d4a30;  1 drivers
v0x1483c8f90_0 .net *"_ivl_5", 27 0, L_0x1484d4990;  1 drivers
L_0x1400891c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1483c6570_0 .net *"_ivl_7", 3 0, L_0x1400891c8;  1 drivers
L_0x1484d4990 .part L_0x1484d4710, 4, 28;
L_0x1484d4a30 .concat [ 28 4 0 0], L_0x1484d4990, L_0x1400891c8;
L_0x1484d4b50 .functor MUXZ 32, L_0x1484d4710, L_0x1484d4a30, L_0x1484d4870, C4<>;
S_0x1483f46a0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x1483b60a0;
 .timescale -9 -12;
P_0x148398c10 .param/l "i" 1 4 317, +C4<011>;
v0x1483cbc40_0 .net *"_ivl_1", 0 0, L_0x1484d4c70;  1 drivers
v0x1483ca560_0 .net *"_ivl_3", 31 0, L_0x1484ca190;  1 drivers
v0x1483d66c0_0 .net *"_ivl_5", 23 0, L_0x1484d4d10;  1 drivers
L_0x140089210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1483d16c0_0 .net *"_ivl_7", 7 0, L_0x140089210;  1 drivers
L_0x1484d4d10 .part L_0x1484d4b50, 8, 24;
L_0x1484ca190 .concat [ 24 8 0 0], L_0x1484d4d10, L_0x140089210;
L_0x1484ca2b0 .functor MUXZ 32, L_0x1484d4b50, L_0x1484ca190, L_0x1484d4c70, C4<>;
S_0x1483d7ba0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x1483b60a0;
 .timescale -9 -12;
P_0x14834b530 .param/l "i" 1 4 317, +C4<0100>;
v0x1483b28c0_0 .net *"_ivl_1", 0 0, L_0x1484d4e30;  1 drivers
v0x1483b2170_0 .net *"_ivl_3", 31 0, L_0x1484d4fb0;  1 drivers
v0x1483ff3e0_0 .net *"_ivl_5", 15 0, L_0x1484d4ed0;  1 drivers
L_0x140089258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14835bc40_0 .net *"_ivl_7", 15 0, L_0x140089258;  1 drivers
L_0x1484d4ed0 .part L_0x1484ca2b0, 16, 16;
L_0x1484d4fb0 .concat [ 16 16 0 0], L_0x1484d4ed0, L_0x140089258;
L_0x1484d50d0 .functor MUXZ 32, L_0x1484ca2b0, L_0x1484d4fb0, L_0x1484d4e30, C4<>;
S_0x1483dcb80 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x1482ed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x13ee5d2f0 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x13ee5d330 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x1484e4380 .functor BUFZ 99, L_0x1484e3da0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x140089cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148345c40_0 .net *"_ivl_11", 0 0, L_0x140089cc0;  1 drivers
v0x148341b00_0 .net *"_ivl_6", 0 0, L_0x1484e3ec0;  1 drivers
v0x14833f0e0_0 .net *"_ivl_7", 98 0, L_0x1484e4100;  1 drivers
v0x1483447b0_0 .net *"_ivl_9", 97 0, L_0x1484e4060;  1 drivers
v0x1483430d0_0 .net "a", 98 0, L_0x1484e4470;  1 drivers
v0x148351df0_0 .net "b", 4 0, L_0x1484e2e00;  alias, 1 drivers
v0x14834b6e0_0 .net "c", 98 0, L_0x1484e4380;  alias, 1 drivers
v0x148313810 .array "tmp", 0 4;
v0x148313810_0 .net v0x148313810 0, 98 0, L_0x1484e4220; 1 drivers
v0x148313810_1 .net v0x148313810 1, 98 0, L_0x1484e3220; 1 drivers
v0x148313810_2 .net v0x148313810 2, 98 0, L_0x1484e3620; 1 drivers
v0x148313810_3 .net v0x148313810 3, 98 0, L_0x1484e39e0; 1 drivers
v0x148313810_4 .net v0x148313810 4, 98 0, L_0x1484e3da0; 1 drivers
L_0x1484e2f80 .part L_0x1484e2e00, 1, 1;
L_0x1484e3380 .part L_0x1484e2e00, 2, 1;
L_0x1484e3740 .part L_0x1484e2e00, 3, 1;
L_0x1484e3b00 .part L_0x1484e2e00, 4, 1;
L_0x1484e3ec0 .part L_0x1484e2e00, 0, 1;
L_0x1484e4060 .part L_0x1484e4470, 1, 98;
L_0x1484e4100 .concat [ 98 1 0 0], L_0x1484e4060, L_0x140089cc0;
L_0x1484e4220 .functor MUXZ 99, L_0x1484e4470, L_0x1484e4100, L_0x1484e3ec0, C4<>;
S_0x1483e2020 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x1483dcb80;
 .timescale -9 -12;
P_0x13ee07b00 .param/l "i" 1 4 317, +C4<01>;
v0x148324820_0 .net *"_ivl_1", 0 0, L_0x1484e2f80;  1 drivers
v0x148321e00_0 .net *"_ivl_3", 98 0, L_0x1484e3140;  1 drivers
v0x1483274d0_0 .net *"_ivl_5", 96 0, L_0x1484e30a0;  1 drivers
L_0x140089ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148325df0_0 .net *"_ivl_7", 1 0, L_0x140089ba0;  1 drivers
L_0x1484e30a0 .part L_0x1484e4220, 2, 97;
L_0x1484e3140 .concat [ 97 2 0 0], L_0x1484e30a0, L_0x140089ba0;
L_0x1484e3220 .functor MUXZ 99, L_0x1484e4220, L_0x1484e3140, L_0x1484e2f80, C4<>;
S_0x1483e6030 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x1483dcb80;
 .timescale -9 -12;
P_0x13ee4c390 .param/l "i" 1 4 317, +C4<010>;
v0x148331e10_0 .net *"_ivl_1", 0 0, L_0x1484e3380;  1 drivers
v0x14832dcd0_0 .net *"_ivl_3", 98 0, L_0x1484e3500;  1 drivers
v0x14832b2b0_0 .net *"_ivl_5", 94 0, L_0x1484e3420;  1 drivers
L_0x140089be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x148330980_0 .net *"_ivl_7", 3 0, L_0x140089be8;  1 drivers
L_0x1484e3420 .part L_0x1484e3220, 4, 95;
L_0x1484e3500 .concat [ 95 4 0 0], L_0x1484e3420, L_0x140089be8;
L_0x1484e3620 .functor MUXZ 99, L_0x1484e3220, L_0x1484e3500, L_0x1484e3380, C4<>;
S_0x1483f12f0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x1483dcb80;
 .timescale -9 -12;
P_0x13ee58fd0 .param/l "i" 1 4 317, +C4<011>;
v0x14832f2a0_0 .net *"_ivl_1", 0 0, L_0x1484e3740;  1 drivers
v0x1483470f0_0 .net *"_ivl_3", 98 0, L_0x1484e38c0;  1 drivers
v0x148346fa0_0 .net *"_ivl_5", 90 0, L_0x1484e37e0;  1 drivers
L_0x140089c30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14833dad0_0 .net *"_ivl_7", 7 0, L_0x140089c30;  1 drivers
L_0x1484e37e0 .part L_0x1484e3620, 8, 91;
L_0x1484e38c0 .concat [ 91 8 0 0], L_0x1484e37e0, L_0x140089c30;
L_0x1484e39e0 .functor MUXZ 99, L_0x1484e3620, L_0x1484e38c0, L_0x1484e3740, C4<>;
S_0x1483efbd0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x1483dcb80;
 .timescale -9 -12;
P_0x1482df620 .param/l "i" 1 4 317, +C4<0100>;
v0x148338650_0 .net *"_ivl_1", 0 0, L_0x1484e3b00;  1 drivers
v0x148335c30_0 .net *"_ivl_3", 98 0, L_0x1484e3c80;  1 drivers
v0x14833b300_0 .net *"_ivl_5", 82 0, L_0x1484e3ba0;  1 drivers
L_0x140089c78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x148339c20_0 .net *"_ivl_7", 15 0, L_0x140089c78;  1 drivers
L_0x1484e3ba0 .part L_0x1484e39e0, 16, 83;
L_0x1484e3c80 .concat [ 83 16 0 0], L_0x1484e3ba0, L_0x140089c78;
L_0x1484e3da0 .functor MUXZ 99, L_0x1484e39e0, L_0x1484e3c80, L_0x1484e3b00, C4<>;
S_0x1483d77f0 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x1482ed0b0;
 .timescale -9 -12;
L_0x140088010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483136c0_0 .net/2u *"_ivl_0", 0 0, L_0x140088010;  1 drivers
L_0x1484b80f0 .concat [ 1 31 0 0], L_0x140088010, L_0x1484d2d40;
S_0x1483bacf0 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x1482ed0b0;
 .timescale -9 -12;
L_0x140088058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14830a1f0_0 .net/2u *"_ivl_0", 0 0, L_0x140088058;  1 drivers
L_0x1484b8230 .concat [ 1 31 0 0], L_0x140088058, L_0x1484d2fb0;
S_0x1483bfcd0 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x1482ed0b0;
 .timescale -9 -12;
L_0x1484b8470 .functor NOT 1, L_0x1484b8370, C4<0>, C4<0>, C4<0>;
v0x148304d70_0 .net *"_ivl_0", 0 0, L_0x1484b8370;  1 drivers
v0x148307a20_0 .net *"_ivl_1", 0 0, L_0x1484b8470;  1 drivers
v0x148306340_0 .net *"_ivl_3", 31 0, L_0x1484b8520;  1 drivers
v0x148312360_0 .net *"_ivl_5", 0 0, L_0x1484b8790;  1 drivers
v0x14830e220_0 .net *"_ivl_6", 30 0, L_0x1484b86d0;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14830b800_0 .net/2u *"_ivl_7", 0 0, L_0x1400880a0;  1 drivers
LS_0x1484b8520_0_0 .concat [ 1 1 1 1], L_0x1484b8470, L_0x1484b8470, L_0x1484b8470, L_0x1484b8470;
LS_0x1484b8520_0_4 .concat [ 1 1 1 1], L_0x1484b8470, L_0x1484b8470, L_0x1484b8470, L_0x1484b8470;
LS_0x1484b8520_0_8 .concat [ 1 1 1 1], L_0x1484b8470, L_0x1484b8470, L_0x1484b8470, L_0x1484b8470;
LS_0x1484b8520_0_12 .concat [ 1 1 1 1], L_0x1484b8470, L_0x1484b8470, L_0x1484b8470, L_0x1484b8470;
LS_0x1484b8520_0_16 .concat [ 1 1 1 1], L_0x1484b8470, L_0x1484b8470, L_0x1484b8470, L_0x1484b8470;
LS_0x1484b8520_0_20 .concat [ 1 1 1 1], L_0x1484b8470, L_0x1484b8470, L_0x1484b8470, L_0x1484b8470;
LS_0x1484b8520_0_24 .concat [ 1 1 1 1], L_0x1484b8470, L_0x1484b8470, L_0x1484b8470, L_0x1484b8470;
LS_0x1484b8520_0_28 .concat [ 1 1 1 1], L_0x1484b8470, L_0x1484b8470, L_0x1484b8470, L_0x1484b8470;
LS_0x1484b8520_1_0 .concat [ 4 4 4 4], LS_0x1484b8520_0_0, LS_0x1484b8520_0_4, LS_0x1484b8520_0_8, LS_0x1484b8520_0_12;
LS_0x1484b8520_1_4 .concat [ 4 4 4 4], LS_0x1484b8520_0_16, LS_0x1484b8520_0_20, LS_0x1484b8520_0_24, LS_0x1484b8520_0_28;
L_0x1484b8520 .concat [ 16 16 0 0], LS_0x1484b8520_1_0, LS_0x1484b8520_1_4;
LS_0x1484b88b0_0_0 .concat [ 1 31 2 1], L_0x1400880a0, L_0x1484b86d0, L_0x1484e1dd0, L_0x1484b8790;
LS_0x1484b88b0_0_4 .concat [ 32 0 0 0], L_0x1484b8520;
L_0x1484b88b0 .concat [ 35 32 0 0], LS_0x1484b88b0_0_0, LS_0x1484b88b0_0_4;
S_0x1483c5170 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x1482ed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x14830e2b0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x14830e2f0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x1483ec1d0_0 .net "in", 31 0, L_0x1484d6000;  alias, 1 drivers
v0x1483e1800_0 .net "out", 4 0, L_0x1484dfca0;  alias, 1 drivers
v0x1483e1890_0 .net "vld", 0 0, L_0x1484df9f0;  1 drivers
S_0x1483c9180 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x1483c5170;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148307ab0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x148307af0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x1483ed830_0 .net "in", 31 0, L_0x1484d6000;  alias, 1 drivers
v0x1483ed8c0_0 .net "out", 4 0, L_0x1484dfca0;  alias, 1 drivers
v0x1483ecf80_0 .net "vld", 0 0, L_0x1484df9f0;  alias, 1 drivers
L_0x1484dadc0 .part L_0x1484d6000, 0, 16;
L_0x1484df950 .part L_0x1484d6000, 16, 16;
S_0x1483d4440 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1483c9180;
 .timescale -9 -12;
L_0x1484df9f0 .functor OR 1, L_0x1484da9b0, L_0x1484df540, C4<0>, C4<0>;
L_0x1400897f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483fe330_0 .net/2u *"_ivl_4", 0 0, L_0x1400897f8;  1 drivers
v0x1483fe3c0_0 .net *"_ivl_6", 4 0, L_0x1484dfaa0;  1 drivers
v0x1483fc730_0 .net *"_ivl_8", 4 0, L_0x1484dfb80;  1 drivers
v0x1483fc7c0_0 .net "out_h", 3 0, L_0x1484df7f0;  1 drivers
v0x1483fc070_0 .net "out_l", 3 0, L_0x1484dac60;  1 drivers
v0x1483fc100_0 .net "out_vh", 0 0, L_0x1484df540;  1 drivers
v0x1483d85e0_0 .net "out_vl", 0 0, L_0x1484da9b0;  1 drivers
L_0x1484dfaa0 .concat [ 4 1 0 0], L_0x1484df7f0, L_0x1400897f8;
L_0x1484dfb80 .concat [ 4 1 0 0], L_0x1484dac60, L_0x1484da9b0;
L_0x1484dfca0 .functor MUXZ 5, L_0x1484dfb80, L_0x1484dfaa0, L_0x1484df540, C4<>;
S_0x1483d2d20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1483d4440;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483138a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x1483138e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x1483cbac0_0 .net "in", 15 0, L_0x1484df950;  1 drivers
v0x1483cbb50_0 .net "out", 3 0, L_0x1484df7f0;  alias, 1 drivers
v0x1483ca750_0 .net "vld", 0 0, L_0x1484df540;  alias, 1 drivers
L_0x1484dd150 .part L_0x1484df950, 0, 8;
L_0x1484df460 .part L_0x1484df950, 8, 8;
S_0x1483b10b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1483d2d20;
 .timescale -9 -12;
L_0x1484df540 .functor OR 1, L_0x1484dcd40, L_0x1484df050, C4<0>, C4<0>;
L_0x1400897b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483bd340_0 .net/2u *"_ivl_4", 0 0, L_0x1400897b0;  1 drivers
v0x1483c2610_0 .net *"_ivl_6", 3 0, L_0x1484df5f0;  1 drivers
v0x1483c26a0_0 .net *"_ivl_8", 3 0, L_0x1484df6d0;  1 drivers
v0x1483c12a0_0 .net "out_h", 2 0, L_0x1484df300;  1 drivers
v0x1483c1330_0 .net "out_l", 2 0, L_0x1484dcff0;  1 drivers
v0x1483ccf50_0 .net "out_vh", 0 0, L_0x1484df050;  1 drivers
v0x1483ccfe0_0 .net "out_vl", 0 0, L_0x1484dcd40;  1 drivers
L_0x1484df5f0 .concat [ 3 1 0 0], L_0x1484df300, L_0x1400897b0;
L_0x1484df6d0 .concat [ 3 1 0 0], L_0x1484dcff0, L_0x1484dcd40;
L_0x1484df7f0 .functor MUXZ 4, L_0x1484df6d0, L_0x1484df5f0, L_0x1484df050, C4<>;
S_0x1483acdf0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1483b10b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14833f170 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14833f1b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x1482e6230_0 .net "in", 7 0, L_0x1484df460;  1 drivers
v0x1482e62c0_0 .net "out", 2 0, L_0x1484df300;  alias, 1 drivers
v0x1482ea690_0 .net "vld", 0 0, L_0x1484df050;  alias, 1 drivers
L_0x1484de040 .part L_0x1484df460, 0, 4;
L_0x1484def70 .part L_0x1484df460, 4, 4;
S_0x1483a9310 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1483acdf0;
 .timescale -9 -12;
L_0x1484df050 .functor OR 1, L_0x1484ddc70, L_0x1484deb60, C4<0>, C4<0>;
L_0x140089768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148408460_0 .net/2u *"_ivl_4", 0 0, L_0x140089768;  1 drivers
v0x148425de0_0 .net *"_ivl_6", 2 0, L_0x1484df100;  1 drivers
v0x148420e20_0 .net *"_ivl_8", 2 0, L_0x1484df1e0;  1 drivers
v0x1483a8340_0 .net "out_h", 1 0, L_0x1484dee10;  1 drivers
v0x1483a83d0_0 .net "out_l", 1 0, L_0x1484ddee0;  1 drivers
v0x1482e2500_0 .net "out_vh", 0 0, L_0x1484deb60;  1 drivers
v0x1482e2590_0 .net "out_vl", 0 0, L_0x1484ddc70;  1 drivers
L_0x1484df100 .concat [ 2 1 0 0], L_0x1484dee10, L_0x140089768;
L_0x1484df1e0 .concat [ 2 1 0 0], L_0x1484ddee0, L_0x1484ddc70;
L_0x1484df300 .functor MUXZ 3, L_0x1484df1e0, L_0x1484df100, L_0x1484deb60, C4<>;
S_0x14835d020 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1483a9310;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148335cc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x148335d00 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1483870a0_0 .net "in", 3 0, L_0x1484def70;  1 drivers
v0x14838c770_0 .net "out", 1 0, L_0x1484dee10;  alias, 1 drivers
v0x14838b090_0 .net "vld", 0 0, L_0x1484deb60;  alias, 1 drivers
L_0x1484de520 .part L_0x1484def70, 0, 2;
L_0x1484dea40 .part L_0x1484def70, 2, 2;
S_0x14839cb90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14835d020;
 .timescale -9 -12;
L_0x1484deb60 .functor OR 1, L_0x1484de0e0, L_0x1484de640, C4<0>, C4<0>;
L_0x140089720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14838f0b0_0 .net/2u *"_ivl_4", 0 0, L_0x140089720;  1 drivers
v0x14838ef60_0 .net *"_ivl_6", 1 0, L_0x1484dec10;  1 drivers
v0x148385a90_0 .net *"_ivl_8", 1 0, L_0x1484decf0;  1 drivers
v0x148380610_0 .net "out_h", 0 0, L_0x1484de910;  1 drivers
v0x14837dbf0_0 .net "out_l", 0 0, L_0x1484de3f0;  1 drivers
v0x1483832c0_0 .net "out_vh", 0 0, L_0x1484de640;  1 drivers
v0x148381be0_0 .net "out_vl", 0 0, L_0x1484de0e0;  1 drivers
L_0x1484dec10 .concat [ 1 1 0 0], L_0x1484de910, L_0x140089720;
L_0x1484decf0 .concat [ 1 1 0 0], L_0x1484de3f0, L_0x1484de0e0;
L_0x1484dee10 .functor MUXZ 2, L_0x1484decf0, L_0x1484dec10, L_0x1484de640, C4<>;
S_0x148352f20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14839cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14832f330 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14832f370 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14837c5a0_0 .net "in", 1 0, L_0x1484dea40;  1 drivers
v0x148371c60_0 .net "out", 0 0, L_0x1484de910;  alias, 1 drivers
v0x14836c7e0_0 .net "vld", 0 0, L_0x1484de640;  alias, 1 drivers
L_0x1484de6e0 .part L_0x1484dea40, 1, 1;
L_0x1484de870 .part L_0x1484dea40, 0, 1;
S_0x148324a10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148352f20;
 .timescale -9 -12;
L_0x1484de7c0 .functor NOT 1, L_0x1484de6e0, C4<0>, C4<0>, C4<0>;
L_0x1484de910 .functor AND 1, L_0x1484de7c0, L_0x1484de870, C4<1>, C4<1>;
v0x148310ed0_0 .net *"_ivl_2", 0 0, L_0x1484de6e0;  1 drivers
v0x14830f7f0_0 .net *"_ivl_3", 0 0, L_0x1484de7c0;  1 drivers
v0x14831e510_0 .net *"_ivl_5", 0 0, L_0x1484de870;  1 drivers
L_0x1484de640 .reduce/or L_0x1484dea40;
S_0x148329eb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148352f20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148329eb0
v0x148366dd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x148366dd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148366dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_1.4 ;
    %load/vec4 v0x148366dd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x148366dd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148366dd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_1.4;
T_1.5 ;
    %end;
S_0x14832dec0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14839cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14837c630 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14837c670 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148373270_0 .net "in", 1 0, L_0x1484de520;  1 drivers
v0x148378940_0 .net "out", 0 0, L_0x1484de3f0;  alias, 1 drivers
v0x148377260_0 .net "vld", 0 0, L_0x1484de0e0;  alias, 1 drivers
L_0x1484de1c0 .part L_0x1484de520, 1, 1;
L_0x1484de350 .part L_0x1484de520, 0, 1;
S_0x148334840 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14832dec0;
 .timescale -9 -12;
L_0x1484de2a0 .functor NOT 1, L_0x1484de1c0, C4<0>, C4<0>, C4<0>;
L_0x1484de3f0 .functor AND 1, L_0x1484de2a0, L_0x1484de350, C4<1>, C4<1>;
v0x148369dc0_0 .net *"_ivl_2", 0 0, L_0x1484de1c0;  1 drivers
v0x14836f490_0 .net *"_ivl_3", 0 0, L_0x1484de2a0;  1 drivers
v0x14836ddb0_0 .net *"_ivl_5", 0 0, L_0x1484de350;  1 drivers
L_0x1484de0e0 .reduce/or L_0x1484de520;
S_0x148338840 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14832dec0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148338840
v0x148375c90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x148375c90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148375c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.6 ;
    %load/vec4 v0x148375c90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x148375c90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148375c90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x14833dce0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14835d020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14833dce0
v0x148389ac0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x148389ac0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148389ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_3.8 ;
    %load/vec4 v0x148389ac0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x148389ac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148389ac0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x148341cf0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1483a9310;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148389b50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x148389b90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14841b2f0_0 .net "in", 3 0, L_0x1484de040;  1 drivers
v0x148433670_0 .net "out", 1 0, L_0x1484ddee0;  alias, 1 drivers
v0x14842e620_0 .net "vld", 0 0, L_0x1484ddc70;  alias, 1 drivers
L_0x1484dd630 .part L_0x1484de040, 0, 2;
L_0x1484ddb50 .part L_0x1484de040, 2, 2;
S_0x14834e460 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148341cf0;
 .timescale -9 -12;
L_0x1484ddc70 .functor OR 1, L_0x1484dd1f0, L_0x1484dd750, C4<0>, C4<0>;
L_0x1400896d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148415cf0_0 .net/2u *"_ivl_4", 0 0, L_0x1400896d8;  1 drivers
v0x148410870_0 .net *"_ivl_6", 1 0, L_0x1484ddce0;  1 drivers
v0x14840de50_0 .net *"_ivl_8", 1 0, L_0x1484dddc0;  1 drivers
v0x148413520_0 .net "out_h", 0 0, L_0x1484dda20;  1 drivers
v0x148411e40_0 .net "out_l", 0 0, L_0x1484dd500;  1 drivers
v0x14841de60_0 .net "out_vh", 0 0, L_0x1484dd750;  1 drivers
v0x148419d20_0 .net "out_vl", 0 0, L_0x1484dd1f0;  1 drivers
L_0x1484ddce0 .concat [ 1 1 0 0], L_0x1484dda20, L_0x1400896d8;
L_0x1484dddc0 .concat [ 1 1 0 0], L_0x1484dd500, L_0x1484dd1f0;
L_0x1484ddee0 .functor MUXZ 2, L_0x1484dddc0, L_0x1484ddce0, L_0x1484dd750, C4<>;
S_0x14834cd40 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14834e460;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14838dc90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14838dcd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148392050_0 .net "in", 1 0, L_0x1484ddb50;  1 drivers
v0x14843de80_0 .net "out", 0 0, L_0x1484dda20;  alias, 1 drivers
v0x148434c30_0 .net "vld", 0 0, L_0x1484dd750;  alias, 1 drivers
L_0x1484dd7f0 .part L_0x1484ddb50, 1, 1;
L_0x1484dd980 .part L_0x1484ddb50, 0, 1;
S_0x14831f640 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14834cd40;
 .timescale -9 -12;
L_0x1484dd8d0 .functor NOT 1, L_0x1484dd7f0, C4<0>, C4<0>, C4<0>;
L_0x1484dda20 .functor AND 1, L_0x1484dd8d0, L_0x1484dd980, C4<1>, C4<1>;
v0x1483a76e0_0 .net *"_ivl_2", 0 0, L_0x1484dd7f0;  1 drivers
v0x1483a0f80_0 .net *"_ivl_3", 0 0, L_0x1484dd8d0;  1 drivers
v0x148364390_0 .net *"_ivl_5", 0 0, L_0x1484dd980;  1 drivers
L_0x1484dd750 .reduce/or L_0x1484ddb50;
S_0x148304f60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14834cd40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148304f60
v0x148398720_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x148398720_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148398720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_4.10 ;
    %load/vec4 v0x148398720_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.11, 5;
    %load/vec4 v0x148398720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148398720_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_4.10;
T_4.11 ;
    %end;
S_0x14830a400 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14834e460;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148373300 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148373340 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14840b2f0_0 .net "in", 1 0, L_0x1484dd630;  1 drivers
v0x14842b400_0 .net "out", 0 0, L_0x1484dd500;  alias, 1 drivers
v0x14840aea0_0 .net "vld", 0 0, L_0x1484dd1f0;  alias, 1 drivers
L_0x1484dd2d0 .part L_0x1484dd630, 1, 1;
L_0x1484dd460 .part L_0x1484dd630, 0, 1;
S_0x14830e410 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14830a400;
 .timescale -9 -12;
L_0x1484dd3b0 .functor NOT 1, L_0x1484dd2d0, C4<0>, C4<0>, C4<0>;
L_0x1484dd500 .functor AND 1, L_0x1484dd3b0, L_0x1484dd460, C4<1>, C4<1>;
v0x148434810_0 .net *"_ivl_2", 0 0, L_0x1484dd2d0;  1 drivers
v0x1484343f0_0 .net *"_ivl_3", 0 0, L_0x1484dd3b0;  1 drivers
v0x148429fe0_0 .net *"_ivl_5", 0 0, L_0x1484dd460;  1 drivers
L_0x1484dd1f0 .reduce/or L_0x1484dd630;
S_0x14831ab80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14830a400;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14831ab80
v0x148426450_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x148426450_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148426450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_5.12 ;
    %load/vec4 v0x148426450_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v0x148426450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148426450_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_5.12;
T_5.13 ;
    %end;
S_0x148319460 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148341cf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148319460
v0x14841c9d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14841c9d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14841c9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_6.14 ;
    %load/vec4 v0x14841c9d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.15, 5;
    %load/vec4 v0x14841c9d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14841c9d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_6.14;
T_6.15 ;
    %end;
S_0x14836c9d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1483acdf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14836c9d0
v0x1482e6670_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1482e6670_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1482e6670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_7.16 ;
    %load/vec4 v0x1482e6670_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.17, 5;
    %load/vec4 v0x1482e6670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1482e6670_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_7.16;
T_7.17 ;
    %end;
S_0x148371e70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1483b10b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483b2200 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x1483b2240 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x1483d7480_0 .net "in", 7 0, L_0x1484dd150;  1 drivers
v0x1483d7510_0 .net "out", 2 0, L_0x1484dcff0;  alias, 1 drivers
v0x1483bd2b0_0 .net "vld", 0 0, L_0x1484dcd40;  alias, 1 drivers
L_0x1484dbd30 .part L_0x1484dd150, 0, 4;
L_0x1484dcc60 .part L_0x1484dd150, 4, 4;
S_0x148375e80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148371e70;
 .timescale -9 -12;
L_0x1484dcd40 .functor OR 1, L_0x1484db920, L_0x1484dc850, C4<0>, C4<0>;
L_0x140089690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483de1e0_0 .net/2u *"_ivl_4", 0 0, L_0x140089690;  1 drivers
v0x1483e9e00_0 .net *"_ivl_6", 2 0, L_0x1484dcdf0;  1 drivers
v0x1483e9e90_0 .net *"_ivl_8", 2 0, L_0x1484dced0;  1 drivers
v0x1483e3610_0 .net "out_h", 1 0, L_0x1484dcb00;  1 drivers
v0x1483e36a0_0 .net "out_l", 1 0, L_0x1484dbbd0;  1 drivers
v0x1483e8970_0 .net "out_vh", 0 0, L_0x1484dc850;  1 drivers
v0x1483e8a00_0 .net "out_vl", 0 0, L_0x1484db920;  1 drivers
L_0x1484dcdf0 .concat [ 2 1 0 0], L_0x1484dcb00, L_0x140089690;
L_0x1484dced0 .concat [ 2 1 0 0], L_0x1484dbbd0, L_0x1484db920;
L_0x1484dcff0 .functor MUXZ 3, L_0x1484dced0, L_0x1484dcdf0, L_0x1484dc850, C4<>;
S_0x14837c800 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148375e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483d1750 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1483d1790 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1483f79c0_0 .net "in", 3 0, L_0x1484dcc60;  1 drivers
v0x1483f7a50_0 .net "out", 1 0, L_0x1484dcb00;  alias, 1 drivers
v0x1483f75b0_0 .net "vld", 0 0, L_0x1484dc850;  alias, 1 drivers
L_0x1484dc210 .part L_0x1484dcc60, 0, 2;
L_0x1484dc730 .part L_0x1484dcc60, 2, 2;
S_0x148380800 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14837c800;
 .timescale -9 -12;
L_0x1484dc850 .functor OR 1, L_0x1484dbdd0, L_0x1484dc330, C4<0>, C4<0>;
L_0x140089648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483b1ab0_0 .net/2u *"_ivl_4", 0 0, L_0x140089648;  1 drivers
v0x1483f8a00_0 .net *"_ivl_6", 1 0, L_0x1484dc900;  1 drivers
v0x1483f8a90_0 .net *"_ivl_8", 1 0, L_0x1484dc9e0;  1 drivers
v0x1483f85f0_0 .net "out_h", 0 0, L_0x1484dc600;  1 drivers
v0x1483f8680_0 .net "out_l", 0 0, L_0x1484dc0e0;  1 drivers
v0x1483f81e0_0 .net "out_vh", 0 0, L_0x1484dc330;  1 drivers
v0x1483f8270_0 .net "out_vl", 0 0, L_0x1484dbdd0;  1 drivers
L_0x1484dc900 .concat [ 1 1 0 0], L_0x1484dc600, L_0x140089648;
L_0x1484dc9e0 .concat [ 1 1 0 0], L_0x1484dc0e0, L_0x1484dbdd0;
L_0x1484dcb00 .functor MUXZ 2, L_0x1484dc9e0, L_0x1484dc900, L_0x1484dc330, C4<>;
S_0x148385ca0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148380800;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483c9020 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1483c9060 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1482fa330_0 .net "in", 1 0, L_0x1484dc730;  1 drivers
v0x1482fa3c0_0 .net "out", 0 0, L_0x1484dc600;  alias, 1 drivers
v0x1482f3b40_0 .net "vld", 0 0, L_0x1484dc330;  alias, 1 drivers
L_0x1484dc3d0 .part L_0x1484dc730, 1, 1;
L_0x1484dc560 .part L_0x1484dc730, 0, 1;
S_0x148389cb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148385ca0;
 .timescale -9 -12;
L_0x1484dc4b0 .functor NOT 1, L_0x1484dc3d0, C4<0>, C4<0>, C4<0>;
L_0x1484dc600 .functor AND 1, L_0x1484dc4b0, L_0x1484dc560, C4<1>, C4<1>;
v0x1482ea720_0 .net *"_ivl_2", 0 0, L_0x1484dc3d0;  1 drivers
v0x1482ef9f0_0 .net *"_ivl_3", 0 0, L_0x1484dc4b0;  1 drivers
v0x1482efa80_0 .net *"_ivl_5", 0 0, L_0x1484dc560;  1 drivers
L_0x1484dc330 .reduce/or L_0x1484dc730;
S_0x1483a3d50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148385ca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1483a3d50
v0x1482ee710_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1482ee710_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1482ee710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_8.18 ;
    %load/vec4 v0x1482ee710_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.19, 5;
    %load/vec4 v0x1482ee710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1482ee710_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_8.18;
T_8.19 ;
    %end;
S_0x1483a2630 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148380800;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483e74a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1483e74e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1482fe4c0_0 .net "in", 1 0, L_0x1484dc210;  1 drivers
v0x1482fe550_0 .net "out", 0 0, L_0x1484dc0e0;  alias, 1 drivers
v0x1483b1a20_0 .net "vld", 0 0, L_0x1484dbdd0;  alias, 1 drivers
L_0x1484dbeb0 .part L_0x1484dc210, 1, 1;
L_0x1484dc040 .part L_0x1484dc210, 0, 1;
S_0x148360a00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1483a2630;
 .timescale -9 -12;
L_0x1484dbf90 .functor NOT 1, L_0x1484dbeb0, C4<0>, C4<0>, C4<0>;
L_0x1484dc0e0 .functor AND 1, L_0x1484dbf90, L_0x1484dc040, C4<1>, C4<1>;
v0x1482f3bd0_0 .net *"_ivl_2", 0 0, L_0x1484dbeb0;  1 drivers
v0x1482f8ea0_0 .net *"_ivl_3", 0 0, L_0x1484dbf90;  1 drivers
v0x1482f8f30_0 .net *"_ivl_5", 0 0, L_0x1484dc040;  1 drivers
L_0x1484dbdd0 .reduce/or L_0x1484dc210;
S_0x14835f2e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1483a2630;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14835f2e0
v0x1482f7bc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1482f7bc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1482f7bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_9.20 ;
    %load/vec4 v0x1482f7bc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.21, 5;
    %load/vec4 v0x1482f7bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1482f7bc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_9.20;
T_9.21 ;
    %end;
S_0x148394d90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14837c800;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148394d90
v0x1483f7e60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1483f7e60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1483f7e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_10.22 ;
    %load/vec4 v0x1483f7e60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.23, 5;
    %load/vec4 v0x1483f7e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1483f7e60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_10.22;
T_10.23 ;
    %end;
S_0x148393670 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148375e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483d7ef0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1483d7f30 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1483df4c0_0 .net "in", 3 0, L_0x1484dbd30;  1 drivers
v0x1483df550_0 .net "out", 1 0, L_0x1484dbbd0;  alias, 1 drivers
v0x1483de150_0 .net "vld", 0 0, L_0x1484db920;  alias, 1 drivers
L_0x1484db2e0 .part L_0x1484dbd30, 0, 2;
L_0x1484db800 .part L_0x1484dbd30, 2, 2;
S_0x14843cec0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148393670;
 .timescale -9 -12;
L_0x1484db920 .functor OR 1, L_0x1484daee0, L_0x1484db400, C4<0>, C4<0>;
L_0x140089600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483b9350_0 .net/2u *"_ivl_4", 0 0, L_0x140089600;  1 drivers
v0x1483b8f10_0 .net *"_ivl_6", 1 0, L_0x1484db9d0;  1 drivers
v0x1483b8fa0_0 .net *"_ivl_8", 1 0, L_0x1484dbab0;  1 drivers
v0x1483fcb50_0 .net "out_h", 0 0, L_0x1484db6d0;  1 drivers
v0x1483fcbe0_0 .net "out_l", 0 0, L_0x1484db1b0;  1 drivers
v0x1483f4330_0 .net "out_vh", 0 0, L_0x1484db400;  1 drivers
v0x1483f43c0_0 .net "out_vl", 0 0, L_0x1484daee0;  1 drivers
L_0x1484db9d0 .concat [ 1 1 0 0], L_0x1484db6d0, L_0x140089600;
L_0x1484dbab0 .concat [ 1 1 0 0], L_0x1484db1b0, L_0x1484daee0;
L_0x1484dbbd0 .functor MUXZ 2, L_0x1484dbab0, L_0x1484db9d0, L_0x1484db400, C4<>;
S_0x148438cc0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14843cec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483fd450 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1483fd490 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1483f6d90_0 .net "in", 1 0, L_0x1484db800;  1 drivers
v0x1483f6e20_0 .net "out", 0 0, L_0x1484db6d0;  alias, 1 drivers
v0x1483f69a0_0 .net "vld", 0 0, L_0x1484db400;  alias, 1 drivers
L_0x1484db4a0 .part L_0x1484db800, 1, 1;
L_0x1484db630 .part L_0x1484db800, 0, 1;
S_0x148435240 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148438cc0;
 .timescale -9 -12;
L_0x1484db580 .functor NOT 1, L_0x1484db4a0, C4<0>, C4<0>, C4<0>;
L_0x1484db6d0 .functor AND 1, L_0x1484db580, L_0x1484db630, C4<1>, C4<1>;
v0x1483f7640_0 .net *"_ivl_2", 0 0, L_0x1484db4a0;  1 drivers
v0x1483b51e0_0 .net *"_ivl_3", 0 0, L_0x1484db580;  1 drivers
v0x1483b5270_0 .net *"_ivl_5", 0 0, L_0x1484db630;  1 drivers
L_0x1484db400 .reduce/or L_0x1484db800;
S_0x14842a250 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148438cc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14842a250
v0x1483f7230_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1483f7230_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1483f7230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_11.24 ;
    %load/vec4 v0x1483f7230_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.25, 5;
    %load/vec4 v0x1483f7230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1483f7230_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_11.24;
T_11.25 ;
    %end;
S_0x148410a60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14843cec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148419db0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148419df0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1483f49c0_0 .net "in", 1 0, L_0x1484db2e0;  1 drivers
v0x1483f4a50_0 .net "out", 0 0, L_0x1484db1b0;  alias, 1 drivers
v0x1483b92c0_0 .net "vld", 0 0, L_0x1484daee0;  alias, 1 drivers
L_0x1484daf80 .part L_0x1484db2e0, 1, 1;
L_0x1484db110 .part L_0x1484db2e0, 0, 1;
S_0x148415f00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148410a60;
 .timescale -9 -12;
L_0x1484db060 .functor NOT 1, L_0x1484daf80, C4<0>, C4<0>, C4<0>;
L_0x1484db1b0 .functor AND 1, L_0x1484db060, L_0x1484db110, C4<1>, C4<1>;
v0x1483f6a30_0 .net *"_ivl_2", 0 0, L_0x1484daf80;  1 drivers
v0x1483f65d0_0 .net *"_ivl_3", 0 0, L_0x1484db060;  1 drivers
v0x1483f6660_0 .net *"_ivl_5", 0 0, L_0x1484db110;  1 drivers
L_0x1484daee0 .reduce/or L_0x1484db2e0;
S_0x148419f10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148410a60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148419f10
v0x1483f4e00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1483f4e00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1483f4e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_12.26 ;
    %load/vec4 v0x1483f4e00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.27, 5;
    %load/vec4 v0x1483f4e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1483f4e00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_12.26;
T_12.27 ;
    %end;
S_0x1484313f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148393670;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484313f0
v0x1483da1f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1483da1f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1483da1f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_13.28 ;
    %load/vec4 v0x1483da1f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.29, 5;
    %load/vec4 v0x1483da1f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1483da1f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_13.28;
T_13.29 ;
    %end;
S_0x14842fcd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148371e70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14842fcd0
v0x1483e7690_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1483e7690_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1483e7690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_14.30 ;
    %load/vec4 v0x1483e7690_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.31, 5;
    %load/vec4 v0x1483e7690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1483e7690_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_14.30;
T_14.31 ;
    %end;
S_0x1484061e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1483d2d20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484061e0
v0x1483c67f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x1483c67f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1483c67f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_15.32 ;
    %load/vec4 v0x1483c67f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.33, 5;
    %load/vec4 v0x1483c67f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1483c67f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_15.32;
T_15.33 ;
    %end;
S_0x148423b60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1483d4440;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14843df10 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14843df50 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x1483b9e40_0 .net "in", 15 0, L_0x1484dadc0;  1 drivers
v0x1483b6a70_0 .net "out", 3 0, L_0x1484dac60;  alias, 1 drivers
v0x1483b6b00_0 .net "vld", 0 0, L_0x1484da9b0;  alias, 1 drivers
L_0x1484d8600 .part L_0x1484dadc0, 0, 8;
L_0x1484da8d0 .part L_0x1484dadc0, 8, 8;
S_0x148422440 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148423b60;
 .timescale -9 -12;
L_0x1484da9b0 .functor OR 1, L_0x1484d81f0, L_0x1484da4c0, C4<0>, C4<0>;
L_0x1400895b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1482fdd70_0 .net/2u *"_ivl_4", 0 0, L_0x1400895b8;  1 drivers
v0x1482ff270_0 .net *"_ivl_6", 3 0, L_0x1484daa60;  1 drivers
v0x1482ff300_0 .net *"_ivl_8", 3 0, L_0x1484dab40;  1 drivers
v0x1482e18c0_0 .net "out_h", 2 0, L_0x1484da770;  1 drivers
v0x1482e1950_0 .net "out_l", 2 0, L_0x1484d84a0;  1 drivers
v0x1483f61a0_0 .net "out_vh", 0 0, L_0x1484da4c0;  1 drivers
v0x1483f6230_0 .net "out_vl", 0 0, L_0x1484d81f0;  1 drivers
L_0x1484daa60 .concat [ 3 1 0 0], L_0x1484da770, L_0x1400895b8;
L_0x1484dab40 .concat [ 3 1 0 0], L_0x1484d84a0, L_0x1484d81f0;
L_0x1484dac60 .functor MUXZ 4, L_0x1484dab40, L_0x1484daa60, L_0x1484da4c0, C4<>;
S_0x1482e9090 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148422440;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483ca7e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x1483ca820 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x148383140_0 .net "in", 7 0, L_0x1484da8d0;  1 drivers
v0x1483831d0_0 .net "out", 2 0, L_0x1484da770;  alias, 1 drivers
v0x148381dd0_0 .net "vld", 0 0, L_0x1484da4c0;  alias, 1 drivers
L_0x1484d94f0 .part L_0x1484da8d0, 0, 4;
L_0x1484da3e0 .part L_0x1484da8d0, 4, 4;
S_0x1483d8b60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1482e9090;
 .timescale -9 -12;
L_0x1484da4c0 .functor OR 1, L_0x1484d9120, L_0x1484da010, C4<0>, C4<0>;
L_0x140089570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148379c50_0 .net/2u *"_ivl_4", 0 0, L_0x140089570;  1 drivers
v0x148379ce0_0 .net *"_ivl_6", 2 0, L_0x1484da570;  1 drivers
v0x148373460_0 .net *"_ivl_8", 2 0, L_0x1484da650;  1 drivers
v0x1483734f0_0 .net "out_h", 1 0, L_0x1484da280;  1 drivers
v0x1483787c0_0 .net "out_l", 1 0, L_0x1484d9390;  1 drivers
v0x148377450_0 .net "out_vh", 0 0, L_0x1484da010;  1 drivers
v0x1483774e0_0 .net "out_vl", 0 0, L_0x1484d9120;  1 drivers
L_0x1484da570 .concat [ 2 1 0 0], L_0x1484da280, L_0x140089570;
L_0x1484da650 .concat [ 2 1 0 0], L_0x1484d9390, L_0x1484d9120;
L_0x1484da770 .functor MUXZ 3, L_0x1484da650, L_0x1484da570, L_0x1484da010, C4<>;
S_0x1483f1d70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1483d8b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148356e70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x148356eb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14832b4a0_0 .net "in", 3 0, L_0x1484da3e0;  1 drivers
v0x14832b530_0 .net "out", 1 0, L_0x1484da280;  alias, 1 drivers
v0x148330800_0 .net "vld", 0 0, L_0x1484da010;  alias, 1 drivers
L_0x1484d99d0 .part L_0x1484da3e0, 0, 2;
L_0x1484d9ef0 .part L_0x1484da3e0, 2, 2;
S_0x1483bbcb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1483f1d70;
 .timescale -9 -12;
L_0x1484da010 .functor OR 1, L_0x1484d9590, L_0x1484d9af0, C4<0>, C4<0>;
L_0x140089528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14831fd00_0 .net/2u *"_ivl_4", 0 0, L_0x140089528;  1 drivers
v0x148352bb0_0 .net *"_ivl_6", 1 0, L_0x1484da080;  1 drivers
v0x148352c40_0 .net *"_ivl_8", 1 0, L_0x1484da160;  1 drivers
v0x148321ff0_0 .net "out_h", 0 0, L_0x1484d9dc0;  1 drivers
v0x1483220a0_0 .net "out_l", 0 0, L_0x1484d98a0;  1 drivers
v0x148327390_0 .net "out_vh", 0 0, L_0x1484d9af0;  1 drivers
v0x148325fe0_0 .net "out_vl", 0 0, L_0x1484d9590;  1 drivers
L_0x1484da080 .concat [ 1 1 0 0], L_0x1484d9dc0, L_0x140089528;
L_0x1484da160 .concat [ 1 1 0 0], L_0x1484d98a0, L_0x1484d9590;
L_0x1484da280 .functor MUXZ 2, L_0x1484da160, L_0x1484da080, L_0x1484d9af0, C4<>;
S_0x1483d4ec0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1483bbcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148356650 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148356690 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148354e50_0 .net "in", 1 0, L_0x1484d9ef0;  1 drivers
v0x148354ee0_0 .net "out", 0 0, L_0x1484d9dc0;  alias, 1 drivers
v0x1483535f0_0 .net "vld", 0 0, L_0x1484d9af0;  alias, 1 drivers
L_0x1484d9b90 .part L_0x1484d9ef0, 1, 1;
L_0x1484d9d20 .part L_0x1484d9ef0, 0, 1;
S_0x1483209f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1483d4ec0;
 .timescale -9 -12;
L_0x1484d9c70 .functor NOT 1, L_0x1484d9b90, C4<0>, C4<0>, C4<0>;
L_0x1484d9dc0 .functor AND 1, L_0x1484d9c70, L_0x1484d9d20, C4<1>, C4<1>;
v0x148355a70_0 .net *"_ivl_2", 0 0, L_0x1484d9b90;  1 drivers
v0x148355610_0 .net *"_ivl_3", 0 0, L_0x1484d9c70;  1 drivers
v0x1483556a0_0 .net *"_ivl_5", 0 0, L_0x1484d9d20;  1 drivers
L_0x1484d9af0 .reduce/or L_0x1484d9ef0;
S_0x14834eee0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1483d4ec0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14834eee0
v0x1483552b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1483552b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1483552b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_16.34 ;
    %load/vec4 v0x1483552b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.35, 5;
    %load/vec4 v0x1483552b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1483552b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_16.34;
T_16.35 ;
    %end;
S_0x14831b600 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1483bbcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148353230 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148353270 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1483a0030_0 .net "in", 1 0, L_0x1484d99d0;  1 drivers
v0x14835b3d0_0 .net "out", 0 0, L_0x1484d98a0;  alias, 1 drivers
v0x14835b460_0 .net "vld", 0 0, L_0x1484d9590;  alias, 1 drivers
L_0x1484d9670 .part L_0x1484d99d0, 1, 1;
L_0x1484d9800 .part L_0x1484d99d0, 0, 1;
S_0x1483689b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14831b600;
 .timescale -9 -12;
L_0x1484d9750 .functor NOT 1, L_0x1484d9670, C4<0>, C4<0>, C4<0>;
L_0x1484d98a0 .functor AND 1, L_0x1484d9750, L_0x1484d9800, C4<1>, C4<1>;
v0x14839b300_0 .net *"_ivl_2", 0 0, L_0x1484d9670;  1 drivers
v0x14839b390_0 .net *"_ivl_3", 0 0, L_0x1484d9750;  1 drivers
v0x1483671b0_0 .net *"_ivl_5", 0 0, L_0x1484d9800;  1 drivers
L_0x1484d9590 .reduce/or L_0x1484d99d0;
S_0x1483a47d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14831b600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1483a47d0
v0x14839ffa0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14839ffa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14839ffa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_17.36 ;
    %load/vec4 v0x14839ffa0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.37, 5;
    %load/vec4 v0x14839ffa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14839ffa0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_17.36;
T_17.37 ;
    %end;
S_0x148361480 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1483f1d70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148361480
v0x148331d20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x148331d20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148331d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_18.38 ;
    %load/vec4 v0x148331d20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.39, 5;
    %load/vec4 v0x148331d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148331d20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_18.38;
T_18.39 ;
    %end;
S_0x148395810 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1483d8b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14832f490 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14832f4d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14836f310_0 .net "in", 3 0, L_0x1484d94f0;  1 drivers
v0x14836f3a0_0 .net "out", 1 0, L_0x1484d9390;  alias, 1 drivers
v0x14836dfa0_0 .net "vld", 0 0, L_0x1484d9120;  alias, 1 drivers
L_0x1484d8ae0 .part L_0x1484d94f0, 0, 2;
L_0x1484d9000 .part L_0x1484d94f0, 2, 2;
S_0x14840ca40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148395810;
 .timescale -9 -12;
L_0x1484d9120 .functor OR 1, L_0x1484d86a0, L_0x1484d8c00, C4<0>, C4<0>;
L_0x1400894e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483ac3c0_0 .net/2u *"_ivl_4", 0 0, L_0x1400894e0;  1 drivers
v0x1483ac450_0 .net *"_ivl_6", 1 0, L_0x1484d9190;  1 drivers
v0x148366850_0 .net *"_ivl_8", 1 0, L_0x1484d9270;  1 drivers
v0x1483668e0_0 .net "out_h", 0 0, L_0x1484d8ed0;  1 drivers
v0x148365590_0 .net "out_l", 0 0, L_0x1484d89b0;  1 drivers
v0x14839adb0_0 .net "out_vh", 0 0, L_0x1484d8c00;  1 drivers
v0x14839ae40_0 .net "out_vl", 0 0, L_0x1484d86a0;  1 drivers
L_0x1484d9190 .concat [ 1 1 0 0], L_0x1484d8ed0, L_0x1400894e0;
L_0x1484d9270 .concat [ 1 1 0 0], L_0x1484d89b0, L_0x1484d86a0;
L_0x1484d9390 .functor MUXZ 2, L_0x1484d9270, L_0x1484d9190, L_0x1484d8c00, C4<>;
S_0x148431e70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14840ca40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14832f510 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14832f550 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148344640_0 .net "in", 1 0, L_0x1484d9000;  1 drivers
v0x1483432c0_0 .net "out", 0 0, L_0x1484d8ed0;  alias, 1 drivers
v0x148343350_0 .net "vld", 0 0, L_0x1484d8c00;  alias, 1 drivers
L_0x1484d8ca0 .part L_0x1484d9000, 1, 1;
L_0x1484d8e30 .part L_0x1484d9000, 0, 1;
S_0x148406c60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148431e70;
 .timescale -9 -12;
L_0x1484d8d80 .functor NOT 1, L_0x1484d8ca0, C4<0>, C4<0>, C4<0>;
L_0x1484d8ed0 .functor AND 1, L_0x1484d8d80, L_0x1484d8e30, C4<1>, C4<1>;
v0x148339eb0_0 .net *"_ivl_2", 0 0, L_0x1484d8ca0;  1 drivers
v0x148345ac0_0 .net *"_ivl_3", 0 0, L_0x1484d8d80;  1 drivers
v0x148345b50_0 .net *"_ivl_5", 0 0, L_0x1484d8e30;  1 drivers
L_0x1484d8c00 .reduce/or L_0x1484d9000;
S_0x1484245e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148431e70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484245e0
v0x14833f370_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14833f370_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14833f370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_19.40 ;
    %load/vec4 v0x14833f370_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.41, 5;
    %load/vec4 v0x14833f370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14833f370_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_19.40;
T_19.41 ;
    %end;
S_0x1482e1d40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14840ca40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14831f320 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14831f360 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148310d50_0 .net "in", 1 0, L_0x1484d8ae0;  1 drivers
v0x148310de0_0 .net "out", 0 0, L_0x1484d89b0;  alias, 1 drivers
v0x14830f9e0_0 .net "vld", 0 0, L_0x1484d86a0;  alias, 1 drivers
L_0x1484d8780 .part L_0x1484d8ae0, 1, 1;
L_0x1484d8910 .part L_0x1484d8ae0, 0, 1;
S_0x1483b4a20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1482e1d40;
 .timescale -9 -12;
L_0x1484d8860 .functor NOT 1, L_0x1484d8780, C4<0>, C4<0>, C4<0>;
L_0x1484d89b0 .functor AND 1, L_0x1484d8860, L_0x1484d8910, C4<1>, C4<1>;
v0x148306580_0 .net *"_ivl_2", 0 0, L_0x1484d8780;  1 drivers
v0x1483121e0_0 .net *"_ivl_3", 0 0, L_0x1484d8860;  1 drivers
v0x148312270_0 .net *"_ivl_5", 0 0, L_0x1484d8910;  1 drivers
L_0x1484d86a0 .reduce/or L_0x1484d8ae0;
S_0x1483f0670 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1482e1d40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1483f0670
v0x14830ba80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14830ba80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14830ba80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_20.42 ;
    %load/vec4 v0x14830ba80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.43, 5;
    %load/vec4 v0x14830ba80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14830ba80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_20.42;
T_20.43 ;
    %end;
S_0x1483eef90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148395810;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1483eef90
v0x14836a040_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14836a040_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14836a040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_21.44 ;
    %load/vec4 v0x14836a040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.45, 5;
    %load/vec4 v0x14836a040_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14836a040_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_21.44;
T_21.45 ;
    %end;
S_0x1483d37c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1482e9090;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1483d37c0
v0x14837de70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14837de70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14837de70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_22.46 ;
    %load/vec4 v0x14837de70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.47, 5;
    %load/vec4 v0x14837de70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14837de70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_22.46;
T_22.47 ;
    %end;
S_0x1483d20e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148422440;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14838dad0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14838db10 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x1482f88e0_0 .net "in", 7 0, L_0x1484d8600;  1 drivers
v0x1482f8970_0 .net "out", 2 0, L_0x1484d84a0;  alias, 1 drivers
v0x1482fdce0_0 .net "vld", 0 0, L_0x1484d81f0;  alias, 1 drivers
L_0x1484d71e0 .part L_0x1484d8600, 0, 4;
L_0x1484d8110 .part L_0x1484d8600, 4, 4;
S_0x1483ffe00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1483d20e0;
 .timescale -9 -12;
L_0x1484d81f0 .functor OR 1, L_0x1484d6dd0, L_0x1484d7d00, C4<0>, C4<0>;
L_0x140089498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1482f5d60_0 .net/2u *"_ivl_4", 0 0, L_0x140089498;  1 drivers
v0x1482f5df0_0 .net *"_ivl_6", 2 0, L_0x1484d82a0;  1 drivers
v0x1482f3360_0 .net *"_ivl_8", 2 0, L_0x1484d8380;  1 drivers
v0x1482f33f0_0 .net "out_h", 1 0, L_0x1484d7fb0;  1 drivers
v0x1482f48f0_0 .net "out_l", 1 0, L_0x1484d7080;  1 drivers
v0x1482f4980_0 .net "out_vh", 0 0, L_0x1484d7d00;  1 drivers
v0x1482f9d50_0 .net "out_vl", 0 0, L_0x1484d6dd0;  1 drivers
L_0x1484d82a0 .concat [ 2 1 0 0], L_0x1484d7fb0, L_0x140089498;
L_0x1484d8380 .concat [ 2 1 0 0], L_0x1484d7080, L_0x1484d6dd0;
L_0x1484d84a0 .functor MUXZ 3, L_0x1484d8380, L_0x1484d82a0, L_0x1484d7d00, C4<>;
S_0x14831f9c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1483ffe00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148387290 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1483872d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1483fd090_0 .net "in", 3 0, L_0x1484d8110;  1 drivers
v0x1483fd120_0 .net "out", 1 0, L_0x1484d7fb0;  alias, 1 drivers
v0x1483b8b70_0 .net "vld", 0 0, L_0x1484d7d00;  alias, 1 drivers
L_0x1484d76c0 .part L_0x1484d8110, 0, 2;
L_0x1484d7be0 .part L_0x1484d8110, 2, 2;
S_0x1483505e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14831f9c0;
 .timescale -9 -12;
L_0x1484d7d00 .functor OR 1, L_0x1484d7280, L_0x1484d77e0, C4<0>, C4<0>;
L_0x140089450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14841c8f0_0 .net/2u *"_ivl_4", 0 0, L_0x140089450;  1 drivers
v0x14841b500_0 .net *"_ivl_6", 1 0, L_0x1484d7db0;  1 drivers
v0x148404080_0 .net *"_ivl_8", 1 0, L_0x1484d7e90;  1 drivers
v0x148404110_0 .net "out_h", 0 0, L_0x1484d7ab0;  1 drivers
v0x1482e5e90_0 .net "out_l", 0 0, L_0x1484d7590;  1 drivers
v0x1482e5f20_0 .net "out_vh", 0 0, L_0x1484d77e0;  1 drivers
v0x1482e53a0_0 .net "out_vl", 0 0, L_0x1484d7280;  1 drivers
L_0x1484d7db0 .concat [ 1 1 0 0], L_0x1484d7ab0, L_0x140089450;
L_0x1484d7e90 .concat [ 1 1 0 0], L_0x1484d7590, L_0x1484d7280;
L_0x1484d7fb0 .functor MUXZ 2, L_0x1484d7e90, L_0x1484d7db0, L_0x1484d77e0, C4<>;
S_0x14834fae0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1483505e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14838c680 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14838c6c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14840a920_0 .net "in", 1 0, L_0x1484d7be0;  1 drivers
v0x14840a9d0_0 .net "out", 0 0, L_0x1484d7ab0;  alias, 1 drivers
v0x148409680_0 .net "vld", 0 0, L_0x1484d77e0;  alias, 1 drivers
L_0x1484d7880 .part L_0x1484d7be0, 1, 1;
L_0x1484d7a10 .part L_0x1484d7be0, 0, 1;
S_0x14834d7e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14834fae0;
 .timescale -9 -12;
L_0x1484d7960 .functor NOT 1, L_0x1484d7880, C4<0>, C4<0>, C4<0>;
L_0x1484d7ab0 .functor AND 1, L_0x1484d7960, L_0x1484d7a10, C4<1>, C4<1>;
v0x148428a60_0 .net *"_ivl_2", 0 0, L_0x1484d7880;  1 drivers
v0x14842d640_0 .net *"_ivl_3", 0 0, L_0x1484d7960;  1 drivers
v0x14842d6d0_0 .net *"_ivl_5", 0 0, L_0x1484d7a10;  1 drivers
L_0x1484d77e0 .reduce/or L_0x1484d7be0;
S_0x14834c100 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14834fae0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14834c100
v0x148438320_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x148438320_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148438320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_23.48 ;
    %load/vec4 v0x148438320_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.49, 5;
    %load/vec4 v0x148438320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148438320_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_23.48;
T_23.49 ;
    %end;
S_0x14831cd00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1483505e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484284c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148428500 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1484174f0_0 .net "in", 1 0, L_0x1484d76c0;  1 drivers
v0x148417580_0 .net "out", 0 0, L_0x1484d7590;  alias, 1 drivers
v0x14841c850_0 .net "vld", 0 0, L_0x1484d7280;  alias, 1 drivers
L_0x1484d7360 .part L_0x1484d76c0, 1, 1;
L_0x1484d74f0 .part L_0x1484d76c0, 0, 1;
S_0x14831c200 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14831cd00;
 .timescale -9 -12;
L_0x1484d7440 .functor NOT 1, L_0x1484d7360, C4<0>, C4<0>, C4<0>;
L_0x1484d7590 .functor AND 1, L_0x1484d7440, L_0x1484d74f0, C4<1>, C4<1>;
v0x1484133f0_0 .net *"_ivl_2", 0 0, L_0x1484d7360;  1 drivers
v0x148412030_0 .net *"_ivl_3", 0 0, L_0x1484d7440;  1 drivers
v0x1484120c0_0 .net *"_ivl_5", 0 0, L_0x1484d74f0;  1 drivers
L_0x1484d7280 .reduce/or L_0x1484d76c0;
S_0x148319f00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14831cd00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148319f00
v0x14841dd70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14841dd70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14841dd70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_24.50 ;
    %load/vec4 v0x14841dd70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_24.51, 5;
    %load/vec4 v0x14841dd70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14841dd70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_24.50;
T_24.51 ;
    %end;
S_0x148318820 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14831f9c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148318820
v0x1482e4920_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1482e4920_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1482e4920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_25.52 ;
    %load/vec4 v0x1482e4920_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_25.53, 5;
    %load/vec4 v0x1482e4920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1482e4920_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_25.52;
T_25.53 ;
    %end;
S_0x1483a5ed0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1483ffe00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483b8080 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1483b80c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1482ef4c0_0 .net "in", 3 0, L_0x1484d71e0;  1 drivers
v0x1482fb1e0_0 .net "out", 1 0, L_0x1484d7080;  alias, 1 drivers
v0x1482fb270_0 .net "vld", 0 0, L_0x1484d6dd0;  alias, 1 drivers
L_0x1484d6790 .part L_0x1484d71e0, 0, 2;
L_0x1484d6cb0 .part L_0x1484d71e0, 2, 2;
S_0x1483a53d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1483a5ed0;
 .timescale -9 -12;
L_0x1484d6dd0 .functor OR 1, L_0x1484d6140, L_0x1484d68b0, C4<0>, C4<0>;
L_0x140089408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1482ec940_0 .net/2u *"_ivl_4", 0 0, L_0x140089408;  1 drivers
v0x1482e9eb0_0 .net *"_ivl_6", 1 0, L_0x1484d6e80;  1 drivers
v0x1482e9f40_0 .net *"_ivl_8", 1 0, L_0x1484d6f60;  1 drivers
v0x1482eb440_0 .net "out_h", 0 0, L_0x1484d6b80;  1 drivers
v0x1482eb4d0_0 .net "out_l", 0 0, L_0x1484d6660;  1 drivers
v0x1482f08a0_0 .net "out_vh", 0 0, L_0x1484d68b0;  1 drivers
v0x1482f0950_0 .net "out_vl", 0 0, L_0x1484d6140;  1 drivers
L_0x1484d6e80 .concat [ 1 1 0 0], L_0x1484d6b80, L_0x140089408;
L_0x1484d6f60 .concat [ 1 1 0 0], L_0x1484d6660, L_0x1484d6140;
L_0x1484d7080 .functor MUXZ 2, L_0x1484d6f60, L_0x1484d6e80, L_0x1484d68b0, C4<>;
S_0x1483a30d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1483a53d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483b8100 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1483b8140 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14842ac50_0 .net "in", 1 0, L_0x1484d6cb0;  1 drivers
v0x14842ace0_0 .net "out", 0 0, L_0x1484d6b80;  alias, 1 drivers
v0x1482e7c20_0 .net "vld", 0 0, L_0x1484d68b0;  alias, 1 drivers
L_0x1484d6950 .part L_0x1484d6cb0, 1, 1;
L_0x1484d6ae0 .part L_0x1484d6cb0, 0, 1;
S_0x1483a19f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1483a30d0;
 .timescale -9 -12;
L_0x1484d6a30 .functor NOT 1, L_0x1484d6950, C4<0>, C4<0>, C4<0>;
L_0x1484d6b80 .functor AND 1, L_0x1484d6a30, L_0x1484d6ae0, C4<1>, C4<1>;
v0x1483a8020_0 .net *"_ivl_2", 0 0, L_0x1484d6950;  1 drivers
v0x14839d590_0 .net *"_ivl_3", 0 0, L_0x1484d6a30;  1 drivers
v0x14839d620_0 .net *"_ivl_5", 0 0, L_0x1484d6ae0;  1 drivers
L_0x1484d68b0 .reduce/or L_0x1484d6cb0;
S_0x148362b80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1483a30d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148362b80
v0x148437170_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x148437170_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148437170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_26.54 ;
    %load/vec4 v0x148437170_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.55, 5;
    %load/vec4 v0x148437170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148437170_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_26.54;
T_26.55 ;
    %end;
S_0x148362080 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1483a53d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1482e7d00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1482e7d40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1482f1d30_0 .net "in", 1 0, L_0x1484d6790;  1 drivers
v0x1482f1dc0_0 .net "out", 0 0, L_0x1484d6660;  alias, 1 drivers
v0x1482ec8b0_0 .net "vld", 0 0, L_0x1484d6140;  alias, 1 drivers
L_0x1484d6470 .part L_0x1484d6790, 1, 1;
L_0x1484d65c0 .part L_0x1484d6790, 0, 1;
S_0x14835fd80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148362080;
 .timescale -9 -12;
L_0x1484d6510 .functor NOT 1, L_0x1484d6470, C4<0>, C4<0>, C4<0>;
L_0x1484d6660 .functor AND 1, L_0x1484d6510, L_0x1484d65c0, C4<1>, C4<1>;
v0x1482e3e30_0 .net *"_ivl_2", 0 0, L_0x1484d6470;  1 drivers
v0x1482e8ad0_0 .net *"_ivl_3", 0 0, L_0x1484d6510;  1 drivers
v0x1482e8b60_0 .net *"_ivl_5", 0 0, L_0x1484d65c0;  1 drivers
L_0x1484d6140 .reduce/or L_0x1484d6790;
S_0x14835e6a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148362080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14835e6a0
v0x1482fc700_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1482fc700_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1482fc700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_27.56 ;
    %load/vec4 v0x1482fc700_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.57, 5;
    %load/vec4 v0x1482fc700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1482fc700_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_27.56;
T_27.57 ;
    %end;
S_0x148396f10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1483a5ed0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148396f10
v0x1482ef430_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1482ef430_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1482ef430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_28.58 ;
    %load/vec4 v0x1482ef430_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_28.59, 5;
    %load/vec4 v0x1482ef430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1482ef430_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_28.58;
T_28.59 ;
    %end;
S_0x148396410 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1483d20e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148396410
v0x1482f73e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1482f73e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1482f73e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_29.60 ;
    %load/vec4 v0x1482f73e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_29.61, 5;
    %load/vec4 v0x1482f73e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1482f73e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_29.60;
T_29.61 ;
    %end;
S_0x148394110 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148423b60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148394110
v0x1483b9db0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x1483b9db0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1483b9db0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_30.62 ;
    %load/vec4 v0x1483b9db0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_30.63, 5;
    %load/vec4 v0x1483b9db0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1483b9db0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_30.62;
T_30.63 ;
    %end;
S_0x148392a30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1483c9180;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148392a30
v0x1483f40a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.log2 ;
    %load/vec4 v0x1483f40a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1483f40a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_31.64 ;
    %load/vec4 v0x1483f40a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.65, 5;
    %load/vec4 v0x1483f40a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1483f40a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_31.64;
T_31.65 ;
    %end;
S_0x14843d6d0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x1483c5170;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14843d6d0
v0x1483ec140_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.log2 ;
    %load/vec4 v0x1483ec140_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1483ec140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_32.66 ;
    %load/vec4 v0x1483ec140_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_32.67, 5;
    %load/vec4 v0x1483ec140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1483ec140_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_32.66;
T_32.67 ;
    %end;
S_0x14843dcd0 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x1482ed0b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14843dcd0
v0x1483d9980_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.log2 ;
    %load/vec4 v0x1483d9980_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1483d9980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_33.68 ;
    %load/vec4 v0x1483d9980_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_33.69, 5;
    %load/vec4 v0x1483d9980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1483d9980_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_33.68;
T_33.69 ;
    %end;
S_0x148430770 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x1482ed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x1482ea530 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1400899f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483def10_0 .net/2u *"_ivl_0", 0 0, L_0x1400899f0;  1 drivers
L_0x140089a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483defd0_0 .net/2u *"_ivl_4", 0 0, L_0x140089a38;  1 drivers
v0x1483eacc0_0 .net "a", 7 0, L_0x1484e1cb0;  1 drivers
v0x1483ead70_0 .net "ain", 8 0, L_0x1484e18f0;  1 drivers
v0x1483e5850_0 .net "b", 7 0, L_0x1484e1770;  1 drivers
v0x1483e2e30_0 .net "bin", 8 0, L_0x1484e1a10;  1 drivers
v0x1483e2ec0_0 .net "c", 8 0, L_0x1484e1b30;  alias, 1 drivers
L_0x1484e18f0 .concat [ 8 1 0 0], L_0x1484e1cb0, L_0x1400899f0;
L_0x1484e1a10 .concat [ 8 1 0 0], L_0x1484e1770, L_0x140089a38;
S_0x14842f090 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x148430770;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x1483e0370 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x1483daf10_0 .net "a", 8 0, L_0x1484e18f0;  alias, 1 drivers
v0x1483dd970_0 .net "b", 8 0, L_0x1484e1a10;  alias, 1 drivers
v0x1483dda00_0 .net "c", 8 0, L_0x1484e1b30;  alias, 1 drivers
L_0x1484e1b30 .arith/sub 9, L_0x1484e18f0, L_0x1484e1a10;
S_0x148405560 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x1482ed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x1483e4410 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x140088ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483e9870_0 .net/2u *"_ivl_0", 0 0, L_0x140088ef8;  1 drivers
v0x1483e6e20_0 .net *"_ivl_11", 5 0, L_0x1484d3310;  1 drivers
v0x1483e6eb0_0 .net *"_ivl_2", 5 0, L_0x1484d3150;  1 drivers
L_0x140088f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483e83b0_0 .net/2u *"_ivl_4", 0 0, L_0x140088f40;  1 drivers
v0x1483e8440_0 .net *"_ivl_6", 5 0, L_0x1484d31f0;  1 drivers
L_0x140088f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x1483f33b0_0 .net *"_ivl_8", 5 0, L_0x140088f88;  1 drivers
v0x1483f3440_0 .net "rc", 0 0, L_0x1484d27f0;  alias, 1 drivers
v0x1483f3130_0 .net "regime", 4 0, L_0x1484d29e0;  alias, 1 drivers
v0x1483f31c0_0 .net "regime_N", 5 0, L_0x1484d3410;  alias, 1 drivers
L_0x1484d3150 .concat [ 5 1 0 0], L_0x1484d29e0, L_0x140088ef8;
L_0x1484d31f0 .concat [ 5 1 0 0], L_0x1484d29e0, L_0x140088f40;
L_0x1484d3310 .arith/sub 6, L_0x140088f88, L_0x1484d31f0;
L_0x1484d3410 .functor MUXZ 6, L_0x1484d3310, L_0x1484d3150, L_0x1484d27f0, C4<>;
S_0x148404a90 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x1482ed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x1483e84d0 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x140088fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483f0840_0 .net/2u *"_ivl_0", 0 0, L_0x140088fd0;  1 drivers
v0x1483f08e0_0 .net *"_ivl_11", 5 0, L_0x1484d3770;  1 drivers
v0x1483ef160_0 .net *"_ivl_2", 5 0, L_0x1484d3570;  1 drivers
L_0x140089018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483ef1f0_0 .net/2u *"_ivl_4", 0 0, L_0x140089018;  1 drivers
v0x1483bb730_0 .net *"_ivl_6", 5 0, L_0x1484d3650;  1 drivers
L_0x140089060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x1483bb7c0_0 .net *"_ivl_8", 5 0, L_0x140089060;  1 drivers
v0x1483d7160_0 .net "rc", 0 0, L_0x1484d2540;  alias, 1 drivers
v0x1483d71f0_0 .net "regime", 4 0, L_0x1484d2890;  alias, 1 drivers
v0x1483d0980_0 .net "regime_N", 5 0, L_0x1484d38b0;  alias, 1 drivers
L_0x1484d3570 .concat [ 5 1 0 0], L_0x1484d2890, L_0x140088fd0;
L_0x1484d3650 .concat [ 5 1 0 0], L_0x1484d2890, L_0x140089018;
L_0x1484d3770 .arith/sub 6, L_0x140089060, L_0x1484d3650;
L_0x1484d38b0 .functor MUXZ 6, L_0x1484d3770, L_0x1484d3570, L_0x1484d2540, C4<>;
S_0x148422ee0 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x1482ed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x1483f1fe0 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x1483d0110_0 .net *"_ivl_0", 8 0, L_0x1484e1810;  1 drivers
L_0x140089ac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1483cf290_0 .net *"_ivl_3", 7 0, L_0x140089ac8;  1 drivers
v0x1483cf340_0 .net "a", 8 0, L_0x1484e1b30;  alias, 1 drivers
v0x1483c4990_0 .net "c", 8 0, L_0x1484e1f60;  alias, 1 drivers
v0x1483bf4d0_0 .net "mant_ovf", 0 0, L_0x1484e20e0;  1 drivers
L_0x1484e1810 .concat [ 1 8 0 0], L_0x1484e20e0, L_0x140089ac8;
L_0x1484e1f60 .arith/sum 9, L_0x1484e1b30, L_0x1484e1810;
S_0x148421800 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x1482ed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x1483bf5b0 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x1483d5080_0 .net "a", 31 0, L_0x1484b8230;  alias, 1 drivers
v0x1483d3990_0 .net "b", 31 0, L_0x1484d55f0;  alias, 1 drivers
v0x1483d3a20_0 .net "c", 32 0, L_0x1484d5ce0;  alias, 1 drivers
v0x1483d22b0_0 .net "c_add", 32 0, L_0x1484d58e0;  1 drivers
v0x1483d2340_0 .net "c_sub", 32 0, L_0x1484d5be0;  1 drivers
v0x1483fb9b0_0 .net "op", 0 0, L_0x1484d2640;  alias, 1 drivers
L_0x1484d5ce0 .functor MUXZ 33, L_0x1484d5be0, L_0x1484d58e0, L_0x1484d2640, C4<>;
S_0x148442790 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x148421800;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x1483be060 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x1400892e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483c2050_0 .net/2u *"_ivl_0", 0 0, L_0x1400892e8;  1 drivers
L_0x140089330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483c20e0_0 .net/2u *"_ivl_4", 0 0, L_0x140089330;  1 drivers
v0x1483cde00_0 .net "a", 31 0, L_0x1484b8230;  alias, 1 drivers
v0x1483cde90_0 .net "ain", 32 0, L_0x1484d56a0;  1 drivers
v0x1483c8980_0 .net "b", 31 0, L_0x1484d55f0;  alias, 1 drivers
v0x1483c8a10_0 .net "bin", 32 0, L_0x1484d57c0;  1 drivers
v0x1483c5f80_0 .net "c", 32 0, L_0x1484d58e0;  alias, 1 drivers
L_0x1484d56a0 .concat [ 32 1 0 0], L_0x1484b8230, L_0x1400892e8;
L_0x1484d57c0 .concat [ 32 1 0 0], L_0x1484d55f0, L_0x140089330;
S_0x1482fb810 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x148442790;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x1483be180 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x1483c3510_0 .net "a", 32 0, L_0x1484d56a0;  alias, 1 drivers
v0x1483c0ac0_0 .net "b", 32 0, L_0x1484d57c0;  alias, 1 drivers
v0x1483c0b50_0 .net "c", 32 0, L_0x1484d58e0;  alias, 1 drivers
L_0x1484d58e0 .arith/sum 33, L_0x1484d56a0, L_0x1484d57c0;
S_0x1483eb2e0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x148421800;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x1483eb4a0 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x140089378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483ca000_0 .net/2u *"_ivl_0", 0 0, L_0x140089378;  1 drivers
L_0x1400893c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483cb500_0 .net/2u *"_ivl_4", 0 0, L_0x1400893c0;  1 drivers
v0x1483cb590_0 .net "a", 31 0, L_0x1484b8230;  alias, 1 drivers
v0x1483d6500_0 .net "ain", 32 0, L_0x1484d59e0;  1 drivers
v0x1483d6590_0 .net "b", 31 0, L_0x1484d55f0;  alias, 1 drivers
v0x1483d6280_0 .net "bin", 32 0, L_0x1484d5ac0;  1 drivers
v0x1483d6310_0 .net "c", 32 0, L_0x1484d5be0;  alias, 1 drivers
L_0x1484d59e0 .concat [ 32 1 0 0], L_0x1484b8230, L_0x140089378;
L_0x1484d5ac0 .concat [ 32 1 0 0], L_0x1484d55f0, L_0x1400893c0;
S_0x1483ce430 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x1483eb2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x1483ce5f0 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x1483cc970_0 .net "a", 32 0, L_0x1484d59e0;  alias, 1 drivers
v0x1483cca00_0 .net "b", 32 0, L_0x1484d5ac0;  alias, 1 drivers
v0x1483c9f70_0 .net "c", 32 0, L_0x1484d5be0;  alias, 1 drivers
L_0x1484d5be0 .arith/sub 33, L_0x1484d59e0, L_0x1484d5ac0;
S_0x148348430 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x1482ed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x1483485f0 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x140089d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148354ab0_0 .net/2u *"_ivl_0", 0 0, L_0x140089d98;  1 drivers
L_0x140089de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483b0c60_0 .net/2u *"_ivl_4", 0 0, L_0x140089de0;  1 drivers
v0x1483b0cf0_0 .net "a", 31 0, L_0x1484e5430;  1 drivers
v0x1483aeb90_0 .net "ain", 32 0, L_0x1484e47c0;  1 drivers
v0x1483aec20_0 .net "b", 31 0, L_0x1484e4d60;  alias, 1 drivers
v0x1483ae040_0 .net "bin", 32 0, L_0x1484e48e0;  1 drivers
v0x1483ae0d0_0 .net "c", 32 0, L_0x1484e5330;  alias, 1 drivers
L_0x1484e47c0 .concat [ 32 1 0 0], L_0x1484e5430, L_0x140089d98;
L_0x1484e48e0 .concat [ 32 1 0 0], L_0x1484e4d60, L_0x140089de0;
S_0x148333170 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x148348430;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x148333330 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x1483b45a0_0 .net "a", 32 0, L_0x1484e47c0;  alias, 1 drivers
v0x1483b4630_0 .net "b", 32 0, L_0x1484e48e0;  alias, 1 drivers
v0x148354a20_0 .net "c", 32 0, L_0x1484e5330;  alias, 1 drivers
L_0x1484e5330 .arith/sum 33, L_0x1484e47c0, L_0x1484e48e0;
S_0x148314b50 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x1482ed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x1483ab200 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x1483ab240 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x1483ab280 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x1484ba2b0 .functor BUFZ 32, L_0x1484b9ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1484ba400 .functor NOT 32, L_0x1484ba2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1400885b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1484c4240 .functor XOR 1, L_0x1484ba320, L_0x1400885b0, C4<0>, C4<0>;
v0x14844a3a0_0 .net/2u *"_ivl_10", 0 0, L_0x1400885b0;  1 drivers
v0x14844a450_0 .net *"_ivl_12", 0 0, L_0x1484c4240;  1 drivers
L_0x1400885f8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x14844a500_0 .net/2u *"_ivl_16", 4 0, L_0x1400885f8;  1 drivers
v0x14844a5c0_0 .net *"_ivl_18", 4 0, L_0x1484c44f0;  1 drivers
v0x14844a670_0 .net *"_ivl_23", 29 0, L_0x1484c5d00;  1 drivers
L_0x1400887a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14844a760_0 .net/2u *"_ivl_24", 1 0, L_0x1400887a8;  1 drivers
v0x14844a810_0 .net *"_ivl_4", 31 0, L_0x1484ba400;  1 drivers
v0x14844a8c0_0 .net *"_ivl_9", 30 0, L_0x1484c41a0;  1 drivers
v0x14844a970_0 .net "exp", 1 0, L_0x1484c5f00;  alias, 1 drivers
v0x14844aa80_0 .net "in", 31 0, L_0x1484b9ea0;  alias, 1 drivers
v0x14844ab30_0 .net "k", 4 0, L_0x1484c4000;  1 drivers
v0x14844abd0_0 .net "mant", 29 0, L_0x1484c5fe0;  alias, 1 drivers
v0x14844ac80_0 .net "rc", 0 0, L_0x1484ba320;  alias, 1 drivers
v0x14844ad20_0 .net "regime", 4 0, L_0x1484c4620;  alias, 1 drivers
v0x14844add0_0 .net "xin", 31 0, L_0x1484ba2b0;  1 drivers
v0x14844ae80_0 .net "xin_r", 31 0, L_0x1484ba470;  1 drivers
v0x14844af30_0 .net "xin_tmp", 31 0, L_0x1484c5c10;  1 drivers
L_0x1484ba320 .part L_0x1484ba2b0, 30, 1;
L_0x1484ba470 .functor MUXZ 32, L_0x1484ba2b0, L_0x1484ba400, L_0x1484ba320, C4<>;
L_0x1484c41a0 .part L_0x1484ba470, 0, 31;
L_0x1484c4370 .concat [ 1 31 0 0], L_0x1484c4240, L_0x1484c41a0;
L_0x1484c44f0 .arith/sub 5, L_0x1484c4000, L_0x1400885f8;
L_0x1484c4620 .functor MUXZ 5, L_0x1484c4000, L_0x1484c44f0, L_0x1484ba320, C4<>;
L_0x1484c5d00 .part L_0x1484ba2b0, 0, 30;
L_0x1484c5de0 .concat [ 2 30 0 0], L_0x1400887a8, L_0x1484c5d00;
L_0x1484c5f00 .part L_0x1484c5c10, 30, 2;
L_0x1484c5fe0 .part L_0x1484c5c10, 0, 30;
S_0x1483903f0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x148314b50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1483903f0
v0x148399be0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.log2 ;
    %load/vec4 v0x148399be0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148399be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_34.70 ;
    %load/vec4 v0x148399be0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_34.71, 5;
    %load/vec4 v0x148399be0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148399be0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_34.70;
T_34.71 ;
    %end;
S_0x14837b130 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x148314b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x148399c70 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x148399cb0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x1484c5c10 .functor BUFZ 32, L_0x1484c5680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x140088760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14834a1a0_0 .net *"_ivl_11", 0 0, L_0x140088760;  1 drivers
v0x1483492c0_0 .net *"_ivl_6", 0 0, L_0x1484c57a0;  1 drivers
v0x148333fd0_0 .net *"_ivl_7", 31 0, L_0x1484c5930;  1 drivers
v0x148334060_0 .net *"_ivl_9", 30 0, L_0x1484c5870;  1 drivers
v0x148329690_0 .net "a", 31 0, L_0x1484c5de0;  1 drivers
v0x148329720_0 .net "b", 4 0, L_0x1484c4000;  alias, 1 drivers
v0x148324210_0 .net "c", 31 0, L_0x1484c5c10;  alias, 1 drivers
v0x1483242a0 .array "tmp", 0 4;
v0x1483242a0_0 .net v0x1483242a0 0, 31 0, L_0x1484c5ab0; 1 drivers
v0x1483242a0_1 .net v0x1483242a0 1, 31 0, L_0x1484c49c0; 1 drivers
v0x1483242a0_2 .net v0x1483242a0 2, 31 0, L_0x1484c4e80; 1 drivers
v0x1483242a0_3 .net v0x1483242a0 3, 31 0, L_0x1484c5280; 1 drivers
v0x1483242a0_4 .net v0x1483242a0 4, 31 0, L_0x1484c5680; 1 drivers
L_0x1484c4740 .part L_0x1484c4000, 1, 1;
L_0x1484c4b20 .part L_0x1484c4000, 2, 1;
L_0x1484c4fa0 .part L_0x1484c4000, 3, 1;
L_0x1484c53a0 .part L_0x1484c4000, 4, 1;
L_0x1484c57a0 .part L_0x1484c4000, 0, 1;
L_0x1484c5870 .part L_0x1484c5de0, 0, 31;
L_0x1484c5930 .concat [ 1 31 0 0], L_0x140088760, L_0x1484c5870;
L_0x1484c5ab0 .functor MUXZ 32, L_0x1484c5de0, L_0x1484c5930, L_0x1484c57a0, C4<>;
S_0x14841f1c0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x14837b130;
 .timescale -9 -12;
P_0x14841f330 .param/l "i" 1 4 296, +C4<01>;
v0x14835cbd0_0 .net *"_ivl_1", 0 0, L_0x1484c4740;  1 drivers
v0x14835cc60_0 .net *"_ivl_3", 31 0, L_0x1484c4880;  1 drivers
v0x14839d0f0_0 .net *"_ivl_5", 29 0, L_0x1484c47e0;  1 drivers
L_0x140088640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14839d180_0 .net *"_ivl_7", 1 0, L_0x140088640;  1 drivers
L_0x1484c47e0 .part L_0x1484c5ab0, 0, 30;
L_0x1484c4880 .concat [ 2 30 0 0], L_0x140088640, L_0x1484c47e0;
L_0x1484c49c0 .functor MUXZ 32, L_0x1484c5ab0, L_0x1484c4880, L_0x1484c4740, C4<>;
S_0x1482f0e80 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x14837b130;
 .timescale -9 -12;
P_0x1482f0ff0 .param/l "i" 1 4 296, +C4<010>;
v0x1482f1070_0 .net *"_ivl_1", 0 0, L_0x1484c4b20;  1 drivers
v0x14835afb0_0 .net *"_ivl_3", 31 0, L_0x1484c4d60;  1 drivers
v0x14835b060_0 .net *"_ivl_5", 27 0, L_0x1484c4cc0;  1 drivers
L_0x140088688 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14835a900_0 .net *"_ivl_7", 3 0, L_0x140088688;  1 drivers
L_0x1484c4cc0 .part L_0x1484c49c0, 0, 28;
L_0x1484c4d60 .concat [ 4 28 0 0], L_0x140088688, L_0x1484c4cc0;
L_0x1484c4e80 .functor MUXZ 32, L_0x1484c49c0, L_0x1484c4d60, L_0x1484c4b20, C4<>;
S_0x1482eba00 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x14837b130;
 .timescale -9 -12;
P_0x1482ebb70 .param/l "i" 1 4 296, +C4<011>;
v0x1482ebbf0_0 .net *"_ivl_1", 0 0, L_0x1484c4fa0;  1 drivers
v0x148320440_0 .net *"_ivl_3", 31 0, L_0x1484c5120;  1 drivers
v0x1483204f0_0 .net *"_ivl_5", 23 0, L_0x1484c5040;  1 drivers
L_0x1400886d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1483528b0_0 .net *"_ivl_7", 7 0, L_0x1400886d0;  1 drivers
L_0x1484c5040 .part L_0x1484c4e80, 0, 24;
L_0x1484c5120 .concat [ 8 24 0 0], L_0x1400886d0, L_0x1484c5040;
L_0x1484c5280 .functor MUXZ 32, L_0x1484c4e80, L_0x1484c5120, L_0x1484c4fa0, C4<>;
S_0x1482f4eb0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x14837b130;
 .timescale -9 -12;
P_0x1482f5020 .param/l "i" 1 4 296, +C4<0100>;
v0x1482f50a0_0 .net *"_ivl_1", 0 0, L_0x1484c53a0;  1 drivers
v0x14834a9b0_0 .net *"_ivl_3", 31 0, L_0x1484c5520;  1 drivers
v0x14834aa60_0 .net *"_ivl_5", 15 0, L_0x1484c5440;  1 drivers
L_0x140088718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14834a0f0_0 .net *"_ivl_7", 15 0, L_0x140088718;  1 drivers
L_0x1484c5440 .part L_0x1484c5280, 0, 16;
L_0x1484c5520 .concat [ 16 16 0 0], L_0x140088718, L_0x1484c5440;
L_0x1484c5680 .functor MUXZ 32, L_0x1484c5280, L_0x1484c5520, L_0x1484c53a0, C4<>;
S_0x1482ff830 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x148314b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x1483218d0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x148321910 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x14844a140_0 .net "in", 31 0, L_0x1484c4370;  1 drivers
v0x14844a210_0 .net "out", 4 0, L_0x1484c4000;  alias, 1 drivers
v0x14844a2e0_0 .net "vld", 0 0, L_0x1484c3d30;  1 drivers
S_0x1483e0950 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x1482ff830;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1482ff9e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x1482ffa20 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x148449bc0_0 .net "in", 31 0, L_0x1484c4370;  alias, 1 drivers
v0x148449c80_0 .net "out", 4 0, L_0x1484c4000;  alias, 1 drivers
v0x148449d40_0 .net "vld", 0 0, L_0x1484c3d30;  alias, 1 drivers
L_0x1484bf080 .part L_0x1484c4370, 0, 16;
L_0x1484c3c90 .part L_0x1484c4370, 16, 16;
S_0x1483db4d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1483e0950;
 .timescale -9 -12;
L_0x1484c3d30 .functor OR 1, L_0x1484bec70, L_0x1484c3880, C4<0>, C4<0>;
L_0x140088568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484493c0_0 .net/2u *"_ivl_4", 0 0, L_0x140088568;  1 drivers
v0x148449480_0 .net *"_ivl_6", 4 0, L_0x1484c3de0;  1 drivers
v0x148449520_0 .net *"_ivl_8", 4 0, L_0x1484c3ec0;  1 drivers
v0x1484495d0_0 .net "out_h", 3 0, L_0x1484c3b30;  1 drivers
v0x148449690_0 .net "out_l", 3 0, L_0x1484bef20;  1 drivers
v0x148449760_0 .net "out_vh", 0 0, L_0x1484c3880;  1 drivers
v0x148449810_0 .net "out_vl", 0 0, L_0x1484bec70;  1 drivers
L_0x1484c3de0 .concat [ 4 1 0 0], L_0x1484c3b30, L_0x140088568;
L_0x1484c3ec0 .concat [ 4 1 0 0], L_0x1484bef20, L_0x1484bec70;
L_0x1484c4000 .functor MUXZ 5, L_0x1484c3ec0, L_0x1484c3de0, L_0x1484c3880, C4<>;
S_0x1483e4980 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1483db4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483e0b50 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x1483e0b90 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x148382c10_0 .net "in", 15 0, L_0x1484c3c90;  1 drivers
v0x14838e930_0 .net "out", 3 0, L_0x1484c3b30;  alias, 1 drivers
v0x14838e9c0_0 .net "vld", 0 0, L_0x1484c3880;  alias, 1 drivers
L_0x1484c1410 .part L_0x1484c3c90, 0, 8;
L_0x1484c37a0 .part L_0x1484c3c90, 8, 8;
S_0x1483c3aa0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1483e4980;
 .timescale -9 -12;
L_0x1484c3880 .functor OR 1, L_0x1484c1000, L_0x1484c3390, C4<0>, C4<0>;
L_0x140088520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148380090_0 .net/2u *"_ivl_4", 0 0, L_0x140088520;  1 drivers
v0x14837d600_0 .net *"_ivl_6", 3 0, L_0x1484c3930;  1 drivers
v0x14837d690_0 .net *"_ivl_8", 3 0, L_0x1484c3a10;  1 drivers
v0x14837eb90_0 .net "out_h", 2 0, L_0x1484c3640;  1 drivers
v0x14837ec20_0 .net "out_l", 2 0, L_0x1484c12b0;  1 drivers
v0x148383ff0_0 .net "out_vh", 0 0, L_0x1484c3390;  1 drivers
v0x1483840a0_0 .net "out_vl", 0 0, L_0x1484c1000;  1 drivers
L_0x1484c3930 .concat [ 3 1 0 0], L_0x1484c3640, L_0x140088520;
L_0x1484c3a10 .concat [ 3 1 0 0], L_0x1484c12b0, L_0x1484c1000;
L_0x1484c3b30 .functor MUXZ 4, L_0x1484c3a10, L_0x1484c3930, L_0x1484c3390, C4<>;
S_0x1483be620 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1483c3aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483e4af0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x1483e4b30 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x148316880_0 .net "in", 7 0, L_0x1484c37a0;  1 drivers
v0x1483159b0_0 .net "out", 2 0, L_0x1484c3640;  alias, 1 drivers
v0x148315a40_0 .net "vld", 0 0, L_0x1484c3390;  alias, 1 drivers
L_0x1484c2300 .part L_0x1484c37a0, 0, 4;
L_0x1484c32b0 .part L_0x1484c37a0, 4, 4;
S_0x1483c7ad0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1483be620;
 .timescale -9 -12;
L_0x1484c3390 .functor OR 1, L_0x1484c1f30, L_0x1484c2e20, C4<0>, C4<0>;
L_0x1400884d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14834f130_0 .net/2u *"_ivl_4", 0 0, L_0x1400884d8;  1 drivers
v0x14834d9b0_0 .net *"_ivl_6", 2 0, L_0x1484c3440;  1 drivers
v0x14834da40_0 .net *"_ivl_8", 2 0, L_0x1484c3520;  1 drivers
v0x14834c2d0_0 .net "out_h", 1 0, L_0x1484c3150;  1 drivers
v0x14834c360_0 .net "out_l", 1 0, L_0x1484c21a0;  1 drivers
v0x14831efb0_0 .net "out_vh", 0 0, L_0x1484c2e20;  1 drivers
v0x14831f040_0 .net "out_vl", 0 0, L_0x1484c1f30;  1 drivers
L_0x1484c3440 .concat [ 2 1 0 0], L_0x1484c3150, L_0x1400884d8;
L_0x1484c3520 .concat [ 2 1 0 0], L_0x1484c21a0, L_0x1484c1f30;
L_0x1484c3640 .functor MUXZ 3, L_0x1484c3520, L_0x1484c3440, L_0x1484c2e20, C4<>;
S_0x1483287e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1483c7ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483be790 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1483be7d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1483380d0_0 .net "in", 3 0, L_0x1484c32b0;  1 drivers
v0x148335640_0 .net "out", 1 0, L_0x1484c3150;  alias, 1 drivers
v0x1483356d0_0 .net "vld", 0 0, L_0x1484c2e20;  alias, 1 drivers
L_0x1484c27e0 .part L_0x1484c32b0, 0, 2;
L_0x1484c2d00 .part L_0x1484c32b0, 2, 2;
S_0x148323360 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1483287e0;
 .timescale -9 -12;
L_0x1484c2e20 .functor OR 1, L_0x1484c23a0, L_0x1484c2900, C4<0>, C4<0>;
L_0x140088490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14832ecb0_0 .net/2u *"_ivl_4", 0 0, L_0x140088490;  1 drivers
v0x14832ed40_0 .net *"_ivl_6", 1 0, L_0x1484c2f90;  1 drivers
v0x148330240_0 .net *"_ivl_8", 1 0, L_0x1484c3030;  1 drivers
v0x1483302d0_0 .net "out_h", 0 0, L_0x1484c2bd0;  1 drivers
v0x148347e00_0 .net "out_l", 0 0, L_0x1484c26b0;  1 drivers
v0x148347e90_0 .net "out_vh", 0 0, L_0x1484c2900;  1 drivers
v0x14833d4c0_0 .net "out_vl", 0 0, L_0x1484c23a0;  1 drivers
L_0x1484c2f90 .concat [ 1 1 0 0], L_0x1484c2bd0, L_0x140088490;
L_0x1484c3030 .concat [ 1 1 0 0], L_0x1484c26b0, L_0x1484c23a0;
L_0x1484c3150 .functor MUXZ 2, L_0x1484c3030, L_0x1484c2f90, L_0x1484c2900, C4<>;
S_0x14832c810 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148323360;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148328990 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1483289d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148326e20_0 .net "in", 1 0, L_0x1484c2d00;  1 drivers
v0x148332b40_0 .net "out", 0 0, L_0x1484c2bd0;  alias, 1 drivers
v0x148332bd0_0 .net "vld", 0 0, L_0x1484c2900;  alias, 1 drivers
L_0x1484c29a0 .part L_0x1484c2d00, 1, 1;
L_0x1484c2b30 .part L_0x1484c2d00, 0, 1;
S_0x14833c610 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14832c810;
 .timescale -9 -12;
L_0x1484c2a80 .functor NOT 1, L_0x1484c29a0, C4<0>, C4<0>, C4<0>;
L_0x1484c2bd0 .functor AND 1, L_0x1484c2a80, L_0x1484c2b30, C4<1>, C4<1>;
v0x14833c7d0_0 .net *"_ivl_2", 0 0, L_0x1484c29a0;  1 drivers
v0x148325800_0 .net *"_ivl_3", 0 0, L_0x1484c2a80;  1 drivers
v0x148325890_0 .net *"_ivl_5", 0 0, L_0x1484c2b30;  1 drivers
L_0x1484c2900 .reduce/or L_0x1484c2d00;
S_0x148337190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14832c810;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148337190
v0x148326d90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x148326d90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148326d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_35.72 ;
    %load/vec4 v0x148326d90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_35.73, 5;
    %load/vec4 v0x148326d90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148326d90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_35.72;
T_35.73 ;
    %end;
S_0x148340640 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148323360;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148340800 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148340840 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14832c2e0_0 .net "in", 1 0, L_0x1484c27e0;  1 drivers
v0x1483316b0_0 .net "out", 0 0, L_0x1484c26b0;  alias, 1 drivers
v0x148331740_0 .net "vld", 0 0, L_0x1484c23a0;  alias, 1 drivers
L_0x1484c2480 .part L_0x1484c27e0, 1, 1;
L_0x1484c2610 .part L_0x1484c27e0, 0, 1;
S_0x148308d30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148340640;
 .timescale -9 -12;
L_0x1484c2560 .functor NOT 1, L_0x1484c2480, C4<0>, C4<0>, C4<0>;
L_0x1484c26b0 .functor AND 1, L_0x1484c2560, L_0x1484c2610, C4<1>, C4<1>;
v0x148308ef0_0 .net *"_ivl_2", 0 0, L_0x1484c2480;  1 drivers
v0x14832acc0_0 .net *"_ivl_3", 0 0, L_0x1484c2560;  1 drivers
v0x14832ad50_0 .net *"_ivl_5", 0 0, L_0x1484c2610;  1 drivers
L_0x1484c23a0 .reduce/or L_0x1484c27e0;
S_0x14830cd60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148340640;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14830cd60
v0x14832c250_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14832c250_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14832c250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_36.74 ;
    %load/vec4 v0x14832c250_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_36.75, 5;
    %load/vec4 v0x14832c250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14832c250_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_36.74;
T_36.75 ;
    %end;
S_0x1483707a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1483287e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1483707a0
v0x148338040_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x148338040_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148338040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_37.76 ;
    %load/vec4 v0x148338040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_37.77, 5;
    %load/vec4 v0x148338040_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148338040_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_37.76;
T_37.77 ;
    %end;
S_0x14836b320 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1483c7ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14836b490 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14836b4d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1483507b0_0 .net "in", 3 0, L_0x1484c2300;  1 drivers
v0x148350840_0 .net "out", 1 0, L_0x1484c21a0;  alias, 1 drivers
v0x14834f0a0_0 .net "vld", 0 0, L_0x1484c1f30;  alias, 1 drivers
L_0x1484c18f0 .part L_0x1484c2300, 0, 2;
L_0x1484c1e10 .part L_0x1484c2300, 2, 2;
S_0x1483747d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14836b320;
 .timescale -9 -12;
L_0x1484c1f30 .functor OR 1, L_0x1484c14b0, L_0x1484c1a10, C4<0>, C4<0>;
L_0x140088448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1483454e0_0 .net/2u *"_ivl_4", 0 0, L_0x140088448;  1 drivers
v0x148345570_0 .net *"_ivl_6", 1 0, L_0x1484c1fa0;  1 drivers
v0x148342ae0_0 .net *"_ivl_8", 1 0, L_0x1484c2080;  1 drivers
v0x148342b70_0 .net "out_h", 0 0, L_0x1484c1ce0;  1 drivers
v0x148344070_0 .net "out_l", 0 0, L_0x1484c17c0;  1 drivers
v0x148344100_0 .net "out_vh", 0 0, L_0x1484c1a10;  1 drivers
v0x148351c30_0 .net "out_vl", 0 0, L_0x1484c14b0;  1 drivers
L_0x1484c1fa0 .concat [ 1 1 0 0], L_0x1484c1ce0, L_0x140088448;
L_0x1484c2080 .concat [ 1 1 0 0], L_0x1484c17c0, L_0x1484c14b0;
L_0x1484c21a0 .functor MUXZ 2, L_0x1484c2080, L_0x1484c1fa0, L_0x1484c1a10, C4<>;
S_0x1483845d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1483747d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148336bd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148336c10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1483396c0_0 .net "in", 1 0, L_0x1484c1e10;  1 drivers
v0x14833abc0_0 .net "out", 0 0, L_0x1484c1ce0;  alias, 1 drivers
v0x14833ac50_0 .net "vld", 0 0, L_0x1484c1a10;  alias, 1 drivers
L_0x1484c1ab0 .part L_0x1484c1e10, 1, 1;
L_0x1484c1c40 .part L_0x1484c1e10, 0, 1;
S_0x14837f150 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1483845d0;
 .timescale -9 -12;
L_0x1484c1b90 .functor NOT 1, L_0x1484c1ab0, C4<0>, C4<0>, C4<0>;
L_0x1484c1ce0 .functor AND 1, L_0x1484c1b90, L_0x1484c1c40, C4<1>, C4<1>;
v0x14837f310_0 .net *"_ivl_2", 0 0, L_0x1484c1ab0;  1 drivers
v0x14833c030_0 .net *"_ivl_3", 0 0, L_0x1484c1b90;  1 drivers
v0x14833c0c0_0 .net *"_ivl_5", 0 0, L_0x1484c1c40;  1 drivers
L_0x1484c1a10 .reduce/or L_0x1484c1e10;
S_0x148388600 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1483845d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148388600
v0x148339630_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x148339630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148339630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_38.78 ;
    %load/vec4 v0x148339630_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_38.79, 5;
    %load/vec4 v0x148339630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148339630_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_38.78;
T_38.79 ;
    %end;
S_0x148414830 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1483747d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484149a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484149e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14833eb80_0 .net "in", 1 0, L_0x1484c18f0;  1 drivers
v0x148340080_0 .net "out", 0 0, L_0x1484c17c0;  alias, 1 drivers
v0x148340110_0 .net "vld", 0 0, L_0x1484c14b0;  alias, 1 drivers
L_0x1484c1590 .part L_0x1484c18f0, 1, 1;
L_0x1484c1720 .part L_0x1484c18f0, 0, 1;
S_0x14840f3b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148414830;
 .timescale -9 -12;
L_0x1484c1670 .functor NOT 1, L_0x1484c1590, C4<0>, C4<0>, C4<0>;
L_0x1484c17c0 .functor AND 1, L_0x1484c1670, L_0x1484c1720, C4<1>, C4<1>;
v0x14840f520_0 .net *"_ivl_2", 0 0, L_0x1484c1590;  1 drivers
v0x1483414f0_0 .net *"_ivl_3", 0 0, L_0x1484c1670;  1 drivers
v0x148341580_0 .net *"_ivl_5", 0 0, L_0x1484c1720;  1 drivers
L_0x1484c14b0 .reduce/or L_0x1484c18f0;
S_0x148418860 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148414830;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148418860
v0x14833eaf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14833eaf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14833eaf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_39.80 ;
    %load/vec4 v0x14833eaf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.81, 5;
    %load/vec4 v0x14833eaf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14833eaf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_39.80;
T_39.81 ;
    %end;
S_0x13ee46360 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14836b320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13ee46360
v0x148351a40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x148351a40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148351a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_40.82 ;
    %load/vec4 v0x148351a40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_40.83, 5;
    %load/vec4 v0x148351a40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148351a40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_40.82;
T_40.83 ;
    %end;
S_0x13ee464d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1483be620;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13ee464d0
v0x1483167f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1483167f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1483167f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_41.84 ;
    %load/vec4 v0x1483167f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.85, 5;
    %load/vec4 v0x1483167f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1483167f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_41.84;
T_41.85 ;
    %end;
S_0x13ee42be0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1483c3aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148314520 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x148314560 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x148385480_0 .net "in", 7 0, L_0x1484c1410;  1 drivers
v0x148385510_0 .net "out", 2 0, L_0x1484c12b0;  alias, 1 drivers
v0x148380000_0 .net "vld", 0 0, L_0x1484c1000;  alias, 1 drivers
L_0x1484bfff0 .part L_0x1484c1410, 0, 4;
L_0x1484c0f20 .part L_0x1484c1410, 4, 4;
S_0x13ee42d50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13ee42be0;
 .timescale -9 -12;
L_0x1484c1000 .functor OR 1, L_0x1484bfbe0, L_0x1484c0b10, C4<0>, C4<0>;
L_0x140088400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148374210_0 .net/2u *"_ivl_4", 0 0, L_0x140088400;  1 drivers
v0x1483742a0_0 .net *"_ivl_6", 2 0, L_0x1484c10b0;  1 drivers
v0x148379670_0 .net *"_ivl_8", 2 0, L_0x1484c1190;  1 drivers
v0x148379700_0 .net "out_h", 1 0, L_0x1484c0dc0;  1 drivers
v0x148376c70_0 .net "out_l", 1 0, L_0x1484bfe90;  1 drivers
v0x148376d00_0 .net "out_vh", 0 0, L_0x1484c0b10;  1 drivers
v0x148378200_0 .net "out_vl", 0 0, L_0x1484bfbe0;  1 drivers
L_0x1484c10b0 .concat [ 2 1 0 0], L_0x1484c0dc0, L_0x140088400;
L_0x1484c1190 .concat [ 2 1 0 0], L_0x1484bfe90, L_0x1484bfbe0;
L_0x1484c12b0 .functor MUXZ 3, L_0x1484c1190, L_0x1484c10b0, L_0x1484c0b10, C4<>;
S_0x13ee4cb40 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13ee42d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483145e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x148314620 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1483ab8e0_0 .net "in", 3 0, L_0x1484c0f20;  1 drivers
v0x1483ab970_0 .net "out", 1 0, L_0x1484c0dc0;  alias, 1 drivers
v0x148366430_0 .net "vld", 0 0, L_0x1484c0b10;  alias, 1 drivers
L_0x1484c04d0 .part L_0x1484c0f20, 0, 2;
L_0x1484c09f0 .part L_0x1484c0f20, 2, 2;
S_0x13ee4ccb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13ee4cb40;
 .timescale -9 -12;
L_0x1484c0b10 .functor OR 1, L_0x1484c0090, L_0x1484c05f0, C4<0>, C4<0>;
L_0x1400883b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14831cee0_0 .net/2u *"_ivl_4", 0 0, L_0x1400883b8;  1 drivers
v0x14831cfa0_0 .net *"_ivl_6", 1 0, L_0x1484c0bc0;  1 drivers
v0x14831b7d0_0 .net *"_ivl_8", 1 0, L_0x1484c0ca0;  1 drivers
v0x14831b880_0 .net "out_h", 0 0, L_0x1484c08c0;  1 drivers
v0x14831a0f0_0 .net "out_l", 0 0, L_0x1484c03a0;  1 drivers
v0x1483189f0_0 .net "out_vh", 0 0, L_0x1484c05f0;  1 drivers
v0x148318a80_0 .net "out_vl", 0 0, L_0x1484c0090;  1 drivers
L_0x1484c0bc0 .concat [ 1 1 0 0], L_0x1484c08c0, L_0x1400883b8;
L_0x1484c0ca0 .concat [ 1 1 0 0], L_0x1484c03a0, L_0x1484c0090;
L_0x1484c0dc0 .functor MUXZ 2, L_0x1484c0ca0, L_0x1484c0bc0, L_0x1484c05f0, C4<>;
S_0x13ee1e820 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13ee4ccb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483047a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1483047e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14830dca0_0 .net "in", 1 0, L_0x1484c09f0;  1 drivers
v0x14830b210_0 .net "out", 0 0, L_0x1484c08c0;  alias, 1 drivers
v0x14830b2a0_0 .net "vld", 0 0, L_0x1484c05f0;  alias, 1 drivers
L_0x1484c0690 .part L_0x1484c09f0, 1, 1;
L_0x1484c0820 .part L_0x1484c09f0, 0, 1;
S_0x13ee1e990 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13ee1e820;
 .timescale -9 -12;
L_0x1484c0770 .functor NOT 1, L_0x1484c0690, C4<0>, C4<0>, C4<0>;
L_0x1484c08c0 .functor AND 1, L_0x1484c0770, L_0x1484c0820, C4<1>, C4<1>;
v0x1483072e0_0 .net *"_ivl_2", 0 0, L_0x1484c0690;  1 drivers
v0x148307370_0 .net *"_ivl_3", 0 0, L_0x1484c0770;  1 drivers
v0x148313090_0 .net *"_ivl_5", 0 0, L_0x1484c0820;  1 drivers
L_0x1484c05f0 .reduce/or L_0x1484c09f0;
S_0x13ee5cf00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13ee1e820;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13ee5cf00
v0x14830dc10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14830dc10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14830dc10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_42.86 ;
    %load/vec4 v0x14830dc10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_42.87, 5;
    %load/vec4 v0x14830dc10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14830dc10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_42.86;
T_42.87 ;
    %end;
S_0x13ee5d070 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13ee4ccb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14830c800 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14830c840 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14831e3e0_0 .net "in", 1 0, L_0x1484c04d0;  1 drivers
v0x14831e0d0_0 .net "out", 0 0, L_0x1484c03a0;  alias, 1 drivers
v0x14831e160_0 .net "vld", 0 0, L_0x1484c0090;  alias, 1 drivers
L_0x1484c0170 .part L_0x1484c04d0, 1, 1;
L_0x1484c0300 .part L_0x1484c04d0, 0, 1;
S_0x13ee074a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13ee5d070;
 .timescale -9 -12;
L_0x1484c0250 .functor NOT 1, L_0x1484c0170, C4<0>, C4<0>, C4<0>;
L_0x1484c03a0 .functor AND 1, L_0x1484c0250, L_0x1484c0300, C4<1>, C4<1>;
v0x14830f200_0 .net *"_ivl_2", 0 0, L_0x1484c0170;  1 drivers
v0x14830f2a0_0 .net *"_ivl_3", 0 0, L_0x1484c0250;  1 drivers
v0x148310790_0 .net *"_ivl_5", 0 0, L_0x1484c0300;  1 drivers
L_0x1484c0090 .reduce/or L_0x1484c04d0;
S_0x13ee07610 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13ee5d070;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13ee07610
v0x14831e350_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14831e350_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14831e350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_43.88 ;
    %load/vec4 v0x14831e350_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_43.89, 5;
    %load/vec4 v0x14831e350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14831e350_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_43.88;
T_43.89 ;
    %end;
S_0x13ee3d3a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13ee4cb40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13ee3d3a0
v0x1483ac030_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1483ac030_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1483ac030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_44.90 ;
    %load/vec4 v0x1483ac030_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_44.91, 5;
    %load/vec4 v0x1483ac030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1483ac030_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_44.90;
T_44.91 ;
    %end;
S_0x13ee3d510 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13ee42d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148365d70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x148365db0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x148375710_0 .net "in", 3 0, L_0x1484bfff0;  1 drivers
v0x148372c80_0 .net "out", 1 0, L_0x1484bfe90;  alias, 1 drivers
v0x148372d10_0 .net "vld", 0 0, L_0x1484bfbe0;  alias, 1 drivers
L_0x1484bf5a0 .part L_0x1484bfff0, 0, 2;
L_0x1484bfac0 .part L_0x1484bfff0, 2, 2;
S_0x13ee4be70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13ee3d510;
 .timescale -9 -12;
L_0x1484bfbe0 .functor OR 1, L_0x1484bf160, L_0x1484bf6c0, C4<0>, C4<0>;
L_0x140088370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14836adf0_0 .net/2u *"_ivl_4", 0 0, L_0x140088370;  1 drivers
v0x1483701c0_0 .net *"_ivl_6", 1 0, L_0x1484bfc90;  1 drivers
v0x148370250_0 .net *"_ivl_8", 1 0, L_0x1484bfd70;  1 drivers
v0x14836d7c0_0 .net "out_h", 0 0, L_0x1484bf990;  1 drivers
v0x14836d850_0 .net "out_l", 0 0, L_0x1484bf470;  1 drivers
v0x14836ed50_0 .net "out_vh", 0 0, L_0x1484bf6c0;  1 drivers
v0x14836ee00_0 .net "out_vl", 0 0, L_0x1484bf160;  1 drivers
L_0x1484bfc90 .concat [ 1 1 0 0], L_0x1484bf990, L_0x140088370;
L_0x1484bfd70 .concat [ 1 1 0 0], L_0x1484bf470, L_0x1484bf160;
L_0x1484bfe90 .functor MUXZ 2, L_0x1484bfd70, L_0x1484bfc90, L_0x1484bf6c0, C4<>;
S_0x13ee4bfe0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13ee4be70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148365df0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148365e30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14839a990_0 .net "in", 1 0, L_0x1484bfac0;  1 drivers
v0x14839aa20_0 .net "out", 0 0, L_0x1484bf990;  alias, 1 drivers
v0x14839a2d0_0 .net "vld", 0 0, L_0x1484bf6c0;  alias, 1 drivers
L_0x1484bf760 .part L_0x1484bfac0, 1, 1;
L_0x1484bf8f0 .part L_0x1484bfac0, 0, 1;
S_0x13ee48080 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13ee4bfe0;
 .timescale -9 -12;
L_0x1484bf840 .functor NOT 1, L_0x1484bf760, C4<0>, C4<0>, C4<0>;
L_0x1484bf990 .functor AND 1, L_0x1484bf840, L_0x1484bf8f0, C4<1>, C4<1>;
v0x14839c250_0 .net *"_ivl_2", 0 0, L_0x1484bf760;  1 drivers
v0x14835a230_0 .net *"_ivl_3", 0 0, L_0x1484bf840;  1 drivers
v0x14835a2c0_0 .net *"_ivl_5", 0 0, L_0x1484bf8f0;  1 drivers
L_0x1484bf6c0 .reduce/or L_0x1484bfac0;
S_0x13ee481f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13ee4bfe0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13ee481f0
v0x148358ae0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x148358ae0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148358ae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_45.92 ;
    %load/vec4 v0x148358ae0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_45.93, 5;
    %load/vec4 v0x148358ae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148358ae0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_45.92;
T_45.93 ;
    %end;
S_0x13ee47190 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13ee4be70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14839a3b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14839a3f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1483697d0_0 .net "in", 1 0, L_0x1484bf5a0;  1 drivers
v0x148369860_0 .net "out", 0 0, L_0x1484bf470;  alias, 1 drivers
v0x14836ad60_0 .net "vld", 0 0, L_0x1484bf160;  alias, 1 drivers
L_0x1484bf240 .part L_0x1484bf5a0, 1, 1;
L_0x1484bf3d0 .part L_0x1484bf5a0, 0, 1;
S_0x13ee47300 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13ee47190;
 .timescale -9 -12;
L_0x1484bf320 .functor NOT 1, L_0x1484bf240, C4<0>, C4<0>, C4<0>;
L_0x1484bf470 .functor AND 1, L_0x1484bf320, L_0x1484bf3d0, C4<1>, C4<1>;
v0x14837c030_0 .net *"_ivl_2", 0 0, L_0x1484bf240;  1 drivers
v0x148371650_0 .net *"_ivl_3", 0 0, L_0x1484bf320;  1 drivers
v0x1483716e0_0 .net *"_ivl_5", 0 0, L_0x1484bf3d0;  1 drivers
L_0x1484bf160 .reduce/or L_0x1484bf5a0;
S_0x13ee44800 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13ee47190;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13ee44800
v0x14836c260_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14836c260_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14836c260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_46.94 ;
    %load/vec4 v0x14836c260_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_46.95, 5;
    %load/vec4 v0x14836c260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14836c260_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_46.94;
T_46.95 ;
    %end;
S_0x13ee44970 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13ee3d510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13ee44970
v0x148375680_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x148375680_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148375680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_47.96 ;
    %load/vec4 v0x148375680_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_47.97, 5;
    %load/vec4 v0x148375680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148375680_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_47.96;
T_47.97 ;
    %end;
S_0x13ee49e00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13ee42be0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13ee49e00
v0x14838fe50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14838fe50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14838fe50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_48.98 ;
    %load/vec4 v0x14838fe50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.99, 5;
    %load/vec4 v0x14838fe50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14838fe50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_48.98;
T_48.99 ;
    %end;
S_0x13ee49f70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1483e4980;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13ee49f70
v0x148382b80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x148382b80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148382b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_49.100 ;
    %load/vec4 v0x148382b80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_49.101, 5;
    %load/vec4 v0x148382b80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148382b80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_49.100;
T_49.101 ;
    %end;
S_0x13ee4ac90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1483db4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483894b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x1483894f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x148449150_0 .net "in", 15 0, L_0x1484bf080;  1 drivers
v0x148449210_0 .net "out", 3 0, L_0x1484bef20;  alias, 1 drivers
v0x1484492c0_0 .net "vld", 0 0, L_0x1484bec70;  alias, 1 drivers
L_0x1484bc840 .part L_0x1484bf080, 0, 8;
L_0x1484beb90 .part L_0x1484bf080, 8, 8;
S_0x13ee4ae00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13ee4ac90;
 .timescale -9 -12;
L_0x1484bec70 .functor OR 1, L_0x1484bc430, L_0x1484be780, C4<0>, C4<0>;
L_0x140088328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148448950_0 .net/2u *"_ivl_4", 0 0, L_0x140088328;  1 drivers
v0x148448a10_0 .net *"_ivl_6", 3 0, L_0x1484bed20;  1 drivers
v0x148448ab0_0 .net *"_ivl_8", 3 0, L_0x1484bee00;  1 drivers
v0x148448b60_0 .net "out_h", 2 0, L_0x1484bea30;  1 drivers
v0x148448c20_0 .net "out_l", 2 0, L_0x1484bc6e0;  1 drivers
v0x148448cf0_0 .net "out_vh", 0 0, L_0x1484be780;  1 drivers
v0x148448da0_0 .net "out_vl", 0 0, L_0x1484bc430;  1 drivers
L_0x1484bed20 .concat [ 3 1 0 0], L_0x1484bea30, L_0x140088328;
L_0x1484bee00 .concat [ 3 1 0 0], L_0x1484bc6e0, L_0x1484bc430;
L_0x1484bef20 .functor MUXZ 4, L_0x1484bee00, L_0x1484bed20, L_0x1484be780, C4<>;
S_0x13ee555b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13ee4ae00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148389570 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x1483895b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14841ec20_0 .net "in", 7 0, L_0x1484beb90;  1 drivers
v0x148419710_0 .net "out", 2 0, L_0x1484bea30;  alias, 1 drivers
v0x1484197a0_0 .net "vld", 0 0, L_0x1484be780;  alias, 1 drivers
L_0x1484bd770 .part L_0x1484beb90, 0, 4;
L_0x1484be6a0 .part L_0x1484beb90, 4, 4;
S_0x13ee55720 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13ee555b0;
 .timescale -9 -12;
L_0x1484be780 .functor OR 1, L_0x1484bd360, L_0x1484be290, C4<0>, C4<0>;
L_0x1400882e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14840d8f0_0 .net/2u *"_ivl_4", 0 0, L_0x1400882e0;  1 drivers
v0x14840edf0_0 .net *"_ivl_6", 2 0, L_0x1484be830;  1 drivers
v0x14840ee80_0 .net *"_ivl_8", 2 0, L_0x1484be910;  1 drivers
v0x148414250_0 .net "out_h", 1 0, L_0x1484be540;  1 drivers
v0x1484142e0_0 .net "out_l", 1 0, L_0x1484bd610;  1 drivers
v0x148411850_0 .net "out_vh", 0 0, L_0x1484be290;  1 drivers
v0x148411900_0 .net "out_vl", 0 0, L_0x1484bd360;  1 drivers
L_0x1484be830 .concat [ 2 1 0 0], L_0x1484be540, L_0x1400882e0;
L_0x1484be910 .concat [ 2 1 0 0], L_0x1484bd610, L_0x1484bd360;
L_0x1484bea30 .functor MUXZ 3, L_0x1484be910, L_0x1484be830, L_0x1484be290, C4<>;
S_0x13ee579b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13ee55720;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148388080 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1483880c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1483942e0_0 .net "in", 3 0, L_0x1484be6a0;  1 drivers
v0x148394370_0 .net "out", 1 0, L_0x1484be540;  alias, 1 drivers
v0x148392c00_0 .net "vld", 0 0, L_0x1484be290;  alias, 1 drivers
L_0x1484bdc50 .part L_0x1484be6a0, 0, 2;
L_0x1484be170 .part L_0x1484be6a0, 2, 2;
S_0x13ee57b20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13ee579b0;
 .timescale -9 -12;
L_0x1484be290 .functor OR 1, L_0x1484bd810, L_0x1484bdd70, C4<0>, C4<0>;
L_0x140088298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14835e870_0 .net/2u *"_ivl_4", 0 0, L_0x140088298;  1 drivers
v0x14835e910_0 .net *"_ivl_6", 1 0, L_0x1484be340;  1 drivers
v0x148398560_0 .net *"_ivl_8", 1 0, L_0x1484be420;  1 drivers
v0x1483985f0_0 .net "out_h", 0 0, L_0x1484be040;  1 drivers
v0x1483982e0_0 .net "out_l", 0 0, L_0x1484bdb20;  1 drivers
v0x1483983b0_0 .net "out_vh", 0 0, L_0x1484bdd70;  1 drivers
v0x148397100_0 .net "out_vl", 0 0, L_0x1484bd810;  1 drivers
L_0x1484be340 .concat [ 1 1 0 0], L_0x1484be040, L_0x140088298;
L_0x1484be420 .concat [ 1 1 0 0], L_0x1484bdb20, L_0x1484bd810;
L_0x1484be540 .functor MUXZ 2, L_0x1484be420, L_0x1484be340, L_0x1484bdd70, C4<>;
S_0x13ee52ad0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13ee57b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14838aaa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14838aae0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1483a4a20_0 .net "in", 1 0, L_0x1484be170;  1 drivers
v0x1483a32a0_0 .net "out", 0 0, L_0x1484be040;  alias, 1 drivers
v0x1483a3330_0 .net "vld", 0 0, L_0x1484bdd70;  alias, 1 drivers
L_0x1484bde10 .part L_0x1484be170, 1, 1;
L_0x1484bdfa0 .part L_0x1484be170, 0, 1;
S_0x13ee52c40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13ee52ad0;
 .timescale -9 -12;
L_0x1484bdef0 .functor NOT 1, L_0x1484bde10, C4<0>, C4<0>, C4<0>;
L_0x1484be040 .functor AND 1, L_0x1484bdef0, L_0x1484bdfa0, C4<1>, C4<1>;
v0x1483a72a0_0 .net *"_ivl_2", 0 0, L_0x1484bde10;  1 drivers
v0x1483a7330_0 .net *"_ivl_3", 0 0, L_0x1484bdef0;  1 drivers
v0x1483a60a0_0 .net *"_ivl_5", 0 0, L_0x1484bdfa0;  1 drivers
L_0x1484bdd70 .reduce/or L_0x1484be170;
S_0x13ee50000 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13ee52ad0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13ee50000
v0x1483a4990_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1483a4990_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1483a4990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_50.102 ;
    %load/vec4 v0x1483a4990_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_50.103, 5;
    %load/vec4 v0x1483a4990_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1483a4990_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_50.102;
T_50.103 ;
    %end;
S_0x13ee50170 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13ee57b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1483a1bc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1483a1c00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1483616d0_0 .net "in", 1 0, L_0x1484bdc50;  1 drivers
v0x14835ff50_0 .net "out", 0 0, L_0x1484bdb20;  alias, 1 drivers
v0x14835ffe0_0 .net "vld", 0 0, L_0x1484bd810;  alias, 1 drivers
L_0x1484bd8f0 .part L_0x1484bdc50, 1, 1;
L_0x1484bda80 .part L_0x1484bdc50, 0, 1;
S_0x148442df0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13ee50170;
 .timescale -9 -12;
L_0x1484bd9d0 .functor NOT 1, L_0x1484bd8f0, C4<0>, C4<0>, C4<0>;
L_0x1484bdb20 .functor AND 1, L_0x1484bd9d0, L_0x1484bda80, C4<1>, C4<1>;
v0x148363f50_0 .net *"_ivl_2", 0 0, L_0x1484bd8f0;  1 drivers
v0x148363fe0_0 .net *"_ivl_3", 0 0, L_0x1484bd9d0;  1 drivers
v0x148362d50_0 .net *"_ivl_5", 0 0, L_0x1484bda80;  1 drivers
L_0x1484bd810 .reduce/or L_0x1484bdc50;
S_0x148442f60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13ee50170;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148442f60
v0x148361640_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x148361640_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148361640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_51.104 ;
    %load/vec4 v0x148361640_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.105, 5;
    %load/vec4 v0x148361640_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148361640_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_51.104;
T_51.105 ;
    %end;
S_0x1484430d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13ee579b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484430d0
v0x148395a60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x148395a60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148395a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_52.106 ;
    %load/vec4 v0x148395a60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_52.107, 5;
    %load/vec4 v0x148395a60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148395a60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_52.106;
T_52.107 ;
    %end;
S_0x148443240 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13ee55720;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14843ca70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14843cab0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x148410260_0 .net "in", 3 0, L_0x1484bd770;  1 drivers
v0x1484102f0_0 .net "out", 1 0, L_0x1484bd610;  alias, 1 drivers
v0x14840d860_0 .net "vld", 0 0, L_0x1484bd360;  alias, 1 drivers
L_0x1484bcd20 .part L_0x1484bd770, 0, 2;
L_0x1484bd240 .part L_0x1484bd770, 2, 2;
S_0x1484433b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148443240;
 .timescale -9 -12;
L_0x1484bd360 .functor OR 1, L_0x1484bc8e0, L_0x1484bce40, C4<0>, C4<0>;
L_0x140088250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484298c0_0 .net/2u *"_ivl_4", 0 0, L_0x140088250;  1 drivers
v0x148429950_0 .net *"_ivl_6", 1 0, L_0x1484bd450;  1 drivers
v0x148428050_0 .net *"_ivl_8", 1 0, L_0x1484bd4f0;  1 drivers
v0x1484280e0_0 .net "out_h", 0 0, L_0x1484bd110;  1 drivers
v0x148427990_0 .net "out_l", 0 0, L_0x1484bcbf0;  1 drivers
v0x148427a20_0 .net "out_vh", 0 0, L_0x1484bce40;  1 drivers
v0x148420020_0 .net "out_vl", 0 0, L_0x1484bc8e0;  1 drivers
L_0x1484bd450 .concat [ 1 1 0 0], L_0x1484bd110, L_0x140088250;
L_0x1484bd4f0 .concat [ 1 1 0 0], L_0x1484bcbf0, L_0x1484bc8e0;
L_0x1484bd610 .functor MUXZ 2, L_0x1484bd4f0, L_0x1484bd450, L_0x1484bce40, C4<>;
S_0x148443520 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484433b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14843caf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14843cb30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14840c4f0_0 .net "in", 1 0, L_0x1484bd240;  1 drivers
v0x14840c580_0 .net "out", 0 0, L_0x1484bd110;  alias, 1 drivers
v0x14842a7b0_0 .net "vld", 0 0, L_0x1484bce40;  alias, 1 drivers
L_0x1484bcee0 .part L_0x1484bd240, 1, 1;
L_0x1484bd070 .part L_0x1484bd240, 0, 1;
S_0x148443690 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148443520;
 .timescale -9 -12;
L_0x1484bcfc0 .functor NOT 1, L_0x1484bcee0, C4<0>, C4<0>, C4<0>;
L_0x1484bd110 .functor AND 1, L_0x1484bcfc0, L_0x1484bd070, C4<1>, C4<1>;
v0x148436950_0 .net *"_ivl_2", 0 0, L_0x1484bcee0;  1 drivers
v0x148433ed0_0 .net *"_ivl_3", 0 0, L_0x1484bcfc0;  1 drivers
v0x148433f60_0 .net *"_ivl_5", 0 0, L_0x1484bd070;  1 drivers
L_0x1484bce40 .reduce/or L_0x1484bd240;
S_0x148443800 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148443520;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148443800
v0x148427330_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x148427330_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148427330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_53.108 ;
    %load/vec4 v0x148427330_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_53.109, 5;
    %load/vec4 v0x148427330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148427330_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_53.108;
T_53.109 ;
    %end;
S_0x148443970 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484433b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148437e70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148437eb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148409240_0 .net "in", 1 0, L_0x1484bcd20;  1 drivers
v0x148409300_0 .net "out", 0 0, L_0x1484bcbf0;  alias, 1 drivers
v0x148408b90_0 .net "vld", 0 0, L_0x1484bc8e0;  alias, 1 drivers
L_0x1484bc9c0 .part L_0x1484bcd20, 1, 1;
L_0x1484bcb50 .part L_0x1484bcd20, 0, 1;
S_0x148443ae0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148443970;
 .timescale -9 -12;
L_0x1484bcaa0 .functor NOT 1, L_0x1484bc9c0, C4<0>, C4<0>, C4<0>;
L_0x1484bcbf0 .functor AND 1, L_0x1484bcaa0, L_0x1484bcb50, C4<1>, C4<1>;
v0x148437870_0 .net *"_ivl_2", 0 0, L_0x1484bc9c0;  1 drivers
v0x14840a510_0 .net *"_ivl_3", 0 0, L_0x1484bcaa0;  1 drivers
v0x14840a5b0_0 .net *"_ivl_5", 0 0, L_0x1484bcb50;  1 drivers
L_0x1484bc8e0 .reduce/or L_0x1484bcd20;
S_0x148443c50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148443970;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148443c50
v0x148409ef0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x148409ef0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148409ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_54.110 ;
    %load/vec4 v0x148409ef0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_54.111, 5;
    %load/vec4 v0x148409ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148409ef0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_54.110;
T_54.111 ;
    %end;
S_0x148443dc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148443240;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148443dc0
v0x148415770_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x148415770_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148415770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_55.112 ;
    %load/vec4 v0x148415770_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_55.113, 5;
    %load/vec4 v0x148415770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148415770_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_55.112;
T_55.113 ;
    %end;
S_0x148443f30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13ee555b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148443f30
v0x14841eb90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14841eb90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14841eb90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_56.114 ;
    %load/vec4 v0x14841eb90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_56.115, 5;
    %load/vec4 v0x14841eb90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14841eb90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_56.114;
T_56.115 ;
    %end;
S_0x1484440a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13ee4ae00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148416d60 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x148416da0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x1484486e0_0 .net "in", 7 0, L_0x1484bc840;  1 drivers
v0x1484487a0_0 .net "out", 2 0, L_0x1484bc6e0;  alias, 1 drivers
v0x148448850_0 .net "vld", 0 0, L_0x1484bc430;  alias, 1 drivers
L_0x1484bb420 .part L_0x1484bc840, 0, 4;
L_0x1484bc350 .part L_0x1484bc840, 4, 4;
S_0x148444210 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1484440a0;
 .timescale -9 -12;
L_0x1484bc430 .functor OR 1, L_0x1484bb010, L_0x1484bbf40, C4<0>, C4<0>;
L_0x140088208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148447ee0_0 .net/2u *"_ivl_4", 0 0, L_0x140088208;  1 drivers
v0x148447fa0_0 .net *"_ivl_6", 2 0, L_0x1484bc4e0;  1 drivers
v0x148448040_0 .net *"_ivl_8", 2 0, L_0x1484bc5c0;  1 drivers
v0x1484480f0_0 .net "out_h", 1 0, L_0x1484bc1f0;  1 drivers
v0x1484481b0_0 .net "out_l", 1 0, L_0x1484bb2c0;  1 drivers
v0x148448280_0 .net "out_vh", 0 0, L_0x1484bbf40;  1 drivers
v0x148448330_0 .net "out_vl", 0 0, L_0x1484bb010;  1 drivers
L_0x1484bc4e0 .concat [ 2 1 0 0], L_0x1484bc1f0, L_0x140088208;
L_0x1484bc5c0 .concat [ 2 1 0 0], L_0x1484bb2c0, L_0x1484bb010;
L_0x1484bc6e0 .functor MUXZ 3, L_0x1484bc5c0, L_0x1484bc4e0, L_0x1484bbf40, C4<>;
S_0x148444380 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148444210;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484182a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1484182e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1484452d0_0 .net "in", 3 0, L_0x1484bc350;  1 drivers
v0x148445390_0 .net "out", 1 0, L_0x1484bc1f0;  alias, 1 drivers
v0x148445440_0 .net "vld", 0 0, L_0x1484bbf40;  alias, 1 drivers
L_0x1484bb900 .part L_0x1484bc350, 0, 2;
L_0x1484bbe20 .part L_0x1484bc350, 2, 2;
S_0x1484444f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148444380;
 .timescale -9 -12;
L_0x1484bbf40 .functor OR 1, L_0x1484bb4c0, L_0x1484bba20, C4<0>, C4<0>;
L_0x1400881c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484247a0_0 .net/2u *"_ivl_4", 0 0, L_0x1400881c0;  1 drivers
v0x148424850_0 .net *"_ivl_6", 1 0, L_0x1484bbff0;  1 drivers
v0x1484230b0_0 .net *"_ivl_8", 1 0, L_0x1484bc0d0;  1 drivers
v0x148423150_0 .net "out_h", 0 0, L_0x1484bbcf0;  1 drivers
v0x1484219d0_0 .net "out_l", 0 0, L_0x1484bb7d0;  1 drivers
v0x148421aa0_0 .net "out_vh", 0 0, L_0x1484bba20;  1 drivers
v0x148444f20_0 .net "out_vl", 0 0, L_0x1484bb4c0;  1 drivers
L_0x1484bbff0 .concat [ 1 1 0 0], L_0x1484bbcf0, L_0x1400881c0;
L_0x1484bc0d0 .concat [ 1 1 0 0], L_0x1484bb7d0, L_0x1484bb4c0;
L_0x1484bc1f0 .functor MUXZ 2, L_0x1484bc0d0, L_0x1484bbff0, L_0x1484bba20, C4<>;
S_0x148444660 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484444f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14841d790 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14841d7d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148430940_0 .net "in", 1 0, L_0x1484bbe20;  1 drivers
v0x1484309e0_0 .net "out", 0 0, L_0x1484bbcf0;  alias, 1 drivers
v0x14842f260_0 .net "vld", 0 0, L_0x1484bba20;  alias, 1 drivers
L_0x1484bbac0 .part L_0x1484bbe20, 1, 1;
L_0x1484bbc50 .part L_0x1484bbe20, 0, 1;
S_0x1484447d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148444660;
 .timescale -9 -12;
L_0x1484bbba0 .functor NOT 1, L_0x1484bbac0, C4<0>, C4<0>, C4<0>;
L_0x1484bbcf0 .functor AND 1, L_0x1484bbba0, L_0x1484bbc50, C4<1>, C4<1>;
v0x148433550_0 .net *"_ivl_2", 0 0, L_0x1484bbac0;  1 drivers
v0x148433230_0 .net *"_ivl_3", 0 0, L_0x1484bbba0;  1 drivers
v0x1484332c0_0 .net *"_ivl_5", 0 0, L_0x1484bbc50;  1 drivers
L_0x1484bba20 .reduce/or L_0x1484bbe20;
S_0x148444940 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148444660;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148444940
v0x1484320c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1484320c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484320c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_57.116 ;
    %load/vec4 v0x1484320c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_57.117, 5;
    %load/vec4 v0x1484320c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484320c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_57.116;
T_57.117 ;
    %end;
S_0x148444ab0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484444f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484082a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484082e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148425cb0_0 .net "in", 1 0, L_0x1484bb900;  1 drivers
v0x1484259a0_0 .net "out", 0 0, L_0x1484bb7d0;  alias, 1 drivers
v0x148425a30_0 .net "vld", 0 0, L_0x1484bb4c0;  alias, 1 drivers
L_0x1484bb5a0 .part L_0x1484bb900, 1, 1;
L_0x1484bb730 .part L_0x1484bb900, 0, 1;
S_0x148444c20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148444ab0;
 .timescale -9 -12;
L_0x1484bb680 .functor NOT 1, L_0x1484bb5a0, C4<0>, C4<0>, C4<0>;
L_0x1484bb7d0 .functor AND 1, L_0x1484bb680, L_0x1484bb730, C4<1>, C4<1>;
v0x148406e20_0 .net *"_ivl_2", 0 0, L_0x1484bb5a0;  1 drivers
v0x148406eb0_0 .net *"_ivl_3", 0 0, L_0x1484bb680;  1 drivers
v0x148405730_0 .net *"_ivl_5", 0 0, L_0x1484bb730;  1 drivers
L_0x1484bb4c0 .reduce/or L_0x1484bb900;
S_0x148444d90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148444ab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148444d90
v0x148425c20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x148425c20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148425c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_58.118 ;
    %load/vec4 v0x148425c20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_58.119, 5;
    %load/vec4 v0x148425c20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148425c20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_58.118;
T_58.119 ;
    %end;
S_0x148444fd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148444380;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148444fd0
v0x148445220_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x148445220_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148445220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_59.120 ;
    %load/vec4 v0x148445220_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_59.121, 5;
    %load/vec4 v0x148445220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148445220_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_59.120;
T_59.121 ;
    %end;
S_0x148445540 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148444210;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148445710 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x148445750 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x148447c70_0 .net "in", 3 0, L_0x1484bb420;  1 drivers
v0x148447d30_0 .net "out", 1 0, L_0x1484bb2c0;  alias, 1 drivers
v0x148447de0_0 .net "vld", 0 0, L_0x1484bb010;  alias, 1 drivers
L_0x1484ba9d0 .part L_0x1484bb420, 0, 2;
L_0x1484baef0 .part L_0x1484bb420, 2, 2;
S_0x148445920 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148445540;
 .timescale -9 -12;
L_0x1484bb010 .functor OR 1, L_0x1484ba590, L_0x1484baaf0, C4<0>, C4<0>;
L_0x140088178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148447470_0 .net/2u *"_ivl_4", 0 0, L_0x140088178;  1 drivers
v0x148447530_0 .net *"_ivl_6", 1 0, L_0x1484bb0c0;  1 drivers
v0x1484475d0_0 .net *"_ivl_8", 1 0, L_0x1484bb1a0;  1 drivers
v0x148447680_0 .net "out_h", 0 0, L_0x1484badc0;  1 drivers
v0x148447740_0 .net "out_l", 0 0, L_0x1484ba8a0;  1 drivers
v0x148447810_0 .net "out_vh", 0 0, L_0x1484baaf0;  1 drivers
v0x1484478c0_0 .net "out_vl", 0 0, L_0x1484ba590;  1 drivers
L_0x1484bb0c0 .concat [ 1 1 0 0], L_0x1484badc0, L_0x140088178;
L_0x1484bb1a0 .concat [ 1 1 0 0], L_0x1484ba8a0, L_0x1484ba590;
L_0x1484bb2c0 .functor MUXZ 2, L_0x1484bb1a0, L_0x1484bb0c0, L_0x1484baaf0, C4<>;
S_0x148445ae0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148445920;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484457d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148445810 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148446510_0 .net "in", 1 0, L_0x1484baef0;  1 drivers
v0x1484465d0_0 .net "out", 0 0, L_0x1484badc0;  alias, 1 drivers
v0x148446680_0 .net "vld", 0 0, L_0x1484baaf0;  alias, 1 drivers
L_0x1484bab90 .part L_0x1484baef0, 1, 1;
L_0x1484bad20 .part L_0x1484baef0, 0, 1;
S_0x148445e60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148445ae0;
 .timescale -9 -12;
L_0x1484bac70 .functor NOT 1, L_0x1484bab90, C4<0>, C4<0>, C4<0>;
L_0x1484badc0 .functor AND 1, L_0x1484bac70, L_0x1484bad20, C4<1>, C4<1>;
v0x148446030_0 .net *"_ivl_2", 0 0, L_0x1484bab90;  1 drivers
v0x1484460f0_0 .net *"_ivl_3", 0 0, L_0x1484bac70;  1 drivers
v0x148446190_0 .net *"_ivl_5", 0 0, L_0x1484bad20;  1 drivers
L_0x1484baaf0 .reduce/or L_0x1484baef0;
S_0x148446220 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148445ae0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148446220
v0x148446470_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x148446470_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148446470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_60.122 ;
    %load/vec4 v0x148446470_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_60.123, 5;
    %load/vec4 v0x148446470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148446470_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_60.122;
T_60.123 ;
    %end;
S_0x148446780 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148445920;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148446950 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148446990 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148447200_0 .net "in", 1 0, L_0x1484ba9d0;  1 drivers
v0x1484472c0_0 .net "out", 0 0, L_0x1484ba8a0;  alias, 1 drivers
v0x148447370_0 .net "vld", 0 0, L_0x1484ba590;  alias, 1 drivers
L_0x1484ba670 .part L_0x1484ba9d0, 1, 1;
L_0x1484ba800 .part L_0x1484ba9d0, 0, 1;
S_0x148446b60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148446780;
 .timescale -9 -12;
L_0x1484ba750 .functor NOT 1, L_0x1484ba670, C4<0>, C4<0>, C4<0>;
L_0x1484ba8a0 .functor AND 1, L_0x1484ba750, L_0x1484ba800, C4<1>, C4<1>;
v0x148446d20_0 .net *"_ivl_2", 0 0, L_0x1484ba670;  1 drivers
v0x148446de0_0 .net *"_ivl_3", 0 0, L_0x1484ba750;  1 drivers
v0x148446e80_0 .net *"_ivl_5", 0 0, L_0x1484ba800;  1 drivers
L_0x1484ba590 .reduce/or L_0x1484ba9d0;
S_0x148446f10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148446780;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148446f10
v0x148447160_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x148447160_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148447160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_61.124 ;
    %load/vec4 v0x148447160_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_61.125, 5;
    %load/vec4 v0x148447160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148447160_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_61.124;
T_61.125 ;
    %end;
S_0x148447970 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148445540;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148447970
v0x148447bc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x148447bc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148447bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_62.126 ;
    %load/vec4 v0x148447bc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_62.127, 5;
    %load/vec4 v0x148447bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148447bc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_62.126;
T_62.127 ;
    %end;
S_0x1484483e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484440a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484483e0
v0x148448630_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x148448630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148448630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_63.128 ;
    %load/vec4 v0x148448630_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_63.129, 5;
    %load/vec4 v0x148448630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148448630_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_63.128;
T_63.129 ;
    %end;
S_0x148448e50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13ee4ac90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148448e50
v0x1484490a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x1484490a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484490a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_64.130 ;
    %load/vec4 v0x1484490a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_64.131, 5;
    %load/vec4 v0x1484490a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484490a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_64.130;
T_64.131 ;
    %end;
S_0x1484498c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1483e0950;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484498c0
v0x148449b10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x148449b10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148449b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_65.132 ;
    %load/vec4 v0x148449b10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_65.133, 5;
    %load/vec4 v0x148449b10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148449b10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_65.132;
T_65.133 ;
    %end;
S_0x148449e30 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x1482ff830;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148449e30
v0x14844a090_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x14844a090_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14844a090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_66.134 ;
    %load/vec4 v0x14844a090_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_66.135, 5;
    %load/vec4 v0x14844a090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14844a090_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_66.134;
T_66.135 ;
    %end;
S_0x14844b0c0 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x1482ed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x14844b280 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x14844b2c0 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x14844b300 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x1484c6100 .functor BUFZ 32, L_0x1484ba140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1484c6250 .functor NOT 32, L_0x1484c6100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x140088c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1484d0150 .functor XOR 1, L_0x1484c6170, L_0x140088c28, C4<0>, C4<0>;
v0x148469b20_0 .net/2u *"_ivl_10", 0 0, L_0x140088c28;  1 drivers
v0x148469bd0_0 .net *"_ivl_12", 0 0, L_0x1484d0150;  1 drivers
L_0x140088c70 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x148469c80_0 .net/2u *"_ivl_16", 4 0, L_0x140088c70;  1 drivers
v0x148469d40_0 .net *"_ivl_18", 4 0, L_0x1484d03a0;  1 drivers
v0x148469df0_0 .net *"_ivl_23", 29 0, L_0x1484d1b00;  1 drivers
L_0x140088e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148469ee0_0 .net/2u *"_ivl_24", 1 0, L_0x140088e20;  1 drivers
v0x148469f90_0 .net *"_ivl_4", 31 0, L_0x1484c6250;  1 drivers
v0x14846a040_0 .net *"_ivl_9", 30 0, L_0x1484d00b0;  1 drivers
v0x14846a0f0_0 .net "exp", 1 0, L_0x1484d1d00;  alias, 1 drivers
v0x14846a200_0 .net "in", 31 0, L_0x1484ba140;  alias, 1 drivers
v0x14846a2b0_0 .net "k", 4 0, L_0x1484cff10;  1 drivers
v0x14846a350_0 .net "mant", 29 0, L_0x1484d1e30;  alias, 1 drivers
v0x14846a400_0 .net "rc", 0 0, L_0x1484c6170;  alias, 1 drivers
v0x14846a4a0_0 .net "regime", 4 0, L_0x1484d04a0;  alias, 1 drivers
v0x14846a550_0 .net "xin", 31 0, L_0x1484c6100;  1 drivers
v0x14846a600_0 .net "xin_r", 31 0, L_0x1484c62c0;  1 drivers
v0x14846a6b0_0 .net "xin_tmp", 31 0, L_0x1484d1a10;  1 drivers
L_0x1484c6170 .part L_0x1484c6100, 30, 1;
L_0x1484c62c0 .functor MUXZ 32, L_0x1484c6100, L_0x1484c6250, L_0x1484c6170, C4<>;
L_0x1484d00b0 .part L_0x1484c62c0, 0, 31;
L_0x1484d0240 .concat [ 1 31 0 0], L_0x1484d0150, L_0x1484d00b0;
L_0x1484d03a0 .arith/sub 5, L_0x1484cff10, L_0x140088c70;
L_0x1484d04a0 .functor MUXZ 5, L_0x1484cff10, L_0x1484d03a0, L_0x1484c6170, C4<>;
L_0x1484d1b00 .part L_0x1484c6100, 0, 30;
L_0x1484d1be0 .concat [ 2 30 0 0], L_0x140088e20, L_0x1484d1b00;
L_0x1484d1d00 .part L_0x1484d1a10, 30, 2;
L_0x1484d1e30 .part L_0x1484d1a10, 0, 30;
S_0x14844b4d0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x14844b0c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14844b4d0
v0x14844b750_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.log2 ;
    %load/vec4 v0x14844b750_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14844b750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_67.136 ;
    %load/vec4 v0x14844b750_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_67.137, 5;
    %load/vec4 v0x14844b750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14844b750_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_67.136;
T_67.137 ;
    %end;
S_0x14844b800 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x14844b0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x14844b9d0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x14844ba10 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x1484d1a10 .functor BUFZ 32, L_0x1484d1460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x140088dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14844d090_0 .net *"_ivl_11", 0 0, L_0x140088dd8;  1 drivers
v0x14844d150_0 .net *"_ivl_6", 0 0, L_0x1484d1580;  1 drivers
v0x14844d200_0 .net *"_ivl_7", 31 0, L_0x1484d1710;  1 drivers
v0x14844d2c0_0 .net *"_ivl_9", 30 0, L_0x1484d1650;  1 drivers
v0x14844d370_0 .net "a", 31 0, L_0x1484d1be0;  1 drivers
v0x14844d460_0 .net "b", 4 0, L_0x1484cff10;  alias, 1 drivers
v0x14844d510_0 .net "c", 31 0, L_0x1484d1a10;  alias, 1 drivers
v0x14844d5c0 .array "tmp", 0 4;
v0x14844d5c0_0 .net v0x14844d5c0 0, 31 0, L_0x1484d18b0; 1 drivers
v0x14844d5c0_1 .net v0x14844d5c0 1, 31 0, L_0x1484d0820; 1 drivers
v0x14844d5c0_2 .net v0x14844d5c0 2, 31 0, L_0x1484d0ca0; 1 drivers
v0x14844d5c0_3 .net v0x14844d5c0 3, 31 0, L_0x1484d1060; 1 drivers
v0x14844d5c0_4 .net v0x14844d5c0 4, 31 0, L_0x1484d1460; 1 drivers
L_0x1484d05c0 .part L_0x1484cff10, 1, 1;
L_0x1484d0980 .part L_0x1484cff10, 2, 1;
L_0x1484d0dc0 .part L_0x1484cff10, 3, 1;
L_0x1484d1180 .part L_0x1484cff10, 4, 1;
L_0x1484d1580 .part L_0x1484cff10, 0, 1;
L_0x1484d1650 .part L_0x1484d1be0, 0, 31;
L_0x1484d1710 .concat [ 1 31 0 0], L_0x140088dd8, L_0x1484d1650;
L_0x1484d18b0 .functor MUXZ 32, L_0x1484d1be0, L_0x1484d1710, L_0x1484d1580, C4<>;
S_0x14844bc00 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x14844b800;
 .timescale -9 -12;
P_0x14844bdd0 .param/l "i" 1 4 296, +C4<01>;
v0x14844be70_0 .net *"_ivl_1", 0 0, L_0x1484d05c0;  1 drivers
v0x14844bf00_0 .net *"_ivl_3", 31 0, L_0x1484d0700;  1 drivers
v0x14844bf90_0 .net *"_ivl_5", 29 0, L_0x1484d0660;  1 drivers
L_0x140088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14844c020_0 .net *"_ivl_7", 1 0, L_0x140088cb8;  1 drivers
L_0x1484d0660 .part L_0x1484d18b0, 0, 30;
L_0x1484d0700 .concat [ 2 30 0 0], L_0x140088cb8, L_0x1484d0660;
L_0x1484d0820 .functor MUXZ 32, L_0x1484d18b0, L_0x1484d0700, L_0x1484d05c0, C4<>;
S_0x14844c0c0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x14844b800;
 .timescale -9 -12;
P_0x14844c2a0 .param/l "i" 1 4 296, +C4<010>;
v0x14844c330_0 .net *"_ivl_1", 0 0, L_0x1484d0980;  1 drivers
v0x14844c3e0_0 .net *"_ivl_3", 31 0, L_0x1484d0bc0;  1 drivers
v0x14844c490_0 .net *"_ivl_5", 27 0, L_0x1484d0b20;  1 drivers
L_0x140088d00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14844c550_0 .net *"_ivl_7", 3 0, L_0x140088d00;  1 drivers
L_0x1484d0b20 .part L_0x1484d0820, 0, 28;
L_0x1484d0bc0 .concat [ 4 28 0 0], L_0x140088d00, L_0x1484d0b20;
L_0x1484d0ca0 .functor MUXZ 32, L_0x1484d0820, L_0x1484d0bc0, L_0x1484d0980, C4<>;
S_0x14844c600 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x14844b800;
 .timescale -9 -12;
P_0x14844c7f0 .param/l "i" 1 4 296, +C4<011>;
v0x14844c880_0 .net *"_ivl_1", 0 0, L_0x1484d0dc0;  1 drivers
v0x14844c930_0 .net *"_ivl_3", 31 0, L_0x1484d0f40;  1 drivers
v0x14844c9e0_0 .net *"_ivl_5", 23 0, L_0x1484d0e60;  1 drivers
L_0x140088d48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14844caa0_0 .net *"_ivl_7", 7 0, L_0x140088d48;  1 drivers
L_0x1484d0e60 .part L_0x1484d0ca0, 0, 24;
L_0x1484d0f40 .concat [ 8 24 0 0], L_0x140088d48, L_0x1484d0e60;
L_0x1484d1060 .functor MUXZ 32, L_0x1484d0ca0, L_0x1484d0f40, L_0x1484d0dc0, C4<>;
S_0x14844cb50 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x14844b800;
 .timescale -9 -12;
P_0x14844cd20 .param/l "i" 1 4 296, +C4<0100>;
v0x14844cdc0_0 .net *"_ivl_1", 0 0, L_0x1484d1180;  1 drivers
v0x14844ce70_0 .net *"_ivl_3", 31 0, L_0x1484d1300;  1 drivers
v0x14844cf20_0 .net *"_ivl_5", 15 0, L_0x1484d1220;  1 drivers
L_0x140088d90 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14844cfe0_0 .net *"_ivl_7", 15 0, L_0x140088d90;  1 drivers
L_0x1484d1220 .part L_0x1484d1060, 0, 16;
L_0x1484d1300 .concat [ 16 16 0 0], L_0x140088d90, L_0x1484d1220;
L_0x1484d1460 .functor MUXZ 32, L_0x1484d1060, L_0x1484d1300, L_0x1484d1180, C4<>;
S_0x14844d710 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x14844b0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x14844d8d0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x14844d910 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x1484698c0_0 .net "in", 31 0, L_0x1484d0240;  1 drivers
v0x148469990_0 .net "out", 4 0, L_0x1484cff10;  alias, 1 drivers
v0x148469a60_0 .net "vld", 0 0, L_0x1484cfc60;  1 drivers
S_0x14844dac0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x14844d710;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14844d990 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x14844d9d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x148469340_0 .net "in", 31 0, L_0x1484d0240;  alias, 1 drivers
v0x148469400_0 .net "out", 4 0, L_0x1484cff10;  alias, 1 drivers
v0x1484694c0_0 .net "vld", 0 0, L_0x1484cfc60;  alias, 1 drivers
L_0x1484caff0 .part L_0x1484d0240, 0, 16;
L_0x1484cfbc0 .part L_0x1484d0240, 16, 16;
S_0x14844de40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14844dac0;
 .timescale -9 -12;
L_0x1484cfc60 .functor OR 1, L_0x1484cabe0, L_0x1484cf7b0, C4<0>, C4<0>;
L_0x140088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148468b40_0 .net/2u *"_ivl_4", 0 0, L_0x140088be0;  1 drivers
v0x148468c00_0 .net *"_ivl_6", 4 0, L_0x1484cfd10;  1 drivers
v0x148468ca0_0 .net *"_ivl_8", 4 0, L_0x1484cfdf0;  1 drivers
v0x148468d50_0 .net "out_h", 3 0, L_0x1484cfa60;  1 drivers
v0x148468e10_0 .net "out_l", 3 0, L_0x1484cae90;  1 drivers
v0x148468ee0_0 .net "out_vh", 0 0, L_0x1484cf7b0;  1 drivers
v0x148468f90_0 .net "out_vl", 0 0, L_0x1484cabe0;  1 drivers
L_0x1484cfd10 .concat [ 4 1 0 0], L_0x1484cfa60, L_0x140088be0;
L_0x1484cfdf0 .concat [ 4 1 0 0], L_0x1484cae90, L_0x1484cabe0;
L_0x1484cff10 .functor MUXZ 5, L_0x1484cfdf0, L_0x1484cfd10, L_0x1484cf7b0, C4<>;
S_0x14844e010 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14844de40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14844dcd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14844dd10 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14845b310_0 .net "in", 15 0, L_0x1484cfbc0;  1 drivers
v0x14845b3d0_0 .net "out", 3 0, L_0x1484cfa60;  alias, 1 drivers
v0x14845b480_0 .net "vld", 0 0, L_0x1484cf7b0;  alias, 1 drivers
L_0x1484cd380 .part L_0x1484cfbc0, 0, 8;
L_0x1484cf6d0 .part L_0x1484cfbc0, 8, 8;
S_0x14844e390 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14844e010;
 .timescale -9 -12;
L_0x1484cf7b0 .functor OR 1, L_0x1484ccf70, L_0x1484cf2c0, C4<0>, C4<0>;
L_0x140088b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14845ab10_0 .net/2u *"_ivl_4", 0 0, L_0x140088b98;  1 drivers
v0x14845abd0_0 .net *"_ivl_6", 3 0, L_0x1484cf860;  1 drivers
v0x14845ac70_0 .net *"_ivl_8", 3 0, L_0x1484cf940;  1 drivers
v0x14845ad20_0 .net "out_h", 2 0, L_0x1484cf570;  1 drivers
v0x14845ade0_0 .net "out_l", 2 0, L_0x1484cd220;  1 drivers
v0x14845aeb0_0 .net "out_vh", 0 0, L_0x1484cf2c0;  1 drivers
v0x14845af60_0 .net "out_vl", 0 0, L_0x1484ccf70;  1 drivers
L_0x1484cf860 .concat [ 3 1 0 0], L_0x1484cf570, L_0x140088b98;
L_0x1484cf940 .concat [ 3 1 0 0], L_0x1484cd220, L_0x1484ccf70;
L_0x1484cfa60 .functor MUXZ 4, L_0x1484cf940, L_0x1484cf860, L_0x1484cf2c0, C4<>;
S_0x14844e560 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14844e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14844e220 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14844e260 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x1484545a0_0 .net "in", 7 0, L_0x1484cf6d0;  1 drivers
v0x148454660_0 .net "out", 2 0, L_0x1484cf570;  alias, 1 drivers
v0x148454710_0 .net "vld", 0 0, L_0x1484cf2c0;  alias, 1 drivers
L_0x1484ce2b0 .part L_0x1484cf6d0, 0, 4;
L_0x1484cf1e0 .part L_0x1484cf6d0, 4, 4;
S_0x14844e8e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14844e560;
 .timescale -9 -12;
L_0x1484cf2c0 .functor OR 1, L_0x1484cdea0, L_0x1484cedd0, C4<0>, C4<0>;
L_0x140088b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148453da0_0 .net/2u *"_ivl_4", 0 0, L_0x140088b50;  1 drivers
v0x148453e60_0 .net *"_ivl_6", 2 0, L_0x1484cf370;  1 drivers
v0x148453f00_0 .net *"_ivl_8", 2 0, L_0x1484cf450;  1 drivers
v0x148453fb0_0 .net "out_h", 1 0, L_0x1484cf080;  1 drivers
v0x148454070_0 .net "out_l", 1 0, L_0x1484ce150;  1 drivers
v0x148454140_0 .net "out_vh", 0 0, L_0x1484cedd0;  1 drivers
v0x1484541f0_0 .net "out_vl", 0 0, L_0x1484cdea0;  1 drivers
L_0x1484cf370 .concat [ 2 1 0 0], L_0x1484cf080, L_0x140088b50;
L_0x1484cf450 .concat [ 2 1 0 0], L_0x1484ce150, L_0x1484cdea0;
L_0x1484cf570 .functor MUXZ 3, L_0x1484cf450, L_0x1484cf370, L_0x1484cedd0, C4<>;
S_0x14844eab0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14844e8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14844e770 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14844e7b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x148451190_0 .net "in", 3 0, L_0x1484cf1e0;  1 drivers
v0x148451250_0 .net "out", 1 0, L_0x1484cf080;  alias, 1 drivers
v0x148451300_0 .net "vld", 0 0, L_0x1484cedd0;  alias, 1 drivers
L_0x1484ce790 .part L_0x1484cf1e0, 0, 2;
L_0x1484cecb0 .part L_0x1484cf1e0, 2, 2;
S_0x14844ee30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14844eab0;
 .timescale -9 -12;
L_0x1484cedd0 .functor OR 1, L_0x1484ce350, L_0x1484ce8b0, C4<0>, C4<0>;
L_0x140088b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148450990_0 .net/2u *"_ivl_4", 0 0, L_0x140088b08;  1 drivers
v0x148450a50_0 .net *"_ivl_6", 1 0, L_0x1484cee80;  1 drivers
v0x148450af0_0 .net *"_ivl_8", 1 0, L_0x1484cef60;  1 drivers
v0x148450ba0_0 .net "out_h", 0 0, L_0x1484ceb80;  1 drivers
v0x148450c60_0 .net "out_l", 0 0, L_0x1484ce660;  1 drivers
v0x148450d30_0 .net "out_vh", 0 0, L_0x1484ce8b0;  1 drivers
v0x148450de0_0 .net "out_vl", 0 0, L_0x1484ce350;  1 drivers
L_0x1484cee80 .concat [ 1 1 0 0], L_0x1484ceb80, L_0x140088b08;
L_0x1484cef60 .concat [ 1 1 0 0], L_0x1484ce660, L_0x1484ce350;
L_0x1484cf080 .functor MUXZ 2, L_0x1484cef60, L_0x1484cee80, L_0x1484ce8b0, C4<>;
S_0x14844f000 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14844ee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14844ecc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14844ed00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14844fa30_0 .net "in", 1 0, L_0x1484cecb0;  1 drivers
v0x14844faf0_0 .net "out", 0 0, L_0x1484ceb80;  alias, 1 drivers
v0x14844fba0_0 .net "vld", 0 0, L_0x1484ce8b0;  alias, 1 drivers
L_0x1484ce950 .part L_0x1484cecb0, 1, 1;
L_0x1484ceae0 .part L_0x1484cecb0, 0, 1;
S_0x14844f380 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14844f000;
 .timescale -9 -12;
L_0x1484cea30 .functor NOT 1, L_0x1484ce950, C4<0>, C4<0>, C4<0>;
L_0x1484ceb80 .functor AND 1, L_0x1484cea30, L_0x1484ceae0, C4<1>, C4<1>;
v0x14844f550_0 .net *"_ivl_2", 0 0, L_0x1484ce950;  1 drivers
v0x14844f610_0 .net *"_ivl_3", 0 0, L_0x1484cea30;  1 drivers
v0x14844f6b0_0 .net *"_ivl_5", 0 0, L_0x1484ceae0;  1 drivers
L_0x1484ce8b0 .reduce/or L_0x1484cecb0;
S_0x14844f740 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14844f000;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14844f740
v0x14844f990_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14844f990_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14844f990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_68.138 ;
    %load/vec4 v0x14844f990_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_68.139, 5;
    %load/vec4 v0x14844f990_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14844f990_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_68.138;
T_68.139 ;
    %end;
S_0x14844fca0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14844ee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14844fe70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14844feb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148450720_0 .net "in", 1 0, L_0x1484ce790;  1 drivers
v0x1484507e0_0 .net "out", 0 0, L_0x1484ce660;  alias, 1 drivers
v0x148450890_0 .net "vld", 0 0, L_0x1484ce350;  alias, 1 drivers
L_0x1484ce430 .part L_0x1484ce790, 1, 1;
L_0x1484ce5c0 .part L_0x1484ce790, 0, 1;
S_0x148450080 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14844fca0;
 .timescale -9 -12;
L_0x1484ce510 .functor NOT 1, L_0x1484ce430, C4<0>, C4<0>, C4<0>;
L_0x1484ce660 .functor AND 1, L_0x1484ce510, L_0x1484ce5c0, C4<1>, C4<1>;
v0x148450240_0 .net *"_ivl_2", 0 0, L_0x1484ce430;  1 drivers
v0x148450300_0 .net *"_ivl_3", 0 0, L_0x1484ce510;  1 drivers
v0x1484503a0_0 .net *"_ivl_5", 0 0, L_0x1484ce5c0;  1 drivers
L_0x1484ce350 .reduce/or L_0x1484ce790;
S_0x148450430 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14844fca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148450430
v0x148450680_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x148450680_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148450680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_69.140 ;
    %load/vec4 v0x148450680_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_69.141, 5;
    %load/vec4 v0x148450680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148450680_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_69.140;
T_69.141 ;
    %end;
S_0x148450e90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14844eab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148450e90
v0x1484510e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1484510e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484510e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_70.142 ;
    %load/vec4 v0x1484510e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_70.143, 5;
    %load/vec4 v0x1484510e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484510e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_70.142;
T_70.143 ;
    %end;
S_0x148451400 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14844e8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484515d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x148451610 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x148453b30_0 .net "in", 3 0, L_0x1484ce2b0;  1 drivers
v0x148453bf0_0 .net "out", 1 0, L_0x1484ce150;  alias, 1 drivers
v0x148453ca0_0 .net "vld", 0 0, L_0x1484cdea0;  alias, 1 drivers
L_0x1484cd860 .part L_0x1484ce2b0, 0, 2;
L_0x1484cdd80 .part L_0x1484ce2b0, 2, 2;
S_0x1484517e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148451400;
 .timescale -9 -12;
L_0x1484cdea0 .functor OR 1, L_0x1484cd420, L_0x1484cd980, C4<0>, C4<0>;
L_0x140088ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148453330_0 .net/2u *"_ivl_4", 0 0, L_0x140088ac0;  1 drivers
v0x1484533f0_0 .net *"_ivl_6", 1 0, L_0x1484cdf50;  1 drivers
v0x148453490_0 .net *"_ivl_8", 1 0, L_0x1484ce030;  1 drivers
v0x148453540_0 .net "out_h", 0 0, L_0x1484cdc50;  1 drivers
v0x148453600_0 .net "out_l", 0 0, L_0x1484cd730;  1 drivers
v0x1484536d0_0 .net "out_vh", 0 0, L_0x1484cd980;  1 drivers
v0x148453780_0 .net "out_vl", 0 0, L_0x1484cd420;  1 drivers
L_0x1484cdf50 .concat [ 1 1 0 0], L_0x1484cdc50, L_0x140088ac0;
L_0x1484ce030 .concat [ 1 1 0 0], L_0x1484cd730, L_0x1484cd420;
L_0x1484ce150 .functor MUXZ 2, L_0x1484ce030, L_0x1484cdf50, L_0x1484cd980, C4<>;
S_0x1484519a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484517e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148451690 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484516d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1484523d0_0 .net "in", 1 0, L_0x1484cdd80;  1 drivers
v0x148452490_0 .net "out", 0 0, L_0x1484cdc50;  alias, 1 drivers
v0x148452540_0 .net "vld", 0 0, L_0x1484cd980;  alias, 1 drivers
L_0x1484cda20 .part L_0x1484cdd80, 1, 1;
L_0x1484cdbb0 .part L_0x1484cdd80, 0, 1;
S_0x148451d20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1484519a0;
 .timescale -9 -12;
L_0x1484cdb00 .functor NOT 1, L_0x1484cda20, C4<0>, C4<0>, C4<0>;
L_0x1484cdc50 .functor AND 1, L_0x1484cdb00, L_0x1484cdbb0, C4<1>, C4<1>;
v0x148451ef0_0 .net *"_ivl_2", 0 0, L_0x1484cda20;  1 drivers
v0x148451fb0_0 .net *"_ivl_3", 0 0, L_0x1484cdb00;  1 drivers
v0x148452050_0 .net *"_ivl_5", 0 0, L_0x1484cdbb0;  1 drivers
L_0x1484cd980 .reduce/or L_0x1484cdd80;
S_0x1484520e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484519a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484520e0
v0x148452330_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x148452330_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148452330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_71.144 ;
    %load/vec4 v0x148452330_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_71.145, 5;
    %load/vec4 v0x148452330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148452330_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_71.144;
T_71.145 ;
    %end;
S_0x148452640 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484517e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148452810 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148452850 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1484530c0_0 .net "in", 1 0, L_0x1484cd860;  1 drivers
v0x148453180_0 .net "out", 0 0, L_0x1484cd730;  alias, 1 drivers
v0x148453230_0 .net "vld", 0 0, L_0x1484cd420;  alias, 1 drivers
L_0x1484cd500 .part L_0x1484cd860, 1, 1;
L_0x1484cd690 .part L_0x1484cd860, 0, 1;
S_0x148452a20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148452640;
 .timescale -9 -12;
L_0x1484cd5e0 .functor NOT 1, L_0x1484cd500, C4<0>, C4<0>, C4<0>;
L_0x1484cd730 .functor AND 1, L_0x1484cd5e0, L_0x1484cd690, C4<1>, C4<1>;
v0x148452be0_0 .net *"_ivl_2", 0 0, L_0x1484cd500;  1 drivers
v0x148452ca0_0 .net *"_ivl_3", 0 0, L_0x1484cd5e0;  1 drivers
v0x148452d40_0 .net *"_ivl_5", 0 0, L_0x1484cd690;  1 drivers
L_0x1484cd420 .reduce/or L_0x1484cd860;
S_0x148452dd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148452640;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148452dd0
v0x148453020_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x148453020_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148453020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_72.146 ;
    %load/vec4 v0x148453020_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_72.147, 5;
    %load/vec4 v0x148453020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148453020_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_72.146;
T_72.147 ;
    %end;
S_0x148453830 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148451400;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148453830
v0x148453a80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x148453a80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148453a80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_73.148 ;
    %load/vec4 v0x148453a80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_73.149, 5;
    %load/vec4 v0x148453a80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148453a80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_73.148;
T_73.149 ;
    %end;
S_0x1484542a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14844e560;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484542a0
v0x1484544f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1484544f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484544f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_74.150 ;
    %load/vec4 v0x1484544f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_74.151, 5;
    %load/vec4 v0x1484544f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484544f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_74.150;
T_74.151 ;
    %end;
S_0x148454810 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14844e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484549e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x148454a20 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14845a8a0_0 .net "in", 7 0, L_0x1484cd380;  1 drivers
v0x14845a960_0 .net "out", 2 0, L_0x1484cd220;  alias, 1 drivers
v0x14845aa10_0 .net "vld", 0 0, L_0x1484ccf70;  alias, 1 drivers
L_0x1484cbf60 .part L_0x1484cd380, 0, 4;
L_0x1484cce90 .part L_0x1484cd380, 4, 4;
S_0x148454bf0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148454810;
 .timescale -9 -12;
L_0x1484ccf70 .functor OR 1, L_0x1484cbb50, L_0x1484cca80, C4<0>, C4<0>;
L_0x140088a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14845a0a0_0 .net/2u *"_ivl_4", 0 0, L_0x140088a78;  1 drivers
v0x14845a160_0 .net *"_ivl_6", 2 0, L_0x1484cd020;  1 drivers
v0x14845a200_0 .net *"_ivl_8", 2 0, L_0x1484cd100;  1 drivers
v0x14845a2b0_0 .net "out_h", 1 0, L_0x1484ccd30;  1 drivers
v0x14845a370_0 .net "out_l", 1 0, L_0x1484cbe00;  1 drivers
v0x14845a440_0 .net "out_vh", 0 0, L_0x1484cca80;  1 drivers
v0x14845a4f0_0 .net "out_vl", 0 0, L_0x1484cbb50;  1 drivers
L_0x1484cd020 .concat [ 2 1 0 0], L_0x1484ccd30, L_0x140088a78;
L_0x1484cd100 .concat [ 2 1 0 0], L_0x1484cbe00, L_0x1484cbb50;
L_0x1484cd220 .functor MUXZ 3, L_0x1484cd100, L_0x1484cd020, L_0x1484cca80, C4<>;
S_0x148454db0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148454bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148454aa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x148454ae0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x148457490_0 .net "in", 3 0, L_0x1484cce90;  1 drivers
v0x148457550_0 .net "out", 1 0, L_0x1484ccd30;  alias, 1 drivers
v0x148457600_0 .net "vld", 0 0, L_0x1484cca80;  alias, 1 drivers
L_0x1484cc440 .part L_0x1484cce90, 0, 2;
L_0x1484cc960 .part L_0x1484cce90, 2, 2;
S_0x148455130 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148454db0;
 .timescale -9 -12;
L_0x1484cca80 .functor OR 1, L_0x1484cc000, L_0x1484cc560, C4<0>, C4<0>;
L_0x140088a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148456c90_0 .net/2u *"_ivl_4", 0 0, L_0x140088a30;  1 drivers
v0x148456d50_0 .net *"_ivl_6", 1 0, L_0x1484ccb30;  1 drivers
v0x148456df0_0 .net *"_ivl_8", 1 0, L_0x1484ccc10;  1 drivers
v0x148456ea0_0 .net "out_h", 0 0, L_0x1484cc830;  1 drivers
v0x148456f60_0 .net "out_l", 0 0, L_0x1484cc310;  1 drivers
v0x148457030_0 .net "out_vh", 0 0, L_0x1484cc560;  1 drivers
v0x1484570e0_0 .net "out_vl", 0 0, L_0x1484cc000;  1 drivers
L_0x1484ccb30 .concat [ 1 1 0 0], L_0x1484cc830, L_0x140088a30;
L_0x1484ccc10 .concat [ 1 1 0 0], L_0x1484cc310, L_0x1484cc000;
L_0x1484ccd30 .functor MUXZ 2, L_0x1484ccc10, L_0x1484ccb30, L_0x1484cc560, C4<>;
S_0x148455300 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148455130;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148454fc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148455000 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148455d30_0 .net "in", 1 0, L_0x1484cc960;  1 drivers
v0x148455df0_0 .net "out", 0 0, L_0x1484cc830;  alias, 1 drivers
v0x148455ea0_0 .net "vld", 0 0, L_0x1484cc560;  alias, 1 drivers
L_0x1484cc600 .part L_0x1484cc960, 1, 1;
L_0x1484cc790 .part L_0x1484cc960, 0, 1;
S_0x148455680 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148455300;
 .timescale -9 -12;
L_0x1484cc6e0 .functor NOT 1, L_0x1484cc600, C4<0>, C4<0>, C4<0>;
L_0x1484cc830 .functor AND 1, L_0x1484cc6e0, L_0x1484cc790, C4<1>, C4<1>;
v0x148455850_0 .net *"_ivl_2", 0 0, L_0x1484cc600;  1 drivers
v0x148455910_0 .net *"_ivl_3", 0 0, L_0x1484cc6e0;  1 drivers
v0x1484559b0_0 .net *"_ivl_5", 0 0, L_0x1484cc790;  1 drivers
L_0x1484cc560 .reduce/or L_0x1484cc960;
S_0x148455a40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148455300;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148455a40
v0x148455c90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x148455c90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148455c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_75.152 ;
    %load/vec4 v0x148455c90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_75.153, 5;
    %load/vec4 v0x148455c90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148455c90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_75.152;
T_75.153 ;
    %end;
S_0x148455fa0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148455130;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148456170 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484561b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148456a20_0 .net "in", 1 0, L_0x1484cc440;  1 drivers
v0x148456ae0_0 .net "out", 0 0, L_0x1484cc310;  alias, 1 drivers
v0x148456b90_0 .net "vld", 0 0, L_0x1484cc000;  alias, 1 drivers
L_0x1484cc0e0 .part L_0x1484cc440, 1, 1;
L_0x1484cc270 .part L_0x1484cc440, 0, 1;
S_0x148456380 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148455fa0;
 .timescale -9 -12;
L_0x1484cc1c0 .functor NOT 1, L_0x1484cc0e0, C4<0>, C4<0>, C4<0>;
L_0x1484cc310 .functor AND 1, L_0x1484cc1c0, L_0x1484cc270, C4<1>, C4<1>;
v0x148456540_0 .net *"_ivl_2", 0 0, L_0x1484cc0e0;  1 drivers
v0x148456600_0 .net *"_ivl_3", 0 0, L_0x1484cc1c0;  1 drivers
v0x1484566a0_0 .net *"_ivl_5", 0 0, L_0x1484cc270;  1 drivers
L_0x1484cc000 .reduce/or L_0x1484cc440;
S_0x148456730 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148455fa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148456730
v0x148456980_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x148456980_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148456980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_76.154 ;
    %load/vec4 v0x148456980_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_76.155, 5;
    %load/vec4 v0x148456980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148456980_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_76.154;
T_76.155 ;
    %end;
S_0x148457190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148454db0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148457190
v0x1484573e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1484573e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484573e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_77.156 ;
    %load/vec4 v0x1484573e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_77.157, 5;
    %load/vec4 v0x1484573e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484573e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_77.156;
T_77.157 ;
    %end;
S_0x148457700 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148454bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484578d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x148457910 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x148459e30_0 .net "in", 3 0, L_0x1484cbf60;  1 drivers
v0x148459ef0_0 .net "out", 1 0, L_0x1484cbe00;  alias, 1 drivers
v0x148459fa0_0 .net "vld", 0 0, L_0x1484cbb50;  alias, 1 drivers
L_0x1484cb510 .part L_0x1484cbf60, 0, 2;
L_0x1484cba30 .part L_0x1484cbf60, 2, 2;
S_0x148457ae0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148457700;
 .timescale -9 -12;
L_0x1484cbb50 .functor OR 1, L_0x1484cb0d0, L_0x1484cb630, C4<0>, C4<0>;
L_0x1400889e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148459630_0 .net/2u *"_ivl_4", 0 0, L_0x1400889e8;  1 drivers
v0x1484596f0_0 .net *"_ivl_6", 1 0, L_0x1484cbc00;  1 drivers
v0x148459790_0 .net *"_ivl_8", 1 0, L_0x1484cbce0;  1 drivers
v0x148459840_0 .net "out_h", 0 0, L_0x1484cb900;  1 drivers
v0x148459900_0 .net "out_l", 0 0, L_0x1484cb3e0;  1 drivers
v0x1484599d0_0 .net "out_vh", 0 0, L_0x1484cb630;  1 drivers
v0x148459a80_0 .net "out_vl", 0 0, L_0x1484cb0d0;  1 drivers
L_0x1484cbc00 .concat [ 1 1 0 0], L_0x1484cb900, L_0x1400889e8;
L_0x1484cbce0 .concat [ 1 1 0 0], L_0x1484cb3e0, L_0x1484cb0d0;
L_0x1484cbe00 .functor MUXZ 2, L_0x1484cbce0, L_0x1484cbc00, L_0x1484cb630, C4<>;
S_0x148457ca0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148457ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148457990 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484579d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1484586d0_0 .net "in", 1 0, L_0x1484cba30;  1 drivers
v0x148458790_0 .net "out", 0 0, L_0x1484cb900;  alias, 1 drivers
v0x148458840_0 .net "vld", 0 0, L_0x1484cb630;  alias, 1 drivers
L_0x1484cb6d0 .part L_0x1484cba30, 1, 1;
L_0x1484cb860 .part L_0x1484cba30, 0, 1;
S_0x148458020 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148457ca0;
 .timescale -9 -12;
L_0x1484cb7b0 .functor NOT 1, L_0x1484cb6d0, C4<0>, C4<0>, C4<0>;
L_0x1484cb900 .functor AND 1, L_0x1484cb7b0, L_0x1484cb860, C4<1>, C4<1>;
v0x1484581f0_0 .net *"_ivl_2", 0 0, L_0x1484cb6d0;  1 drivers
v0x1484582b0_0 .net *"_ivl_3", 0 0, L_0x1484cb7b0;  1 drivers
v0x148458350_0 .net *"_ivl_5", 0 0, L_0x1484cb860;  1 drivers
L_0x1484cb630 .reduce/or L_0x1484cba30;
S_0x1484583e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148457ca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484583e0
v0x148458630_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x148458630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148458630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_78.158 ;
    %load/vec4 v0x148458630_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_78.159, 5;
    %load/vec4 v0x148458630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148458630_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_78.158;
T_78.159 ;
    %end;
S_0x148458940 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148457ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148458b10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148458b50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1484593c0_0 .net "in", 1 0, L_0x1484cb510;  1 drivers
v0x148459480_0 .net "out", 0 0, L_0x1484cb3e0;  alias, 1 drivers
v0x148459530_0 .net "vld", 0 0, L_0x1484cb0d0;  alias, 1 drivers
L_0x1484cb1b0 .part L_0x1484cb510, 1, 1;
L_0x1484cb340 .part L_0x1484cb510, 0, 1;
S_0x148458d20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148458940;
 .timescale -9 -12;
L_0x1484cb290 .functor NOT 1, L_0x1484cb1b0, C4<0>, C4<0>, C4<0>;
L_0x1484cb3e0 .functor AND 1, L_0x1484cb290, L_0x1484cb340, C4<1>, C4<1>;
v0x148458ee0_0 .net *"_ivl_2", 0 0, L_0x1484cb1b0;  1 drivers
v0x148458fa0_0 .net *"_ivl_3", 0 0, L_0x1484cb290;  1 drivers
v0x148459040_0 .net *"_ivl_5", 0 0, L_0x1484cb340;  1 drivers
L_0x1484cb0d0 .reduce/or L_0x1484cb510;
S_0x1484590d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148458940;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484590d0
v0x148459320_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x148459320_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148459320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_79.160 ;
    %load/vec4 v0x148459320_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_79.161, 5;
    %load/vec4 v0x148459320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148459320_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_79.160;
T_79.161 ;
    %end;
S_0x148459b30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148457700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148459b30
v0x148459d80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x148459d80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148459d80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_80.162 ;
    %load/vec4 v0x148459d80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_80.163, 5;
    %load/vec4 v0x148459d80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148459d80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_80.162;
T_80.163 ;
    %end;
S_0x14845a5a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148454810;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14845a5a0
v0x14845a7f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14845a7f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14845a7f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_81.164 ;
    %load/vec4 v0x14845a7f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_81.165, 5;
    %load/vec4 v0x14845a7f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14845a7f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_81.164;
T_81.165 ;
    %end;
S_0x14845b010 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14844e010;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14845b010
v0x14845b260_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x14845b260_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14845b260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_82.166 ;
    %load/vec4 v0x14845b260_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_82.167, 5;
    %load/vec4 v0x14845b260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14845b260_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_82.166;
T_82.167 ;
    %end;
S_0x14845b580 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14844de40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14845b750 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14845b790 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x1484688d0_0 .net "in", 15 0, L_0x1484caff0;  1 drivers
v0x148468990_0 .net "out", 3 0, L_0x1484cae90;  alias, 1 drivers
v0x148468a40_0 .net "vld", 0 0, L_0x1484cabe0;  alias, 1 drivers
L_0x1484c8690 .part L_0x1484caff0, 0, 8;
L_0x1484cab00 .part L_0x1484caff0, 8, 8;
S_0x14845b960 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14845b580;
 .timescale -9 -12;
L_0x1484cabe0 .functor OR 1, L_0x1484c8280, L_0x1484ca6f0, C4<0>, C4<0>;
L_0x1400889a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484680d0_0 .net/2u *"_ivl_4", 0 0, L_0x1400889a0;  1 drivers
v0x148468190_0 .net *"_ivl_6", 3 0, L_0x1484cac90;  1 drivers
v0x148468230_0 .net *"_ivl_8", 3 0, L_0x1484cad70;  1 drivers
v0x1484682e0_0 .net "out_h", 2 0, L_0x1484ca9a0;  1 drivers
v0x1484683a0_0 .net "out_l", 2 0, L_0x1484c8530;  1 drivers
v0x148468470_0 .net "out_vh", 0 0, L_0x1484ca6f0;  1 drivers
v0x148468520_0 .net "out_vl", 0 0, L_0x1484c8280;  1 drivers
L_0x1484cac90 .concat [ 3 1 0 0], L_0x1484ca9a0, L_0x1400889a0;
L_0x1484cad70 .concat [ 3 1 0 0], L_0x1484c8530, L_0x1484c8280;
L_0x1484cae90 .functor MUXZ 4, L_0x1484cad70, L_0x1484cac90, L_0x1484ca6f0, C4<>;
S_0x14845bb20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14845b960;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14845b810 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14845b850 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x148461b60_0 .net "in", 7 0, L_0x1484cab00;  1 drivers
v0x148461c20_0 .net "out", 2 0, L_0x1484ca9a0;  alias, 1 drivers
v0x148461cd0_0 .net "vld", 0 0, L_0x1484ca6f0;  alias, 1 drivers
L_0x1484c95c0 .part L_0x1484cab00, 0, 4;
L_0x1484ca610 .part L_0x1484cab00, 4, 4;
S_0x14845bea0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14845bb20;
 .timescale -9 -12;
L_0x1484ca6f0 .functor OR 1, L_0x1484c91b0, L_0x1484ca0e0, C4<0>, C4<0>;
L_0x140088958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148461360_0 .net/2u *"_ivl_4", 0 0, L_0x140088958;  1 drivers
v0x148461420_0 .net *"_ivl_6", 2 0, L_0x1484ca7a0;  1 drivers
v0x1484614c0_0 .net *"_ivl_8", 2 0, L_0x1484ca880;  1 drivers
v0x148461570_0 .net "out_h", 1 0, L_0x1484ca4b0;  1 drivers
v0x148461630_0 .net "out_l", 1 0, L_0x1484c9460;  1 drivers
v0x148461700_0 .net "out_vh", 0 0, L_0x1484ca0e0;  1 drivers
v0x1484617b0_0 .net "out_vl", 0 0, L_0x1484c91b0;  1 drivers
L_0x1484ca7a0 .concat [ 2 1 0 0], L_0x1484ca4b0, L_0x140088958;
L_0x1484ca880 .concat [ 2 1 0 0], L_0x1484c9460, L_0x1484c91b0;
L_0x1484ca9a0 .functor MUXZ 3, L_0x1484ca880, L_0x1484ca7a0, L_0x1484ca0e0, C4<>;
S_0x14845c070 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14845bea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14845bd30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14845bd70 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14845e750_0 .net "in", 3 0, L_0x1484ca610;  1 drivers
v0x14845e810_0 .net "out", 1 0, L_0x1484ca4b0;  alias, 1 drivers
v0x14845e8c0_0 .net "vld", 0 0, L_0x1484ca0e0;  alias, 1 drivers
L_0x1484c9aa0 .part L_0x1484ca610, 0, 2;
L_0x1484c9fc0 .part L_0x1484ca610, 2, 2;
S_0x14845c3f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14845c070;
 .timescale -9 -12;
L_0x1484ca0e0 .functor OR 1, L_0x1484c9660, L_0x1484c9bc0, C4<0>, C4<0>;
L_0x140088910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14845df50_0 .net/2u *"_ivl_4", 0 0, L_0x140088910;  1 drivers
v0x14845e010_0 .net *"_ivl_6", 1 0, L_0x1484c2e90;  1 drivers
v0x14845e0b0_0 .net *"_ivl_8", 1 0, L_0x1484ca390;  1 drivers
v0x14845e160_0 .net "out_h", 0 0, L_0x1484c9e90;  1 drivers
v0x14845e220_0 .net "out_l", 0 0, L_0x1484c9970;  1 drivers
v0x14845e2f0_0 .net "out_vh", 0 0, L_0x1484c9bc0;  1 drivers
v0x14845e3a0_0 .net "out_vl", 0 0, L_0x1484c9660;  1 drivers
L_0x1484c2e90 .concat [ 1 1 0 0], L_0x1484c9e90, L_0x140088910;
L_0x1484ca390 .concat [ 1 1 0 0], L_0x1484c9970, L_0x1484c9660;
L_0x1484ca4b0 .functor MUXZ 2, L_0x1484ca390, L_0x1484c2e90, L_0x1484c9bc0, C4<>;
S_0x14845c5c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14845c3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14845c280 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14845c2c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14845cff0_0 .net "in", 1 0, L_0x1484c9fc0;  1 drivers
v0x14845d0b0_0 .net "out", 0 0, L_0x1484c9e90;  alias, 1 drivers
v0x14845d160_0 .net "vld", 0 0, L_0x1484c9bc0;  alias, 1 drivers
L_0x1484c9c60 .part L_0x1484c9fc0, 1, 1;
L_0x1484c9df0 .part L_0x1484c9fc0, 0, 1;
S_0x14845c940 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14845c5c0;
 .timescale -9 -12;
L_0x1484c9d40 .functor NOT 1, L_0x1484c9c60, C4<0>, C4<0>, C4<0>;
L_0x1484c9e90 .functor AND 1, L_0x1484c9d40, L_0x1484c9df0, C4<1>, C4<1>;
v0x14845cb10_0 .net *"_ivl_2", 0 0, L_0x1484c9c60;  1 drivers
v0x14845cbd0_0 .net *"_ivl_3", 0 0, L_0x1484c9d40;  1 drivers
v0x14845cc70_0 .net *"_ivl_5", 0 0, L_0x1484c9df0;  1 drivers
L_0x1484c9bc0 .reduce/or L_0x1484c9fc0;
S_0x14845cd00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14845c5c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14845cd00
v0x14845cf50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14845cf50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14845cf50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_83.168 ;
    %load/vec4 v0x14845cf50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_83.169, 5;
    %load/vec4 v0x14845cf50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14845cf50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_83.168;
T_83.169 ;
    %end;
S_0x14845d260 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14845c3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14845d430 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14845d470 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14845dce0_0 .net "in", 1 0, L_0x1484c9aa0;  1 drivers
v0x14845dda0_0 .net "out", 0 0, L_0x1484c9970;  alias, 1 drivers
v0x14845de50_0 .net "vld", 0 0, L_0x1484c9660;  alias, 1 drivers
L_0x1484c9740 .part L_0x1484c9aa0, 1, 1;
L_0x1484c98d0 .part L_0x1484c9aa0, 0, 1;
S_0x14845d640 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14845d260;
 .timescale -9 -12;
L_0x1484c9820 .functor NOT 1, L_0x1484c9740, C4<0>, C4<0>, C4<0>;
L_0x1484c9970 .functor AND 1, L_0x1484c9820, L_0x1484c98d0, C4<1>, C4<1>;
v0x14845d800_0 .net *"_ivl_2", 0 0, L_0x1484c9740;  1 drivers
v0x14845d8c0_0 .net *"_ivl_3", 0 0, L_0x1484c9820;  1 drivers
v0x14845d960_0 .net *"_ivl_5", 0 0, L_0x1484c98d0;  1 drivers
L_0x1484c9660 .reduce/or L_0x1484c9aa0;
S_0x14845d9f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14845d260;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14845d9f0
v0x14845dc40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14845dc40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14845dc40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_84.170 ;
    %load/vec4 v0x14845dc40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_84.171, 5;
    %load/vec4 v0x14845dc40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14845dc40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_84.170;
T_84.171 ;
    %end;
S_0x14845e450 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14845c070;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14845e450
v0x14845e6a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14845e6a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14845e6a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_85.172 ;
    %load/vec4 v0x14845e6a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_85.173, 5;
    %load/vec4 v0x14845e6a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14845e6a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_85.172;
T_85.173 ;
    %end;
S_0x14845e9c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14845bea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14845eb90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14845ebd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1484610f0_0 .net "in", 3 0, L_0x1484c95c0;  1 drivers
v0x1484611b0_0 .net "out", 1 0, L_0x1484c9460;  alias, 1 drivers
v0x148461260_0 .net "vld", 0 0, L_0x1484c91b0;  alias, 1 drivers
L_0x1484c8b70 .part L_0x1484c95c0, 0, 2;
L_0x1484c9090 .part L_0x1484c95c0, 2, 2;
S_0x14845eda0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14845e9c0;
 .timescale -9 -12;
L_0x1484c91b0 .functor OR 1, L_0x1484c8730, L_0x1484c8c90, C4<0>, C4<0>;
L_0x1400888c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484608f0_0 .net/2u *"_ivl_4", 0 0, L_0x1400888c8;  1 drivers
v0x1484609b0_0 .net *"_ivl_6", 1 0, L_0x1484c9260;  1 drivers
v0x148460a50_0 .net *"_ivl_8", 1 0, L_0x1484c9340;  1 drivers
v0x148460b00_0 .net "out_h", 0 0, L_0x1484c8f60;  1 drivers
v0x148460bc0_0 .net "out_l", 0 0, L_0x1484c8a40;  1 drivers
v0x148460c90_0 .net "out_vh", 0 0, L_0x1484c8c90;  1 drivers
v0x148460d40_0 .net "out_vl", 0 0, L_0x1484c8730;  1 drivers
L_0x1484c9260 .concat [ 1 1 0 0], L_0x1484c8f60, L_0x1400888c8;
L_0x1484c9340 .concat [ 1 1 0 0], L_0x1484c8a40, L_0x1484c8730;
L_0x1484c9460 .functor MUXZ 2, L_0x1484c9340, L_0x1484c9260, L_0x1484c8c90, C4<>;
S_0x14845ef60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14845eda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14845ec50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14845ec90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14845f990_0 .net "in", 1 0, L_0x1484c9090;  1 drivers
v0x14845fa50_0 .net "out", 0 0, L_0x1484c8f60;  alias, 1 drivers
v0x14845fb00_0 .net "vld", 0 0, L_0x1484c8c90;  alias, 1 drivers
L_0x1484c8d30 .part L_0x1484c9090, 1, 1;
L_0x1484c8ec0 .part L_0x1484c9090, 0, 1;
S_0x14845f2e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14845ef60;
 .timescale -9 -12;
L_0x1484c8e10 .functor NOT 1, L_0x1484c8d30, C4<0>, C4<0>, C4<0>;
L_0x1484c8f60 .functor AND 1, L_0x1484c8e10, L_0x1484c8ec0, C4<1>, C4<1>;
v0x14845f4b0_0 .net *"_ivl_2", 0 0, L_0x1484c8d30;  1 drivers
v0x14845f570_0 .net *"_ivl_3", 0 0, L_0x1484c8e10;  1 drivers
v0x14845f610_0 .net *"_ivl_5", 0 0, L_0x1484c8ec0;  1 drivers
L_0x1484c8c90 .reduce/or L_0x1484c9090;
S_0x14845f6a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14845ef60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14845f6a0
v0x14845f8f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14845f8f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14845f8f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_86.174 ;
    %load/vec4 v0x14845f8f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_86.175, 5;
    %load/vec4 v0x14845f8f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14845f8f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_86.174;
T_86.175 ;
    %end;
S_0x14845fc00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14845eda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14845fdd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14845fe10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148460680_0 .net "in", 1 0, L_0x1484c8b70;  1 drivers
v0x148460740_0 .net "out", 0 0, L_0x1484c8a40;  alias, 1 drivers
v0x1484607f0_0 .net "vld", 0 0, L_0x1484c8730;  alias, 1 drivers
L_0x1484c8810 .part L_0x1484c8b70, 1, 1;
L_0x1484c89a0 .part L_0x1484c8b70, 0, 1;
S_0x14845ffe0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14845fc00;
 .timescale -9 -12;
L_0x1484c88f0 .functor NOT 1, L_0x1484c8810, C4<0>, C4<0>, C4<0>;
L_0x1484c8a40 .functor AND 1, L_0x1484c88f0, L_0x1484c89a0, C4<1>, C4<1>;
v0x1484601a0_0 .net *"_ivl_2", 0 0, L_0x1484c8810;  1 drivers
v0x148460260_0 .net *"_ivl_3", 0 0, L_0x1484c88f0;  1 drivers
v0x148460300_0 .net *"_ivl_5", 0 0, L_0x1484c89a0;  1 drivers
L_0x1484c8730 .reduce/or L_0x1484c8b70;
S_0x148460390 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14845fc00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148460390
v0x1484605e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1484605e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484605e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_87.176 ;
    %load/vec4 v0x1484605e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_87.177, 5;
    %load/vec4 v0x1484605e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484605e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_87.176;
T_87.177 ;
    %end;
S_0x148460df0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14845e9c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148460df0
v0x148461040_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x148461040_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148461040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_88.178 ;
    %load/vec4 v0x148461040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_88.179, 5;
    %load/vec4 v0x148461040_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148461040_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_88.178;
T_88.179 ;
    %end;
S_0x148461860 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14845bb20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148461860
v0x148461ab0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x148461ab0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148461ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_89.180 ;
    %load/vec4 v0x148461ab0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_89.181, 5;
    %load/vec4 v0x148461ab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148461ab0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_89.180;
T_89.181 ;
    %end;
S_0x148461dd0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14845b960;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148461fa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x148461fe0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x148467e60_0 .net "in", 7 0, L_0x1484c8690;  1 drivers
v0x148467f20_0 .net "out", 2 0, L_0x1484c8530;  alias, 1 drivers
v0x148467fd0_0 .net "vld", 0 0, L_0x1484c8280;  alias, 1 drivers
L_0x1484c7270 .part L_0x1484c8690, 0, 4;
L_0x1484c81a0 .part L_0x1484c8690, 4, 4;
S_0x1484621b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148461dd0;
 .timescale -9 -12;
L_0x1484c8280 .functor OR 1, L_0x1484c6e60, L_0x1484c7d90, C4<0>, C4<0>;
L_0x140088880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148467660_0 .net/2u *"_ivl_4", 0 0, L_0x140088880;  1 drivers
v0x148467720_0 .net *"_ivl_6", 2 0, L_0x1484c8330;  1 drivers
v0x1484677c0_0 .net *"_ivl_8", 2 0, L_0x1484c8410;  1 drivers
v0x148467870_0 .net "out_h", 1 0, L_0x1484c8040;  1 drivers
v0x148467930_0 .net "out_l", 1 0, L_0x1484c7110;  1 drivers
v0x148467a00_0 .net "out_vh", 0 0, L_0x1484c7d90;  1 drivers
v0x148467ab0_0 .net "out_vl", 0 0, L_0x1484c6e60;  1 drivers
L_0x1484c8330 .concat [ 2 1 0 0], L_0x1484c8040, L_0x140088880;
L_0x1484c8410 .concat [ 2 1 0 0], L_0x1484c7110, L_0x1484c6e60;
L_0x1484c8530 .functor MUXZ 3, L_0x1484c8410, L_0x1484c8330, L_0x1484c7d90, C4<>;
S_0x148462370 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484621b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148462060 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1484620a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x148464a50_0 .net "in", 3 0, L_0x1484c81a0;  1 drivers
v0x148464b10_0 .net "out", 1 0, L_0x1484c8040;  alias, 1 drivers
v0x148464bc0_0 .net "vld", 0 0, L_0x1484c7d90;  alias, 1 drivers
L_0x1484c7750 .part L_0x1484c81a0, 0, 2;
L_0x1484c7c70 .part L_0x1484c81a0, 2, 2;
S_0x1484626f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148462370;
 .timescale -9 -12;
L_0x1484c7d90 .functor OR 1, L_0x1484c7310, L_0x1484c7870, C4<0>, C4<0>;
L_0x140088838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148464250_0 .net/2u *"_ivl_4", 0 0, L_0x140088838;  1 drivers
v0x148464310_0 .net *"_ivl_6", 1 0, L_0x1484c7e40;  1 drivers
v0x1484643b0_0 .net *"_ivl_8", 1 0, L_0x1484c7f20;  1 drivers
v0x148464460_0 .net "out_h", 0 0, L_0x1484c7b40;  1 drivers
v0x148464520_0 .net "out_l", 0 0, L_0x1484c7620;  1 drivers
v0x1484645f0_0 .net "out_vh", 0 0, L_0x1484c7870;  1 drivers
v0x1484646a0_0 .net "out_vl", 0 0, L_0x1484c7310;  1 drivers
L_0x1484c7e40 .concat [ 1 1 0 0], L_0x1484c7b40, L_0x140088838;
L_0x1484c7f20 .concat [ 1 1 0 0], L_0x1484c7620, L_0x1484c7310;
L_0x1484c8040 .functor MUXZ 2, L_0x1484c7f20, L_0x1484c7e40, L_0x1484c7870, C4<>;
S_0x1484628c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484626f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148462580 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484625c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1484632f0_0 .net "in", 1 0, L_0x1484c7c70;  1 drivers
v0x1484633b0_0 .net "out", 0 0, L_0x1484c7b40;  alias, 1 drivers
v0x148463460_0 .net "vld", 0 0, L_0x1484c7870;  alias, 1 drivers
L_0x1484c7910 .part L_0x1484c7c70, 1, 1;
L_0x1484c7aa0 .part L_0x1484c7c70, 0, 1;
S_0x148462c40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1484628c0;
 .timescale -9 -12;
L_0x1484c79f0 .functor NOT 1, L_0x1484c7910, C4<0>, C4<0>, C4<0>;
L_0x1484c7b40 .functor AND 1, L_0x1484c79f0, L_0x1484c7aa0, C4<1>, C4<1>;
v0x148462e10_0 .net *"_ivl_2", 0 0, L_0x1484c7910;  1 drivers
v0x148462ed0_0 .net *"_ivl_3", 0 0, L_0x1484c79f0;  1 drivers
v0x148462f70_0 .net *"_ivl_5", 0 0, L_0x1484c7aa0;  1 drivers
L_0x1484c7870 .reduce/or L_0x1484c7c70;
S_0x148463000 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484628c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148463000
v0x148463250_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x148463250_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148463250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_90.182 ;
    %load/vec4 v0x148463250_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_90.183, 5;
    %load/vec4 v0x148463250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148463250_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_90.182;
T_90.183 ;
    %end;
S_0x148463560 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484626f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148463730 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148463770 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148463fe0_0 .net "in", 1 0, L_0x1484c7750;  1 drivers
v0x1484640a0_0 .net "out", 0 0, L_0x1484c7620;  alias, 1 drivers
v0x148464150_0 .net "vld", 0 0, L_0x1484c7310;  alias, 1 drivers
L_0x1484c73f0 .part L_0x1484c7750, 1, 1;
L_0x1484c7580 .part L_0x1484c7750, 0, 1;
S_0x148463940 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148463560;
 .timescale -9 -12;
L_0x1484c74d0 .functor NOT 1, L_0x1484c73f0, C4<0>, C4<0>, C4<0>;
L_0x1484c7620 .functor AND 1, L_0x1484c74d0, L_0x1484c7580, C4<1>, C4<1>;
v0x148463b00_0 .net *"_ivl_2", 0 0, L_0x1484c73f0;  1 drivers
v0x148463bc0_0 .net *"_ivl_3", 0 0, L_0x1484c74d0;  1 drivers
v0x148463c60_0 .net *"_ivl_5", 0 0, L_0x1484c7580;  1 drivers
L_0x1484c7310 .reduce/or L_0x1484c7750;
S_0x148463cf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148463560;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148463cf0
v0x148463f40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x148463f40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148463f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_91.184 ;
    %load/vec4 v0x148463f40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_91.185, 5;
    %load/vec4 v0x148463f40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148463f40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_91.184;
T_91.185 ;
    %end;
S_0x148464750 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148462370;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148464750
v0x1484649a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1484649a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484649a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_92.186 ;
    %load/vec4 v0x1484649a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_92.187, 5;
    %load/vec4 v0x1484649a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484649a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_92.186;
T_92.187 ;
    %end;
S_0x148464cc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484621b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148464e90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x148464ed0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1484673f0_0 .net "in", 3 0, L_0x1484c7270;  1 drivers
v0x1484674b0_0 .net "out", 1 0, L_0x1484c7110;  alias, 1 drivers
v0x148467560_0 .net "vld", 0 0, L_0x1484c6e60;  alias, 1 drivers
L_0x1484c6820 .part L_0x1484c7270, 0, 2;
L_0x1484c6d40 .part L_0x1484c7270, 2, 2;
S_0x1484650a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148464cc0;
 .timescale -9 -12;
L_0x1484c6e60 .functor OR 1, L_0x1484c63e0, L_0x1484c6940, C4<0>, C4<0>;
L_0x1400887f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148466bf0_0 .net/2u *"_ivl_4", 0 0, L_0x1400887f0;  1 drivers
v0x148466cb0_0 .net *"_ivl_6", 1 0, L_0x1484c6f10;  1 drivers
v0x148466d50_0 .net *"_ivl_8", 1 0, L_0x1484c6ff0;  1 drivers
v0x148466e00_0 .net "out_h", 0 0, L_0x1484c6c10;  1 drivers
v0x148466ec0_0 .net "out_l", 0 0, L_0x1484c66f0;  1 drivers
v0x148466f90_0 .net "out_vh", 0 0, L_0x1484c6940;  1 drivers
v0x148467040_0 .net "out_vl", 0 0, L_0x1484c63e0;  1 drivers
L_0x1484c6f10 .concat [ 1 1 0 0], L_0x1484c6c10, L_0x1400887f0;
L_0x1484c6ff0 .concat [ 1 1 0 0], L_0x1484c66f0, L_0x1484c63e0;
L_0x1484c7110 .functor MUXZ 2, L_0x1484c6ff0, L_0x1484c6f10, L_0x1484c6940, C4<>;
S_0x148465260 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484650a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148464f50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148464f90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148465c90_0 .net "in", 1 0, L_0x1484c6d40;  1 drivers
v0x148465d50_0 .net "out", 0 0, L_0x1484c6c10;  alias, 1 drivers
v0x148465e00_0 .net "vld", 0 0, L_0x1484c6940;  alias, 1 drivers
L_0x1484c69e0 .part L_0x1484c6d40, 1, 1;
L_0x1484c6b70 .part L_0x1484c6d40, 0, 1;
S_0x1484655e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148465260;
 .timescale -9 -12;
L_0x1484c6ac0 .functor NOT 1, L_0x1484c69e0, C4<0>, C4<0>, C4<0>;
L_0x1484c6c10 .functor AND 1, L_0x1484c6ac0, L_0x1484c6b70, C4<1>, C4<1>;
v0x1484657b0_0 .net *"_ivl_2", 0 0, L_0x1484c69e0;  1 drivers
v0x148465870_0 .net *"_ivl_3", 0 0, L_0x1484c6ac0;  1 drivers
v0x148465910_0 .net *"_ivl_5", 0 0, L_0x1484c6b70;  1 drivers
L_0x1484c6940 .reduce/or L_0x1484c6d40;
S_0x1484659a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148465260;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484659a0
v0x148465bf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x148465bf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148465bf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_93.188 ;
    %load/vec4 v0x148465bf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_93.189, 5;
    %load/vec4 v0x148465bf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148465bf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_93.188;
T_93.189 ;
    %end;
S_0x148465f00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484650a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484660d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148466110 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148466980_0 .net "in", 1 0, L_0x1484c6820;  1 drivers
v0x148466a40_0 .net "out", 0 0, L_0x1484c66f0;  alias, 1 drivers
v0x148466af0_0 .net "vld", 0 0, L_0x1484c63e0;  alias, 1 drivers
L_0x1484c64c0 .part L_0x1484c6820, 1, 1;
L_0x1484c6650 .part L_0x1484c6820, 0, 1;
S_0x1484662e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148465f00;
 .timescale -9 -12;
L_0x1484c65a0 .functor NOT 1, L_0x1484c64c0, C4<0>, C4<0>, C4<0>;
L_0x1484c66f0 .functor AND 1, L_0x1484c65a0, L_0x1484c6650, C4<1>, C4<1>;
v0x1484664a0_0 .net *"_ivl_2", 0 0, L_0x1484c64c0;  1 drivers
v0x148466560_0 .net *"_ivl_3", 0 0, L_0x1484c65a0;  1 drivers
v0x148466600_0 .net *"_ivl_5", 0 0, L_0x1484c6650;  1 drivers
L_0x1484c63e0 .reduce/or L_0x1484c6820;
S_0x148466690 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148465f00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148466690
v0x1484668e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1484668e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484668e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_94.190 ;
    %load/vec4 v0x1484668e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_94.191, 5;
    %load/vec4 v0x1484668e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484668e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_94.190;
T_94.191 ;
    %end;
S_0x1484670f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148464cc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484670f0
v0x148467340_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x148467340_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148467340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_95.192 ;
    %load/vec4 v0x148467340_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_95.193, 5;
    %load/vec4 v0x148467340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148467340_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_95.192;
T_95.193 ;
    %end;
S_0x148467b60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148461dd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148467b60
v0x148467db0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x148467db0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148467db0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_96.194 ;
    %load/vec4 v0x148467db0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_96.195, 5;
    %load/vec4 v0x148467db0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148467db0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_96.194;
T_96.195 ;
    %end;
S_0x1484685d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14845b580;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484685d0
v0x148468820_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x148468820_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148468820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_97.196 ;
    %load/vec4 v0x148468820_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_97.197, 5;
    %load/vec4 v0x148468820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148468820_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_97.196;
T_97.197 ;
    %end;
S_0x148469040 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14844dac0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148469040
v0x148469290_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x148469290_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148469290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_98.198 ;
    %load/vec4 v0x148469290_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_98.199, 5;
    %load/vec4 v0x148469290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148469290_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_98.198;
T_98.199 ;
    %end;
S_0x1484695b0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x14844d710;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484695b0
v0x148469810_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x148469810_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148469810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_99.200 ;
    %load/vec4 v0x148469810_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_99.201, 5;
    %load/vec4 v0x148469810_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148469810_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_99.200;
T_99.201 ;
    %end;
S_0x14846a840 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x1482ed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x14846ab00 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1400890a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14846b0c0_0 .net/2u *"_ivl_0", 0 0, L_0x1400890a8;  1 drivers
L_0x1400890f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14846b180_0 .net/2u *"_ivl_4", 0 0, L_0x1400890f0;  1 drivers
v0x14846b220_0 .net "a", 7 0, L_0x1484d3d50;  1 drivers
v0x14846b2d0_0 .net "ain", 8 0, L_0x1484d3a10;  1 drivers
v0x14846b390_0 .net "b", 7 0, L_0x1484d3050;  1 drivers
v0x14846b470_0 .net "bin", 8 0, L_0x1484d3b30;  1 drivers
v0x14846b510_0 .net "c", 8 0, L_0x1484d3c50;  alias, 1 drivers
L_0x1484d3a10 .concat [ 8 1 0 0], L_0x1484d3d50, L_0x1400890a8;
L_0x1484d3b30 .concat [ 8 1 0 0], L_0x1484d3050, L_0x1400890f0;
S_0x14846ac10 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x14846a840;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x14846add0 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x14846ab80_0 .net "a", 8 0, L_0x1484d3a10;  alias, 1 drivers
v0x14846af00_0 .net "b", 8 0, L_0x1484d3b30;  alias, 1 drivers
v0x14846afb0_0 .net "c", 8 0, L_0x1484d3c50;  alias, 1 drivers
L_0x1484d3c50 .arith/sub 9, L_0x1484d3a10, L_0x1484d3b30;
S_0x14846b600 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x1482ed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x14846b7c0 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x14846b800 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x1484e23c0 .functor NOT 8, L_0x1484e2ee0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1484e2750 .functor NOT 1, L_0x1484e26b0, C4<0>, C4<0>, C4<0>;
L_0x1484e2980 .functor OR 1, L_0x1484e2750, L_0x1484e28a0, C4<0>, C4<0>;
v0x14846be70_0 .net *"_ivl_10", 0 0, L_0x1484e2750;  1 drivers
v0x14846bf20_0 .net *"_ivl_13", 1 0, L_0x1484e27c0;  1 drivers
v0x14846bfd0_0 .net *"_ivl_15", 0 0, L_0x1484e28a0;  1 drivers
v0x14846c080_0 .net *"_ivl_17", 0 0, L_0x1484e2980;  1 drivers
v0x14846c120_0 .net *"_ivl_19", 4 0, L_0x1484e2a70;  1 drivers
L_0x140089b58 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x14846c210_0 .net/2u *"_ivl_20", 4 0, L_0x140089b58;  1 drivers
v0x14846c2c0_0 .net *"_ivl_22", 4 0, L_0x1484e2b50;  1 drivers
v0x14846c370_0 .net *"_ivl_25", 4 0, L_0x1484e2c90;  1 drivers
v0x14846c420_0 .net *"_ivl_5", 0 0, L_0x1484e24b0;  1 drivers
v0x14846c530_0 .net *"_ivl_9", 0 0, L_0x1484e26b0;  1 drivers
v0x14846c5e0_0 .net "e_o", 1 0, L_0x1484e1dd0;  alias, 1 drivers
v0x14846c690_0 .net "exp_o", 7 0, L_0x1484e2ee0;  1 drivers
v0x14846c740_0 .net "exp_oN", 7 0, L_0x1484e2550;  1 drivers
v0x14846c7f0_0 .net "exp_oN_tmp", 7 0, L_0x1484e1e70;  1 drivers
v0x14846c8b0_0 .net "r_o", 4 0, L_0x1484e2e00;  alias, 1 drivers
L_0x1484e1dd0 .part L_0x1484e2ee0, 0, 2;
L_0x1484e24b0 .part L_0x1484e2ee0, 7, 1;
L_0x1484e2550 .functor MUXZ 8, L_0x1484e2ee0, L_0x1484e1e70, L_0x1484e24b0, C4<>;
L_0x1484e26b0 .part L_0x1484e2ee0, 7, 1;
L_0x1484e27c0 .part L_0x1484e2550, 0, 2;
L_0x1484e28a0 .reduce/or L_0x1484e27c0;
L_0x1484e2a70 .part L_0x1484e2550, 2, 5;
L_0x1484e2b50 .arith/sum 5, L_0x1484e2a70, L_0x140089b58;
L_0x1484e2c90 .part L_0x1484e2550, 2, 5;
L_0x1484e2e00 .functor MUXZ 5, L_0x1484e2c90, L_0x1484e2b50, L_0x1484e2980, C4<>;
S_0x14846b9d0 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x14846b600;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x14846bba0 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x140089b10 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x14846bc20_0 .net/2u *"_ivl_0", 7 0, L_0x140089b10;  1 drivers
v0x14846bce0_0 .net "a", 7 0, L_0x1484e23c0;  1 drivers
v0x14846bd80_0 .net "c", 7 0, L_0x1484e1e70;  alias, 1 drivers
L_0x1484e1e70 .arith/sum 8, L_0x1484e23c0, L_0x140089b10;
S_0x148471e60 .scope function.vec4.u32, "get_frac_index" "get_frac_index" 3 119, 3 119 0, S_0x1482e2d40;
 .timescale -9 -12;
v0x148472040_0 .var "P", 31 0;
v0x1484720d0_0 .var/i "count", 31 0;
v0x148472160_0 .var/i "es", 31 0;
; Variable get_frac_index is vec4 return value of scope S_0x148471e60
v0x1484722d0_0 .var/i "j", 31 0;
v0x1484723c0_0 .var/i "nbits", 31 0;
v0x148472470_0 .var/i "num", 31 0;
v0x148472520_0 .var "regime_sign", 0 0;
TD_fault_checker_tb.dut.get_frac_index ;
    %load/vec4 v0x1484723c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_100.202, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_100.203;
T_100.202 ;
    %load/vec4 v0x148472040_0;
    %load/vec4 v0x1484723c0_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x148472520_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1484720d0_0, 0, 32;
    %load/vec4 v0x1484723c0_0;
    %subi 2, 0, 32;
    %store/vec4 v0x1484722d0_0, 0, 32;
T_100.204 ;
    %load/vec4 v0x1484722d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_100.205, 5;
    %load/vec4 v0x148472040_0;
    %load/vec4 v0x1484722d0_0;
    %part/s 1;
    %load/vec4 v0x148472520_0;
    %cmp/e;
    %jmp/0xz  T_100.206, 4;
    %load/vec4 v0x1484720d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1484720d0_0, 0, 32;
    %jmp T_100.207;
T_100.206 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1484722d0_0, 0, 32;
T_100.207 ;
    %load/vec4 v0x1484722d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484722d0_0, 0, 32;
    %jmp T_100.204;
T_100.205 ;
    %load/vec4 v0x1484723c0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1484720d0_0;
    %add;
    %load/vec4 v0x148472160_0;
    %add;
    %cmp/s;
    %jmp/0xz  T_100.208, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_100.209;
T_100.208 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1484720d0_0;
    %add;
    %load/vec4 v0x148472160_0;
    %add;
    %load/vec4 v0x148472470_0;
    %subi 1, 0, 32;
    %add;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
T_100.209 ;
T_100.203 ;
    %end;
S_0x1484725c0 .scope function.vec4.s7, "get_scale" "get_scale" 3 72, 3 72 0, S_0x1482e2d40;
 .timescale -9 -12;
v0x148472780_0 .var "P", 31 0;
v0x148472840_0 .var "P_in", 31 0;
v0x1484728e0_0 .var "X", 31 0;
v0x148472990_0 .var/i "current_nbits", 31 0;
v0x148472a40_0 .var "exponent", 1 0;
v0x148472b30_0 .var/i "fixed_Bs", 31 0;
v0x148472be0_0 .var/i "fixed_width", 31 0;
v0x148472c90_0 .var/i "full_nbits", 31 0;
; Variable get_scale is vec4 return value of scope S_0x1484725c0
v0x148472e50_0 .var/i "k", 31 0;
v0x148472f00_0 .var "low_part", 29 0;
v0x148472fb0_0 .var "low_part_shifted", 31 0;
v0x148473060_0 .var "mask", 31 0;
v0x148473110_0 .var "rc", 0 0;
v0x1484731b0_0 .var/i "regime", 31 0;
v0x148473260_0 .var/i "temp", 31 0;
v0x148473310_0 .var "xin", 31 0;
v0x1484734a0_0 .var "xin_r", 31 0;
v0x148473530_0 .var "xin_tmp", 31 0;
TD_fault_checker_tb.dut.get_scale ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x148472b30_0, 0, 32;
    %load/vec4 v0x148472c90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148473260_0, 0, 32;
T_101.210 ;
    %load/vec4 v0x148473260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_101.211, 5;
    %load/vec4 v0x148472b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x148472b30_0, 0, 32;
    %load/vec4 v0x148473260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148473260_0, 0, 32;
    %jmp T_101.210;
T_101.211 ;
    %load/vec4 v0x148472b30_0;
    %addi 2, 0, 32;
    %store/vec4 v0x148472be0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x148472990_0;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %store/vec4 v0x148473060_0, 0, 32;
    %load/vec4 v0x148472840_0;
    %load/vec4 v0x148473060_0;
    %and;
    %store/vec4 v0x148472780_0, 0, 32;
    %load/vec4 v0x148472780_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_101.212, 4;
    %pushi/vec4 0, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
    %jmp T_101.213;
T_101.212 ;
    %load/vec4 v0x148472780_0;
    %load/vec4 v0x148472990_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x148473110_0, 0, 1;
    %load/vec4 v0x148472780_0;
    %store/vec4 v0x148473310_0, 0, 32;
    %load/vec4 v0x148473110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.214, 8;
    %load/vec4 v0x148473310_0;
    %inv;
    %load/vec4 v0x148473060_0;
    %and;
    %store/vec4 v0x1484734a0_0, 0, 32;
    %jmp T_101.215;
T_101.214 ;
    %load/vec4 v0x148473310_0;
    %store/vec4 v0x1484734a0_0, 0, 32;
T_101.215 ;
    %load/vec4 v0x1484734a0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x148472990_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x148473110_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x1484728e0_0, 0, 32;
    %load/vec4 v0x1484728e0_0;
    %load/vec4 v0x148472990_0;
    %store/vec4 v0x1482ecec0_0, 0, 32;
    %store/vec4 v0x1482ea4a0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.count_leading_zeros, S_0x1482e8090;
    %store/vec4 v0x148472e50_0, 0, 32;
    %load/vec4 v0x148473110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.216, 8;
    %load/vec4 v0x148472e50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484731b0_0, 0, 32;
    %jmp T_101.217;
T_101.216 ;
    %load/vec4 v0x148472e50_0;
    %store/vec4 v0x1484731b0_0, 0, 32;
T_101.217 ;
    %load/vec4 v0x148472990_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_101.218, 5;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x148472f00_0, 0, 30;
    %jmp T_101.219;
T_101.218 ;
    %load/vec4 v0x148473310_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x148472990_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %pad/u 30;
    %store/vec4 v0x148472f00_0, 0, 30;
T_101.219 ;
    %load/vec4 v0x148472f00_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x148472fb0_0, 0, 32;
    %load/vec4 v0x148472fb0_0;
    %load/vec4 v0x148472e50_0;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x148473060_0;
    %and;
    %store/vec4 v0x148473530_0, 0, 32;
    %load/vec4 v0x148473530_0;
    %load/vec4 v0x148472990_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 3, 0, 32;
    %and;
    %pad/u 2;
    %store/vec4 v0x148472a40_0, 0, 2;
    %load/vec4 v0x1484731b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x148472a40_0;
    %pad/u 32;
    %or;
    %pad/u 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
T_101.213 ;
    %end;
S_0x1484735e0 .scope function.vec4.s16, "posit_abs_16" "posit_abs_16" 3 35, 3 35 0, S_0x1482e2d40;
 .timescale -9 -12;
v0x1484737e0_0 .var "P", 15 0;
; Variable posit_abs_16 is vec4 return value of scope S_0x1484735e0
TD_fault_checker_tb.dut.posit_abs_16 ;
    %load/vec4 v0x1484737e0_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_102.220, 4;
    %load/vec4 v0x1484737e0_0;
    %inv;
    %addi 1, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ret/vec4 0, 0, 16;  Assign to posit_abs_16 (store_vec4_to_lval)
    %jmp T_102.221;
T_102.220 ;
    %load/vec4 v0x1484737e0_0;
    %ret/vec4 0, 0, 16;  Assign to posit_abs_16 (store_vec4_to_lval)
T_102.221 ;
    %end;
S_0x148473900 .scope function.vec4.s32, "posit_abs_32" "posit_abs_32" 3 24, 3 24 0, S_0x1482e2d40;
 .timescale -9 -12;
v0x148473ac0_0 .var "P", 31 0;
; Variable posit_abs_32 is vec4 return value of scope S_0x148473900
TD_fault_checker_tb.dut.posit_abs_32 ;
    %load/vec4 v0x148473ac0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_103.222, 4;
    %load/vec4 v0x148473ac0_0;
    %inv;
    %addi 1, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %ret/vec4 0, 0, 32;  Assign to posit_abs_32 (store_vec4_to_lval)
    %jmp T_103.223;
T_103.222 ;
    %load/vec4 v0x148473ac0_0;
    %ret/vec4 0, 0, 32;  Assign to posit_abs_32 (store_vec4_to_lval)
T_103.223 ;
    %end;
S_0x148473be0 .scope function.vec4.s1, "posit_trunc_check" "posit_trunc_check" 3 148, 3 148 0, S_0x1482e2d40;
 .timescale -9 -12;
v0x148473da0_0 .var "PA", 31 0;
v0x148473e60_0 .var "PB", 31 0;
v0x148473f10_0 .var/i "current_nbits", 31 0;
v0x148473fd0_0 .var/i "es", 31 0;
v0x148474080_0 .var/i "frac_indexA", 31 0;
v0x148474170_0 .var/i "frac_indexB", 31 0;
v0x148474220_0 .var/i "frac_size", 31 0;
; Variable posit_trunc_check is vec4 return value of scope S_0x148473be0
TD_fault_checker_tb.dut.posit_trunc_check ;
    %load/vec4 v0x148473da0_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_104.226, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x148473e60_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_104.226;
    %jmp/0xz  T_104.224, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.225;
T_104.224 ;
    %load/vec4 v0x148473da0_0;
    %load/vec4 v0x148473f10_0;
    %load/vec4 v0x148473fd0_0;
    %load/vec4 v0x148474220_0;
    %store/vec4 v0x148472470_0, 0, 32;
    %store/vec4 v0x148472160_0, 0, 32;
    %store/vec4 v0x1484723c0_0, 0, 32;
    %store/vec4 v0x148472040_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x148471e60;
    %store/vec4 v0x148474080_0, 0, 32;
    %load/vec4 v0x148473e60_0;
    %load/vec4 v0x148473f10_0;
    %load/vec4 v0x148473fd0_0;
    %load/vec4 v0x148474220_0;
    %store/vec4 v0x148472470_0, 0, 32;
    %store/vec4 v0x148472160_0, 0, 32;
    %store/vec4 v0x1484723c0_0, 0, 32;
    %store/vec4 v0x148472040_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x148471e60;
    %store/vec4 v0x148474170_0, 0, 32;
    %load/vec4 v0x148474080_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_104.231, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x148474080_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.231;
    %jmp/1 T_104.230, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x148474170_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_104.230;
    %jmp/1 T_104.229, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x148474170_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.229;
    %jmp/0xz  T_104.227, 5;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.228;
T_104.227 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
T_104.228 ;
T_104.225 ;
    %end;
S_0x148474370 .scope module, "trunc_adder" "posit_add" 3 192, 4 2 0, S_0x1482e2d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x148474530 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000100>;
P_0x148474570 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x1484745b0 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x14008b6a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1484e71f0 .functor BUFZ 1, L_0x14008b6a0, C4<0>, C4<0>, C4<0>;
L_0x1484e7850 .functor NOT 1, L_0x1484e7480, C4<0>, C4<0>, C4<0>;
L_0x1484e78c0 .functor AND 1, L_0x1484e77b0, L_0x1484e7850, C4<1>, C4<1>;
L_0x1484e7ab0 .functor NOT 1, L_0x1484e7680, C4<0>, C4<0>, C4<0>;
L_0x1484e7b20 .functor AND 1, L_0x1484e79b0, L_0x1484e7ab0, C4<1>, C4<1>;
L_0x1484e7d60 .functor OR 1, L_0x1484e7c40, L_0x1484e7480, C4<0>, C4<0>;
L_0x1484e7dd0 .functor NOT 1, L_0x1484e7d60, C4<0>, C4<0>, C4<0>;
L_0x1484e8050 .functor OR 1, L_0x1484e7ec0, L_0x1484e7680, C4<0>, C4<0>;
L_0x1484e80c0 .functor NOT 1, L_0x1484e8050, C4<0>, C4<0>, C4<0>;
L_0x1484e81c0 .functor OR 1, L_0x1484e78c0, L_0x1484e7b20, C4<0>, C4<0>;
L_0x1484e8270 .functor AND 1, L_0x1484e7dd0, L_0x1484e80c0, C4<1>, C4<1>;
L_0x1484f60d0 .functor XNOR 1, L_0x1484e7260, L_0x1484e7300, C4<0>, C4<0>;
L_0x1484f7e20 .functor BUFZ 4, L_0x1484f7b30, C4<0000>, C4<0000>, C4<0000>;
L_0x1484f9830 .functor OR 1, L_0x1484f7cf0, L_0x1484f9970, C4<0>, C4<0>;
L_0x148506700 .functor OR 1, L_0x1485065c0, L_0x1485069c0, C4<0>, C4<0>;
L_0x1484f7f10 .functor AND 1, L_0x1485046b0, L_0x148506700, C4<1>, C4<1>;
L_0x148506ba0 .functor AND 1, L_0x148504610, L_0x1485046b0, C4<1>, C4<1>;
L_0x148506ce0 .functor OR 1, L_0x1485065c0, L_0x1485069c0, C4<0>, C4<0>;
L_0x148506aa0 .functor NOT 1, L_0x148506ce0, C4<0>, C4<0>, C4<0>;
L_0x148506e30 .functor AND 1, L_0x148506ba0, L_0x148506aa0, C4<1>, C4<1>;
L_0x148506ea0 .functor OR 1, L_0x1484f7f10, L_0x148506e30, C4<0>, C4<0>;
L_0x148507d80 .functor OR 1, L_0x1484e81c0, L_0x1484e8270, C4<0>, C4<0>;
L_0x148507e90 .functor NOT 1, L_0x148507df0, C4<0>, C4<0>, C4<0>;
L_0x148508000 .functor OR 1, L_0x148507d80, L_0x148507e90, C4<0>, C4<0>;
L_0x148508510 .functor BUFZ 1, L_0x1484e71f0, C4<0>, C4<0>, C4<0>;
v0x1484b13e0_0 .net "DSR_e_diff", 3 0, L_0x1484f7e20;  1 drivers
v0x1484b1490_0 .net "DSR_left_out", 15 0, L_0x1484ff920;  1 drivers
v0x1484b1530_0 .net "DSR_left_out_t", 15 0, L_0x1484ff6f0;  1 drivers
v0x1484b1600_0 .net "DSR_right_in", 15 0, L_0x1484e6790;  1 drivers
v0x1484b16b0_0 .net "DSR_right_out", 15 0, L_0x1484f8ec0;  1 drivers
v0x1484b1800_0 .net "G", 0 0, L_0x1485046b0;  1 drivers
v0x1484b1890_0 .net "L", 0 0, L_0x148504610;  1 drivers
v0x1484b1920_0 .net "LOD_in", 15 0, L_0x1484f9b60;  1 drivers
v0x1484b19c0_0 .net "R", 0 0, L_0x1485065c0;  1 drivers
v0x1484b1ad0_0 .net "St", 0 0, L_0x1485069c0;  1 drivers
v0x1484b1b60_0 .net *"_ivl_10", 14 0, L_0x1484e73a0;  1 drivers
v0x1484b1c10_0 .net *"_ivl_100", 0 0, L_0x1484f78c0;  1 drivers
L_0x14008aba8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x1484b1cb0_0 .net/2u *"_ivl_101", 3 0, L_0x14008aba8;  1 drivers
v0x1484b1d60_0 .net *"_ivl_104", 3 0, L_0x1484f7c50;  1 drivers
v0x1484b1e10_0 .net *"_ivl_112", 0 0, L_0x1484f7cf0;  1 drivers
v0x1484b1ec0_0 .net *"_ivl_114", 0 0, L_0x1484f9970;  1 drivers
v0x1484b1f70_0 .net *"_ivl_115", 0 0, L_0x1484f9830;  1 drivers
v0x1484b2100_0 .net *"_ivl_118", 14 0, L_0x1484f98a0;  1 drivers
v0x1484b2190_0 .net *"_ivl_124", 0 0, L_0x1484ff880;  1 drivers
v0x1484b2240_0 .net *"_ivl_126", 14 0, L_0x1484f9c00;  1 drivers
L_0x14008b148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484b22f0_0 .net/2u *"_ivl_127", 0 0, L_0x14008b148;  1 drivers
v0x1484b23a0_0 .net *"_ivl_129", 15 0, L_0x1484ffa90;  1 drivers
L_0x14008b220 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1484b2450_0 .net/2u *"_ivl_135", 2 0, L_0x14008b220;  1 drivers
v0x1484b2500_0 .net *"_ivl_14", 14 0, L_0x1484e75a0;  1 drivers
L_0x14008b460 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1484b25b0_0 .net/2u *"_ivl_143", 15 0, L_0x14008b460;  1 drivers
v0x1484b2660_0 .net *"_ivl_154", 17 0, L_0x148506660;  1 drivers
v0x1484b2710_0 .net *"_ivl_157", 0 0, L_0x148506700;  1 drivers
v0x1484b27c0_0 .net *"_ivl_159", 0 0, L_0x1484f7f10;  1 drivers
v0x1484b2870_0 .net *"_ivl_161", 0 0, L_0x148506ba0;  1 drivers
v0x1484b2920_0 .net *"_ivl_163", 0 0, L_0x148506ce0;  1 drivers
v0x1484b29d0_0 .net *"_ivl_165", 0 0, L_0x148506aa0;  1 drivers
v0x1484b2a80_0 .net *"_ivl_167", 0 0, L_0x148506e30;  1 drivers
L_0x14008b4a8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1484b2b30_0 .net/2u *"_ivl_171", 14 0, L_0x14008b4a8;  1 drivers
v0x1484b2020_0 .net *"_ivl_177", 31 0, L_0x148507540;  1 drivers
v0x1484b2dc0_0 .net *"_ivl_18", 0 0, L_0x1484e77b0;  1 drivers
L_0x14008b580 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1484b2e50_0 .net *"_ivl_180", 27 0, L_0x14008b580;  1 drivers
L_0x14008b5c8 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x1484b2ef0_0 .net/2u *"_ivl_181", 31 0, L_0x14008b5c8;  1 drivers
v0x1484b2fa0_0 .net *"_ivl_183", 0 0, L_0x148507100;  1 drivers
v0x1484b3040_0 .net *"_ivl_186", 15 0, L_0x1485071a0;  1 drivers
v0x1484b30f0_0 .net *"_ivl_188", 15 0, L_0x1485078e0;  1 drivers
v0x1484b31a0_0 .net *"_ivl_19", 0 0, L_0x1484e7850;  1 drivers
L_0x14008b610 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1484b3250_0 .net *"_ivl_191", 15 0, L_0x14008b610;  1 drivers
v0x1484b3300_0 .net *"_ivl_194", 15 0, L_0x1485076e0;  1 drivers
v0x1484b33b0_0 .net *"_ivl_197", 0 0, L_0x148507d80;  1 drivers
v0x1484b3460_0 .net *"_ivl_200", 0 0, L_0x148507df0;  1 drivers
v0x1484b3510_0 .net *"_ivl_201", 0 0, L_0x148507e90;  1 drivers
v0x1484b35c0_0 .net *"_ivl_203", 0 0, L_0x148508000;  1 drivers
L_0x14008b658 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1484b3670_0 .net/2u *"_ivl_205", 14 0, L_0x14008b658;  1 drivers
v0x1484b3720_0 .net *"_ivl_207", 15 0, L_0x148508070;  1 drivers
v0x1484b37d0_0 .net *"_ivl_210", 14 0, L_0x148507b20;  1 drivers
v0x1484b3880_0 .net *"_ivl_211", 15 0, L_0x148507bc0;  1 drivers
v0x1484b3930_0 .net *"_ivl_24", 0 0, L_0x1484e79b0;  1 drivers
v0x1484b39e0_0 .net *"_ivl_25", 0 0, L_0x1484e7ab0;  1 drivers
v0x1484b3a90_0 .net *"_ivl_30", 0 0, L_0x1484e7c40;  1 drivers
v0x1484b3b40_0 .net *"_ivl_31", 0 0, L_0x1484e7d60;  1 drivers
v0x1484b3bf0_0 .net *"_ivl_36", 0 0, L_0x1484e7ec0;  1 drivers
v0x1484b3ca0_0 .net *"_ivl_37", 0 0, L_0x1484e8050;  1 drivers
L_0x14008a068 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1484b3d50_0 .net *"_ivl_45", 15 0, L_0x14008a068;  1 drivers
v0x1484b3e00_0 .net *"_ivl_48", 15 0, L_0x1484e8400;  1 drivers
L_0x14008a0b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1484b3eb0_0 .net *"_ivl_51", 15 0, L_0x14008a0b0;  1 drivers
v0x1484b3f60_0 .net *"_ivl_54", 15 0, L_0x1484e8660;  1 drivers
v0x1484b4010_0 .net *"_ivl_62", 14 0, L_0x1484f5cc0;  1 drivers
v0x1484b40c0_0 .net *"_ivl_64", 14 0, L_0x1484f5d60;  1 drivers
v0x1484b4170_0 .net *"_ivl_65", 0 0, L_0x1484f5c20;  1 drivers
L_0x14008a8d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1484b4210_0 .net/2u *"_ivl_67", 0 0, L_0x14008a8d8;  1 drivers
L_0x14008a920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484b2be0_0 .net/2u *"_ivl_69", 0 0, L_0x14008a920;  1 drivers
v0x1484b2c90_0 .net *"_ivl_98", 2 0, L_0x1484f7a10;  1 drivers
v0x1484b42a0_0 .net "add_m", 16 0, L_0x1484f95b0;  1 drivers
v0x1484b4330_0 .net "add_m_in1", 15 0, L_0x1484e68b0;  1 drivers
v0x1484b43c0_0 .net "diff", 7 0, L_0x1484f76e0;  1 drivers
v0x1484b4450_0 .net "done", 0 0, L_0x148508510;  alias, 1 drivers
v0x1484b44e0_0 .net "e1", 1 0, L_0x1484eef00;  1 drivers
v0x1484b4570_0 .net "e2", 1 0, L_0x1484f5790;  1 drivers
v0x1484b4600_0 .net "e_o", 1 0, L_0x148504220;  1 drivers
v0x1484b4690_0 .net "exp_diff", 3 0, L_0x1484f7b30;  1 drivers
v0x1484b4720_0 .net "in1", 15 0, L_0x148507f40;  1 drivers
v0x1484b47c0_0 .net "in1_gt_in2", 0 0, L_0x1484f5f30;  1 drivers
v0x1484b4860_0 .net "in2", 15 0, L_0x148508850;  1 drivers
v0x1484b4910_0 .net "inf", 0 0, L_0x1484e81c0;  alias, 1 drivers
v0x1484b49b0_0 .net "inf1", 0 0, L_0x1484e78c0;  1 drivers
v0x1484b4a50_0 .net "inf2", 0 0, L_0x1484e7b20;  1 drivers
v0x1484b4af0_0 .net "le", 1 0, L_0x1484f6730;  1 drivers
v0x1484b4ba0_0 .net "le_o", 7 0, L_0x1485043b0;  1 drivers
v0x1484b4c60_0 .net "le_o_tmp", 7 0, L_0x1484ffef0;  1 drivers
v0x1484b4cf0_0 .net "left_shift", 3 0, L_0x1484fe5d0;  1 drivers
v0x1484b4d90_0 .net "lm", 14 0, L_0x1484f6a40;  1 drivers
v0x1484b4e40_0 .net "lr", 3 0, L_0x1484f6470;  1 drivers
v0x1484b4f00_0 .net "lr_N", 4 0, L_0x1484f6ea0;  1 drivers
v0x1484b4fb0_0 .net "lrc", 0 0, L_0x1484f6280;  1 drivers
v0x1484b5060_0 .net "ls", 0 0, L_0x1484f5e80;  1 drivers
v0x1484b50f0_0 .net "m1", 14 0, L_0x1484f59e0;  1 drivers
v0x1484b5190_0 .net "m2", 14 0, L_0x1484f5b00;  1 drivers
v0x1484b5240_0 .net "mant1", 13 0, L_0x1484ef030;  1 drivers
v0x1484b5300_0 .net "mant2", 13 0, L_0x1484f58c0;  1 drivers
v0x1484b53b0_0 .net "mant_ovf", 1 0, L_0x1484f9790;  1 drivers
v0x1484b5450_0 .net "op", 0 0, L_0x1484f60d0;  1 drivers
v0x1484b5500_0 .net "out", 15 0, L_0x148507ca0;  alias, 1 drivers
v0x1484b55a0_0 .net "r_o", 3 0, L_0x148505250;  1 drivers
v0x1484b5680_0 .net "rc1", 0 0, L_0x1484e8940;  1 drivers
v0x1484b5710_0 .net "rc2", 0 0, L_0x1484ef1c0;  1 drivers
v0x1484b57c0_0 .net "regime1", 3 0, L_0x1484edb10;  1 drivers
v0x1484b5870_0 .net "regime2", 3 0, L_0x1484f4350;  1 drivers
v0x1484b5920_0 .net "rnd_ulp", 15 0, L_0x148506d90;  1 drivers
v0x1484b59d0_0 .net "s1", 0 0, L_0x1484e7260;  1 drivers
v0x1484b5a60_0 .net "s2", 0 0, L_0x1484e7300;  1 drivers
v0x1484b5af0_0 .net "se", 1 0, L_0x1484f6510;  1 drivers
v0x1484b5ba0_0 .net "sm", 14 0, L_0x1484f67d0;  1 drivers
v0x1484b5c50_0 .net "sr", 3 0, L_0x1484f6320;  1 drivers
v0x1484b5d10_0 .net "sr_N", 4 0, L_0x1484f7340;  1 drivers
v0x1484b5dc0_0 .net "src", 0 0, L_0x1484f5fd0;  1 drivers
v0x1484b5e70_0 .net "start", 0 0, L_0x14008b6a0;  1 drivers
v0x1484b5f00_0 .net "start0", 0 0, L_0x1484e71f0;  1 drivers
v0x1484b5f90_0 .net "tmp1_o", 50 0, L_0x1485063b0;  1 drivers
v0x1484b6050_0 .net "tmp1_oN", 15 0, L_0x148507800;  1 drivers
v0x1484b60f0_0 .net "tmp1_o_rnd", 15 0, L_0x148507a80;  1 drivers
v0x1484b61a0_0 .net "tmp1_o_rnd_ulp", 16 0, L_0x148507360;  1 drivers
v0x1484b6280_0 .net "tmp_o", 34 0, L_0x1484e7050;  1 drivers
v0x1484b6330_0 .net "ulp", 0 0, L_0x148506ea0;  1 drivers
v0x1484b63d0_0 .net "xin1", 15 0, L_0x1484e8500;  1 drivers
v0x1484b6470_0 .net "xin2", 15 0, L_0x1484e8760;  1 drivers
v0x1484b6520_0 .net "zero", 0 0, L_0x1484e8270;  alias, 1 drivers
v0x1484b65b0_0 .net "zero1", 0 0, L_0x1484e7dd0;  1 drivers
v0x1484b6650_0 .net "zero2", 0 0, L_0x1484e80c0;  1 drivers
v0x1484b66f0_0 .net "zero_tmp1", 0 0, L_0x1484e7480;  1 drivers
v0x1484b6790_0 .net "zero_tmp2", 0 0, L_0x1484e7680;  1 drivers
L_0x1484e69d0 .part L_0x1485043b0, 6, 1;
L_0x1484e6d50 .part L_0x1485043b0, 6, 1;
L_0x1484e6c90 .part L_0x1484ff920, 0, 15;
L_0x1484e7260 .part L_0x148507f40, 15, 1;
L_0x1484e7300 .part L_0x148508850, 15, 1;
L_0x1484e73a0 .part L_0x148507f40, 0, 15;
L_0x1484e7480 .reduce/or L_0x1484e73a0;
L_0x1484e75a0 .part L_0x148508850, 0, 15;
L_0x1484e7680 .reduce/or L_0x1484e75a0;
L_0x1484e77b0 .part L_0x148507f40, 15, 1;
L_0x1484e79b0 .part L_0x148508850, 15, 1;
L_0x1484e7c40 .part L_0x148507f40, 15, 1;
L_0x1484e7ec0 .part L_0x148508850, 15, 1;
L_0x1484e8400 .arith/sub 16, L_0x14008a068, L_0x148507f40;
L_0x1484e8500 .functor MUXZ 16, L_0x148507f40, L_0x1484e8400, L_0x1484e7260, C4<>;
L_0x1484e8660 .arith/sub 16, L_0x14008a0b0, L_0x148508850;
L_0x1484e8760 .functor MUXZ 16, L_0x148508850, L_0x1484e8660, L_0x1484e7300, C4<>;
L_0x1484f59e0 .concat [ 14 1 0 0], L_0x1484ef030, L_0x1484e7480;
L_0x1484f5b00 .concat [ 14 1 0 0], L_0x1484f58c0, L_0x1484e7680;
L_0x1484f5cc0 .part L_0x1484e8500, 0, 15;
L_0x1484f5d60 .part L_0x1484e8760, 0, 15;
L_0x1484f5c20 .cmp/ge 15, L_0x1484f5cc0, L_0x1484f5d60;
L_0x1484f5f30 .functor MUXZ 1, L_0x14008a920, L_0x14008a8d8, L_0x1484f5c20, C4<>;
L_0x1484f5e80 .functor MUXZ 1, L_0x1484e7300, L_0x1484e7260, L_0x1484f5f30, C4<>;
L_0x1484f6280 .functor MUXZ 1, L_0x1484ef1c0, L_0x1484e8940, L_0x1484f5f30, C4<>;
L_0x1484f5fd0 .functor MUXZ 1, L_0x1484e8940, L_0x1484ef1c0, L_0x1484f5f30, C4<>;
L_0x1484f6470 .functor MUXZ 4, L_0x1484f4350, L_0x1484edb10, L_0x1484f5f30, C4<>;
L_0x1484f6320 .functor MUXZ 4, L_0x1484edb10, L_0x1484f4350, L_0x1484f5f30, C4<>;
L_0x1484f6730 .functor MUXZ 2, L_0x1484f5790, L_0x1484eef00, L_0x1484f5f30, C4<>;
L_0x1484f6510 .functor MUXZ 2, L_0x1484eef00, L_0x1484f5790, L_0x1484f5f30, C4<>;
L_0x1484f6a40 .functor MUXZ 15, L_0x1484f5b00, L_0x1484f59e0, L_0x1484f5f30, C4<>;
L_0x1484f67d0 .functor MUXZ 15, L_0x1484f59e0, L_0x1484f5b00, L_0x1484f5f30, C4<>;
L_0x1484f77e0 .concat [ 2 5 0 0], L_0x1484f6730, L_0x1484f6ea0;
L_0x1484f6ae0 .concat [ 2 5 0 0], L_0x1484f6510, L_0x1484f7340;
L_0x1484f7a10 .part L_0x1484f76e0, 4, 3;
L_0x1484f78c0 .reduce/or L_0x1484f7a10;
L_0x1484f7c50 .part L_0x1484f76e0, 0, 4;
L_0x1484f7b30 .functor MUXZ 4, L_0x1484f7c50, L_0x14008aba8, L_0x1484f78c0, C4<>;
L_0x1484f9790 .part L_0x1484f95b0, 15, 2;
L_0x1484f7cf0 .part L_0x1484f95b0, 16, 1;
L_0x1484f9970 .part L_0x1484f95b0, 15, 1;
L_0x1484f98a0 .part L_0x1484f95b0, 0, 15;
L_0x1484f9b60 .concat [ 15 1 0 0], L_0x1484f98a0, L_0x1484f9830;
L_0x1484ff7e0 .part L_0x1484f95b0, 1, 16;
L_0x1484ff880 .part L_0x1484ff6f0, 15, 1;
L_0x1484f9c00 .part L_0x1484ff6f0, 0, 15;
L_0x1484ffa90 .concat [ 1 15 0 0], L_0x14008b148, L_0x1484f9c00;
L_0x1484ff920 .functor MUXZ 16, L_0x1484ffa90, L_0x1484ff6f0, L_0x1484ff880, C4<>;
L_0x148504100 .concat [ 2 5 0 0], L_0x1484f6730, L_0x1484f6ea0;
L_0x1484ffb30 .concat [ 4 3 0 0], L_0x1484fe5d0, L_0x14008b220;
L_0x148504530 .part L_0x1484f9790, 1, 1;
L_0x148505330 .part L_0x1485043b0, 0, 7;
L_0x1485064a0 .concat [ 16 35 0 0], L_0x14008b460, L_0x1484e7050;
L_0x148504610 .part L_0x1485063b0, 20, 1;
L_0x1485046b0 .part L_0x1485063b0, 19, 1;
L_0x1485065c0 .part L_0x1485063b0, 18, 1;
L_0x148506660 .part L_0x1485063b0, 0, 18;
L_0x1485069c0 .reduce/or L_0x148506660;
L_0x148506d90 .concat [ 1 15 0 0], L_0x148506ea0, L_0x14008b4a8;
L_0x148507460 .part L_0x1485063b0, 19, 16;
L_0x148507540 .concat [ 4 28 0 0], L_0x148505250, L_0x14008b580;
L_0x148507100 .cmp/gt 32, L_0x14008b5c8, L_0x148507540;
L_0x1485071a0 .part L_0x148507360, 0, 16;
L_0x1485078e0 .part L_0x1485063b0, 19, 16;
L_0x148507a80 .functor MUXZ 16, L_0x1485078e0, L_0x1485071a0, L_0x148507100, C4<>;
L_0x1485076e0 .arith/sub 16, L_0x14008b610, L_0x148507a80;
L_0x148507800 .functor MUXZ 16, L_0x148507a80, L_0x1485076e0, L_0x1484f5e80, C4<>;
L_0x148507df0 .part L_0x1484ff920, 15, 1;
L_0x148508070 .concat [ 15 1 0 0], L_0x14008b658, L_0x1484e81c0;
L_0x148507b20 .part L_0x148507800, 1, 15;
L_0x148507bc0 .concat [ 15 1 0 0], L_0x148507b20, L_0x1484f5e80;
L_0x148507ca0 .functor MUXZ 16, L_0x148507bc0, L_0x148508070, L_0x148508000, C4<>;
S_0x148474860 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x148474370;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x148474630 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x148474670 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x1484ff6f0 .functor BUFZ 16, L_0x1484ff150, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14008b100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148475b40_0 .net *"_ivl_10", 0 0, L_0x14008b100;  1 drivers
v0x148475c00_0 .net *"_ivl_5", 0 0, L_0x1484ff270;  1 drivers
v0x148475cb0_0 .net *"_ivl_6", 15 0, L_0x1484ff4b0;  1 drivers
v0x148475d70_0 .net *"_ivl_8", 14 0, L_0x1484ff410;  1 drivers
v0x148475e20_0 .net "a", 15 0, L_0x1484ff7e0;  1 drivers
v0x148475f10_0 .net "b", 3 0, L_0x1484fe5d0;  alias, 1 drivers
v0x148475fc0_0 .net "c", 15 0, L_0x1484ff6f0;  alias, 1 drivers
v0x148476070 .array "tmp", 0 3;
v0x148476070_0 .net v0x148476070 0, 15 0, L_0x1484ff550; 1 drivers
v0x148476070_1 .net v0x148476070 1, 15 0, L_0x1484fe990; 1 drivers
v0x148476070_2 .net v0x148476070 2, 15 0, L_0x1484fed90; 1 drivers
v0x148476070_3 .net v0x148476070 3, 15 0, L_0x1484ff150; 1 drivers
L_0x1484fe770 .part L_0x1484fe5d0, 1, 1;
L_0x1484feaf0 .part L_0x1484fe5d0, 2, 1;
L_0x1484feeb0 .part L_0x1484fe5d0, 3, 1;
L_0x1484ff270 .part L_0x1484fe5d0, 0, 1;
L_0x1484ff410 .part L_0x1484ff7e0, 0, 15;
L_0x1484ff4b0 .concat [ 1 15 0 0], L_0x14008b100, L_0x1484ff410;
L_0x1484ff550 .functor MUXZ 16, L_0x1484ff7e0, L_0x1484ff4b0, L_0x1484ff270, C4<>;
S_0x148474be0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x148474860;
 .timescale -9 -12;
P_0x148474dc0 .param/l "i" 1 4 296, +C4<01>;
v0x148474e60_0 .net *"_ivl_1", 0 0, L_0x1484fe770;  1 drivers
v0x148474ef0_0 .net *"_ivl_3", 15 0, L_0x1484fe8b0;  1 drivers
v0x148474f80_0 .net *"_ivl_5", 13 0, L_0x1484fe810;  1 drivers
L_0x14008b028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148475010_0 .net *"_ivl_7", 1 0, L_0x14008b028;  1 drivers
L_0x1484fe810 .part L_0x1484ff550, 0, 14;
L_0x1484fe8b0 .concat [ 2 14 0 0], L_0x14008b028, L_0x1484fe810;
L_0x1484fe990 .functor MUXZ 16, L_0x1484ff550, L_0x1484fe8b0, L_0x1484fe770, C4<>;
S_0x1484750b0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x148474860;
 .timescale -9 -12;
P_0x148475290 .param/l "i" 1 4 296, +C4<010>;
v0x148475320_0 .net *"_ivl_1", 0 0, L_0x1484feaf0;  1 drivers
v0x1484753d0_0 .net *"_ivl_3", 15 0, L_0x1484fec70;  1 drivers
v0x148475480_0 .net *"_ivl_5", 11 0, L_0x1484feb90;  1 drivers
L_0x14008b070 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x148475540_0 .net *"_ivl_7", 3 0, L_0x14008b070;  1 drivers
L_0x1484feb90 .part L_0x1484fe990, 0, 12;
L_0x1484fec70 .concat [ 4 12 0 0], L_0x14008b070, L_0x1484feb90;
L_0x1484fed90 .functor MUXZ 16, L_0x1484fe990, L_0x1484fec70, L_0x1484feaf0, C4<>;
S_0x1484755f0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x148474860;
 .timescale -9 -12;
P_0x1484757e0 .param/l "i" 1 4 296, +C4<011>;
v0x148475870_0 .net *"_ivl_1", 0 0, L_0x1484feeb0;  1 drivers
v0x148475920_0 .net *"_ivl_3", 15 0, L_0x1484ff030;  1 drivers
v0x1484759d0_0 .net *"_ivl_5", 7 0, L_0x1484fef50;  1 drivers
L_0x14008b0b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x148475a90_0 .net *"_ivl_7", 7 0, L_0x14008b0b8;  1 drivers
L_0x1484fef50 .part L_0x1484fed90, 0, 8;
L_0x1484ff030 .concat [ 8 8 0 0], L_0x14008b0b8, L_0x1484fef50;
L_0x1484ff150 .functor MUXZ 16, L_0x1484fed90, L_0x1484ff030, L_0x1484feeb0, C4<>;
S_0x1484761a0 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x148474370;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x148476370 .param/l "N" 0 4 307, +C4<00000000000000000000000000010000>;
P_0x1484763b0 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x1484f8ec0 .functor BUFZ 16, L_0x1484f89a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14008acc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484774d0_0 .net *"_ivl_10", 0 0, L_0x14008acc8;  1 drivers
v0x148477590_0 .net *"_ivl_5", 0 0, L_0x1484f8ac0;  1 drivers
v0x148477640_0 .net *"_ivl_6", 15 0, L_0x1484f8c00;  1 drivers
v0x148477700_0 .net *"_ivl_8", 14 0, L_0x1484f8b60;  1 drivers
v0x1484777b0_0 .net "a", 15 0, L_0x1484e6790;  alias, 1 drivers
v0x1484778a0_0 .net "b", 3 0, L_0x1484f7e20;  alias, 1 drivers
v0x148477950_0 .net "c", 15 0, L_0x1484f8ec0;  alias, 1 drivers
v0x148477a00 .array "tmp", 0 3;
v0x148477a00_0 .net v0x148477a00 0, 15 0, L_0x1484f8d20; 1 drivers
v0x148477a00_1 .net v0x148477a00 1, 15 0, L_0x1484f81a0; 1 drivers
v0x148477a00_2 .net v0x148477a00 2, 15 0, L_0x1484f85e0; 1 drivers
v0x148477a00_3 .net v0x148477a00 3, 15 0, L_0x1484f89a0; 1 drivers
L_0x1484f7f80 .part L_0x1484f7e20, 1, 1;
L_0x1484f8300 .part L_0x1484f7e20, 2, 1;
L_0x1484f8700 .part L_0x1484f7e20, 3, 1;
L_0x1484f8ac0 .part L_0x1484f7e20, 0, 1;
L_0x1484f8b60 .part L_0x1484e6790, 1, 15;
L_0x1484f8c00 .concat [ 15 1 0 0], L_0x1484f8b60, L_0x14008acc8;
L_0x1484f8d20 .functor MUXZ 16, L_0x1484e6790, L_0x1484f8c00, L_0x1484f8ac0, C4<>;
S_0x148476580 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x1484761a0;
 .timescale -9 -12;
P_0x148476750 .param/l "i" 1 4 317, +C4<01>;
v0x1484767f0_0 .net *"_ivl_1", 0 0, L_0x1484f7f80;  1 drivers
v0x148476880_0 .net *"_ivl_3", 15 0, L_0x1484f80c0;  1 drivers
v0x148476910_0 .net *"_ivl_5", 13 0, L_0x1484f8020;  1 drivers
L_0x14008abf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1484769a0_0 .net *"_ivl_7", 1 0, L_0x14008abf0;  1 drivers
L_0x1484f8020 .part L_0x1484f8d20, 2, 14;
L_0x1484f80c0 .concat [ 14 2 0 0], L_0x1484f8020, L_0x14008abf0;
L_0x1484f81a0 .functor MUXZ 16, L_0x1484f8d20, L_0x1484f80c0, L_0x1484f7f80, C4<>;
S_0x148476a40 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x1484761a0;
 .timescale -9 -12;
P_0x148476c20 .param/l "i" 1 4 317, +C4<010>;
v0x148476cb0_0 .net *"_ivl_1", 0 0, L_0x1484f8300;  1 drivers
v0x148476d60_0 .net *"_ivl_3", 15 0, L_0x1484f84c0;  1 drivers
v0x148476e10_0 .net *"_ivl_5", 11 0, L_0x1484f8420;  1 drivers
L_0x14008ac38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x148476ed0_0 .net *"_ivl_7", 3 0, L_0x14008ac38;  1 drivers
L_0x1484f8420 .part L_0x1484f81a0, 4, 12;
L_0x1484f84c0 .concat [ 12 4 0 0], L_0x1484f8420, L_0x14008ac38;
L_0x1484f85e0 .functor MUXZ 16, L_0x1484f81a0, L_0x1484f84c0, L_0x1484f8300, C4<>;
S_0x148476f80 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x1484761a0;
 .timescale -9 -12;
P_0x148477170 .param/l "i" 1 4 317, +C4<011>;
v0x148477200_0 .net *"_ivl_1", 0 0, L_0x1484f8700;  1 drivers
v0x1484772b0_0 .net *"_ivl_3", 15 0, L_0x1484f8880;  1 drivers
v0x148477360_0 .net *"_ivl_5", 7 0, L_0x1484f87a0;  1 drivers
L_0x14008ac80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x148477420_0 .net *"_ivl_7", 7 0, L_0x14008ac80;  1 drivers
L_0x1484f87a0 .part L_0x1484f85e0, 8, 8;
L_0x1484f8880 .concat [ 8 8 0 0], L_0x1484f87a0, L_0x14008ac80;
L_0x1484f89a0 .functor MUXZ 16, L_0x1484f85e0, L_0x1484f8880, L_0x1484f8700, C4<>;
S_0x148477b30 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x148474370;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_0x148477cf0 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_0x148477d30 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x1485063b0 .functor BUFZ 51, L_0x148505e30, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_0x14008b418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148478ea0_0 .net *"_ivl_10", 0 0, L_0x14008b418;  1 drivers
v0x148478f60_0 .net *"_ivl_5", 0 0, L_0x148505f50;  1 drivers
v0x148479010_0 .net *"_ivl_6", 50 0, L_0x1485060b0;  1 drivers
v0x1484790d0_0 .net *"_ivl_8", 49 0, L_0x148505ff0;  1 drivers
v0x148479180_0 .net "a", 50 0, L_0x1485064a0;  1 drivers
v0x148479270_0 .net "b", 3 0, L_0x148505250;  alias, 1 drivers
v0x148479320_0 .net "c", 50 0, L_0x1485063b0;  alias, 1 drivers
v0x1484793d0 .array "tmp", 0 3;
v0x1484793d0_0 .net v0x1484793d0 0, 50 0, L_0x148506210; 1 drivers
v0x1484793d0_1 .net v0x1484793d0 1, 50 0, L_0x148505670; 1 drivers
v0x1484793d0_2 .net v0x1484793d0 2, 50 0, L_0x148505a70; 1 drivers
v0x1484793d0_3 .net v0x1484793d0 3, 50 0, L_0x148505e30; 1 drivers
L_0x1485053d0 .part L_0x148505250, 1, 1;
L_0x1485057d0 .part L_0x148505250, 2, 1;
L_0x148505b90 .part L_0x148505250, 3, 1;
L_0x148505f50 .part L_0x148505250, 0, 1;
L_0x148505ff0 .part L_0x1485064a0, 1, 50;
L_0x1485060b0 .concat [ 50 1 0 0], L_0x148505ff0, L_0x14008b418;
L_0x148506210 .functor MUXZ 51, L_0x1485064a0, L_0x1485060b0, L_0x148505f50, C4<>;
S_0x148477f60 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x148477b30;
 .timescale -9 -12;
P_0x148478120 .param/l "i" 1 4 317, +C4<01>;
v0x1484781c0_0 .net *"_ivl_1", 0 0, L_0x1485053d0;  1 drivers
v0x148478250_0 .net *"_ivl_3", 50 0, L_0x148505590;  1 drivers
v0x1484782e0_0 .net *"_ivl_5", 48 0, L_0x1485054f0;  1 drivers
L_0x14008b340 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x148478370_0 .net *"_ivl_7", 1 0, L_0x14008b340;  1 drivers
L_0x1485054f0 .part L_0x148506210, 2, 49;
L_0x148505590 .concat [ 49 2 0 0], L_0x1485054f0, L_0x14008b340;
L_0x148505670 .functor MUXZ 51, L_0x148506210, L_0x148505590, L_0x1485053d0, C4<>;
S_0x148478410 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x148477b30;
 .timescale -9 -12;
P_0x1484785f0 .param/l "i" 1 4 317, +C4<010>;
v0x148478680_0 .net *"_ivl_1", 0 0, L_0x1485057d0;  1 drivers
v0x148478730_0 .net *"_ivl_3", 50 0, L_0x148505950;  1 drivers
v0x1484787e0_0 .net *"_ivl_5", 46 0, L_0x148505870;  1 drivers
L_0x14008b388 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1484788a0_0 .net *"_ivl_7", 3 0, L_0x14008b388;  1 drivers
L_0x148505870 .part L_0x148505670, 4, 47;
L_0x148505950 .concat [ 47 4 0 0], L_0x148505870, L_0x14008b388;
L_0x148505a70 .functor MUXZ 51, L_0x148505670, L_0x148505950, L_0x1485057d0, C4<>;
S_0x148478950 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x148477b30;
 .timescale -9 -12;
P_0x148478b40 .param/l "i" 1 4 317, +C4<011>;
v0x148478bd0_0 .net *"_ivl_1", 0 0, L_0x148505b90;  1 drivers
v0x148478c80_0 .net *"_ivl_3", 50 0, L_0x148505d10;  1 drivers
v0x148478d30_0 .net *"_ivl_5", 42 0, L_0x148505c30;  1 drivers
L_0x14008b3d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x148478df0_0 .net *"_ivl_7", 7 0, L_0x14008b3d0;  1 drivers
L_0x148505c30 .part L_0x148505a70, 8, 43;
L_0x148505d10 .concat [ 43 8 0 0], L_0x148505c30, L_0x14008b3d0;
L_0x148505e30 .functor MUXZ 51, L_0x148505a70, L_0x148505d10, L_0x148505b90, C4<>;
S_0x148479500 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x148474370;
 .timescale -9 -12;
L_0x140089f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484796c0_0 .net/2u *"_ivl_0", 0 0, L_0x140089f90;  1 drivers
L_0x1484e6790 .concat [ 1 15 0 0], L_0x140089f90, L_0x1484f67d0;
S_0x148479780 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x148474370;
 .timescale -9 -12;
L_0x140089fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148479980_0 .net/2u *"_ivl_0", 0 0, L_0x140089fd8;  1 drivers
L_0x1484e68b0 .concat [ 1 15 0 0], L_0x140089fd8, L_0x1484f6a40;
S_0x148479a20 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x148474370;
 .timescale -9 -12;
L_0x1484e6ab0 .functor NOT 1, L_0x1484e69d0, C4<0>, C4<0>, C4<0>;
v0x148479be0_0 .net *"_ivl_0", 0 0, L_0x1484e69d0;  1 drivers
v0x148479ca0_0 .net *"_ivl_1", 0 0, L_0x1484e6ab0;  1 drivers
v0x148479d40_0 .net *"_ivl_3", 15 0, L_0x1484e6b60;  1 drivers
v0x148479df0_0 .net *"_ivl_5", 0 0, L_0x1484e6d50;  1 drivers
v0x148479ea0_0 .net *"_ivl_6", 14 0, L_0x1484e6c90;  1 drivers
L_0x14008a020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148479f90_0 .net/2u *"_ivl_7", 0 0, L_0x14008a020;  1 drivers
LS_0x1484e6b60_0_0 .concat [ 1 1 1 1], L_0x1484e6ab0, L_0x1484e6ab0, L_0x1484e6ab0, L_0x1484e6ab0;
LS_0x1484e6b60_0_4 .concat [ 1 1 1 1], L_0x1484e6ab0, L_0x1484e6ab0, L_0x1484e6ab0, L_0x1484e6ab0;
LS_0x1484e6b60_0_8 .concat [ 1 1 1 1], L_0x1484e6ab0, L_0x1484e6ab0, L_0x1484e6ab0, L_0x1484e6ab0;
LS_0x1484e6b60_0_12 .concat [ 1 1 1 1], L_0x1484e6ab0, L_0x1484e6ab0, L_0x1484e6ab0, L_0x1484e6ab0;
L_0x1484e6b60 .concat [ 4 4 4 4], LS_0x1484e6b60_0_0, LS_0x1484e6b60_0_4, LS_0x1484e6b60_0_8, LS_0x1484e6b60_0_12;
LS_0x1484e7050_0_0 .concat [ 1 15 2 1], L_0x14008a020, L_0x1484e6c90, L_0x148504220, L_0x1484e6d50;
LS_0x1484e7050_0_4 .concat [ 16 0 0 0], L_0x1484e6b60;
L_0x1484e7050 .concat [ 19 16 0 0], LS_0x1484e7050_0_0, LS_0x1484e7050_0_4;
S_0x14847a040 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x148474370;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x14847a200 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x14847a240 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x148487c60_0 .net "in", 15 0, L_0x1484f9b60;  alias, 1 drivers
v0x148487d30_0 .net "out", 3 0, L_0x1484fe5d0;  alias, 1 drivers
v0x148487e00_0 .net "vld", 0 0, L_0x1484fe320;  1 drivers
S_0x14847a3e0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x14847a040;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14847a2c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14847a300 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x1484876e0_0 .net "in", 15 0, L_0x1484f9b60;  alias, 1 drivers
v0x1484877a0_0 .net "out", 3 0, L_0x1484fe5d0;  alias, 1 drivers
v0x148487860_0 .net "vld", 0 0, L_0x1484fe320;  alias, 1 drivers
L_0x1484fbef0 .part L_0x1484f9b60, 0, 8;
L_0x1484fe280 .part L_0x1484f9b60, 8, 8;
S_0x14847a760 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14847a3e0;
 .timescale -9 -12;
L_0x1484fe320 .functor OR 1, L_0x1484fbae0, L_0x1484fde70, C4<0>, C4<0>;
L_0x14008afe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148486ee0_0 .net/2u *"_ivl_4", 0 0, L_0x14008afe0;  1 drivers
v0x148486fa0_0 .net *"_ivl_6", 3 0, L_0x1484fe3d0;  1 drivers
v0x148487040_0 .net *"_ivl_8", 3 0, L_0x1484fe4b0;  1 drivers
v0x1484870f0_0 .net "out_h", 2 0, L_0x1484fe120;  1 drivers
v0x1484871b0_0 .net "out_l", 2 0, L_0x1484fbd90;  1 drivers
v0x148487280_0 .net "out_vh", 0 0, L_0x1484fde70;  1 drivers
v0x148487330_0 .net "out_vl", 0 0, L_0x1484fbae0;  1 drivers
L_0x1484fe3d0 .concat [ 3 1 0 0], L_0x1484fe120, L_0x14008afe0;
L_0x1484fe4b0 .concat [ 3 1 0 0], L_0x1484fbd90, L_0x1484fbae0;
L_0x1484fe5d0 .functor MUXZ 4, L_0x1484fe4b0, L_0x1484fe3d0, L_0x1484fde70, C4<>;
S_0x14847a930 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14847a760;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14847a5f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14847a630 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x148480970_0 .net "in", 7 0, L_0x1484fe280;  1 drivers
v0x148480a30_0 .net "out", 2 0, L_0x1484fe120;  alias, 1 drivers
v0x148480ae0_0 .net "vld", 0 0, L_0x1484fde70;  alias, 1 drivers
L_0x1484fce60 .part L_0x1484fe280, 0, 4;
L_0x1484fdd90 .part L_0x1484fe280, 4, 4;
S_0x14847acb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14847a930;
 .timescale -9 -12;
L_0x1484fde70 .functor OR 1, L_0x1484fca50, L_0x1484fd980, C4<0>, C4<0>;
L_0x14008af98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148480170_0 .net/2u *"_ivl_4", 0 0, L_0x14008af98;  1 drivers
v0x148480230_0 .net *"_ivl_6", 2 0, L_0x1484fdf20;  1 drivers
v0x1484802d0_0 .net *"_ivl_8", 2 0, L_0x1484fe000;  1 drivers
v0x148480380_0 .net "out_h", 1 0, L_0x1484fdc30;  1 drivers
v0x148480440_0 .net "out_l", 1 0, L_0x1484fcd00;  1 drivers
v0x148480510_0 .net "out_vh", 0 0, L_0x1484fd980;  1 drivers
v0x1484805c0_0 .net "out_vl", 0 0, L_0x1484fca50;  1 drivers
L_0x1484fdf20 .concat [ 2 1 0 0], L_0x1484fdc30, L_0x14008af98;
L_0x1484fe000 .concat [ 2 1 0 0], L_0x1484fcd00, L_0x1484fca50;
L_0x1484fe120 .functor MUXZ 3, L_0x1484fe000, L_0x1484fdf20, L_0x1484fd980, C4<>;
S_0x14847ae80 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14847acb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14847ab40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14847ab80 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14847d560_0 .net "in", 3 0, L_0x1484fdd90;  1 drivers
v0x14847d620_0 .net "out", 1 0, L_0x1484fdc30;  alias, 1 drivers
v0x14847d6d0_0 .net "vld", 0 0, L_0x1484fd980;  alias, 1 drivers
L_0x1484fd340 .part L_0x1484fdd90, 0, 2;
L_0x1484fd860 .part L_0x1484fdd90, 2, 2;
S_0x14847b200 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14847ae80;
 .timescale -9 -12;
L_0x1484fd980 .functor OR 1, L_0x1484fcf00, L_0x1484fd460, C4<0>, C4<0>;
L_0x14008af50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14847cd60_0 .net/2u *"_ivl_4", 0 0, L_0x14008af50;  1 drivers
v0x14847ce20_0 .net *"_ivl_6", 1 0, L_0x1484fda30;  1 drivers
v0x14847cec0_0 .net *"_ivl_8", 1 0, L_0x1484fdb10;  1 drivers
v0x14847cf70_0 .net "out_h", 0 0, L_0x1484fd730;  1 drivers
v0x14847d030_0 .net "out_l", 0 0, L_0x1484fd210;  1 drivers
v0x14847d100_0 .net "out_vh", 0 0, L_0x1484fd460;  1 drivers
v0x14847d1b0_0 .net "out_vl", 0 0, L_0x1484fcf00;  1 drivers
L_0x1484fda30 .concat [ 1 1 0 0], L_0x1484fd730, L_0x14008af50;
L_0x1484fdb10 .concat [ 1 1 0 0], L_0x1484fd210, L_0x1484fcf00;
L_0x1484fdc30 .functor MUXZ 2, L_0x1484fdb10, L_0x1484fda30, L_0x1484fd460, C4<>;
S_0x14847b3d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14847b200;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14847b090 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14847b0d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14847be00_0 .net "in", 1 0, L_0x1484fd860;  1 drivers
v0x14847bec0_0 .net "out", 0 0, L_0x1484fd730;  alias, 1 drivers
v0x14847bf70_0 .net "vld", 0 0, L_0x1484fd460;  alias, 1 drivers
L_0x1484fd500 .part L_0x1484fd860, 1, 1;
L_0x1484fd690 .part L_0x1484fd860, 0, 1;
S_0x14847b750 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14847b3d0;
 .timescale -9 -12;
L_0x1484fd5e0 .functor NOT 1, L_0x1484fd500, C4<0>, C4<0>, C4<0>;
L_0x1484fd730 .functor AND 1, L_0x1484fd5e0, L_0x1484fd690, C4<1>, C4<1>;
v0x14847b920_0 .net *"_ivl_2", 0 0, L_0x1484fd500;  1 drivers
v0x14847b9e0_0 .net *"_ivl_3", 0 0, L_0x1484fd5e0;  1 drivers
v0x14847ba80_0 .net *"_ivl_5", 0 0, L_0x1484fd690;  1 drivers
L_0x1484fd460 .reduce/or L_0x1484fd860;
S_0x14847bb10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14847b3d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14847bb10
v0x14847bd60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14847bd60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14847bd60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_105.232 ;
    %load/vec4 v0x14847bd60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_105.233, 5;
    %load/vec4 v0x14847bd60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14847bd60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_105.232;
T_105.233 ;
    %end;
S_0x14847c070 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14847b200;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14847c240 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14847c280 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14847caf0_0 .net "in", 1 0, L_0x1484fd340;  1 drivers
v0x14847cbb0_0 .net "out", 0 0, L_0x1484fd210;  alias, 1 drivers
v0x14847cc60_0 .net "vld", 0 0, L_0x1484fcf00;  alias, 1 drivers
L_0x1484fcfe0 .part L_0x1484fd340, 1, 1;
L_0x1484fd170 .part L_0x1484fd340, 0, 1;
S_0x14847c450 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14847c070;
 .timescale -9 -12;
L_0x1484fd0c0 .functor NOT 1, L_0x1484fcfe0, C4<0>, C4<0>, C4<0>;
L_0x1484fd210 .functor AND 1, L_0x1484fd0c0, L_0x1484fd170, C4<1>, C4<1>;
v0x14847c610_0 .net *"_ivl_2", 0 0, L_0x1484fcfe0;  1 drivers
v0x14847c6d0_0 .net *"_ivl_3", 0 0, L_0x1484fd0c0;  1 drivers
v0x14847c770_0 .net *"_ivl_5", 0 0, L_0x1484fd170;  1 drivers
L_0x1484fcf00 .reduce/or L_0x1484fd340;
S_0x14847c800 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14847c070;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14847c800
v0x14847ca50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14847ca50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14847ca50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_106.234 ;
    %load/vec4 v0x14847ca50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_106.235, 5;
    %load/vec4 v0x14847ca50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14847ca50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_106.234;
T_106.235 ;
    %end;
S_0x14847d260 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14847ae80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14847d260
v0x14847d4b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14847d4b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14847d4b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_107.236 ;
    %load/vec4 v0x14847d4b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_107.237, 5;
    %load/vec4 v0x14847d4b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14847d4b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_107.236;
T_107.237 ;
    %end;
S_0x14847d7d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14847acb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14847d9a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14847d9e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14847ff00_0 .net "in", 3 0, L_0x1484fce60;  1 drivers
v0x14847ffc0_0 .net "out", 1 0, L_0x1484fcd00;  alias, 1 drivers
v0x148480070_0 .net "vld", 0 0, L_0x1484fca50;  alias, 1 drivers
L_0x1484fc410 .part L_0x1484fce60, 0, 2;
L_0x1484fc930 .part L_0x1484fce60, 2, 2;
S_0x14847dbb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14847d7d0;
 .timescale -9 -12;
L_0x1484fca50 .functor OR 1, L_0x1484fc010, L_0x1484fc530, C4<0>, C4<0>;
L_0x14008af08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14847f700_0 .net/2u *"_ivl_4", 0 0, L_0x14008af08;  1 drivers
v0x14847f7c0_0 .net *"_ivl_6", 1 0, L_0x1484fcb00;  1 drivers
v0x14847f860_0 .net *"_ivl_8", 1 0, L_0x1484fcbe0;  1 drivers
v0x14847f910_0 .net "out_h", 0 0, L_0x1484fc800;  1 drivers
v0x14847f9d0_0 .net "out_l", 0 0, L_0x1484fc2e0;  1 drivers
v0x14847faa0_0 .net "out_vh", 0 0, L_0x1484fc530;  1 drivers
v0x14847fb50_0 .net "out_vl", 0 0, L_0x1484fc010;  1 drivers
L_0x1484fcb00 .concat [ 1 1 0 0], L_0x1484fc800, L_0x14008af08;
L_0x1484fcbe0 .concat [ 1 1 0 0], L_0x1484fc2e0, L_0x1484fc010;
L_0x1484fcd00 .functor MUXZ 2, L_0x1484fcbe0, L_0x1484fcb00, L_0x1484fc530, C4<>;
S_0x14847dd70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14847dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14847da60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14847daa0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14847e7a0_0 .net "in", 1 0, L_0x1484fc930;  1 drivers
v0x14847e860_0 .net "out", 0 0, L_0x1484fc800;  alias, 1 drivers
v0x14847e910_0 .net "vld", 0 0, L_0x1484fc530;  alias, 1 drivers
L_0x1484fc5d0 .part L_0x1484fc930, 1, 1;
L_0x1484fc760 .part L_0x1484fc930, 0, 1;
S_0x14847e0f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14847dd70;
 .timescale -9 -12;
L_0x1484fc6b0 .functor NOT 1, L_0x1484fc5d0, C4<0>, C4<0>, C4<0>;
L_0x1484fc800 .functor AND 1, L_0x1484fc6b0, L_0x1484fc760, C4<1>, C4<1>;
v0x14847e2c0_0 .net *"_ivl_2", 0 0, L_0x1484fc5d0;  1 drivers
v0x14847e380_0 .net *"_ivl_3", 0 0, L_0x1484fc6b0;  1 drivers
v0x14847e420_0 .net *"_ivl_5", 0 0, L_0x1484fc760;  1 drivers
L_0x1484fc530 .reduce/or L_0x1484fc930;
S_0x14847e4b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14847dd70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14847e4b0
v0x14847e700_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14847e700_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14847e700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_108.238 ;
    %load/vec4 v0x14847e700_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_108.239, 5;
    %load/vec4 v0x14847e700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14847e700_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_108.238;
T_108.239 ;
    %end;
S_0x14847ea10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14847dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14847ebe0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14847ec20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14847f490_0 .net "in", 1 0, L_0x1484fc410;  1 drivers
v0x14847f550_0 .net "out", 0 0, L_0x1484fc2e0;  alias, 1 drivers
v0x14847f600_0 .net "vld", 0 0, L_0x1484fc010;  alias, 1 drivers
L_0x1484fc0b0 .part L_0x1484fc410, 1, 1;
L_0x1484fc240 .part L_0x1484fc410, 0, 1;
S_0x14847edf0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14847ea10;
 .timescale -9 -12;
L_0x1484fc190 .functor NOT 1, L_0x1484fc0b0, C4<0>, C4<0>, C4<0>;
L_0x1484fc2e0 .functor AND 1, L_0x1484fc190, L_0x1484fc240, C4<1>, C4<1>;
v0x14847efb0_0 .net *"_ivl_2", 0 0, L_0x1484fc0b0;  1 drivers
v0x14847f070_0 .net *"_ivl_3", 0 0, L_0x1484fc190;  1 drivers
v0x14847f110_0 .net *"_ivl_5", 0 0, L_0x1484fc240;  1 drivers
L_0x1484fc010 .reduce/or L_0x1484fc410;
S_0x14847f1a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14847ea10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14847f1a0
v0x14847f3f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14847f3f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14847f3f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_109.240 ;
    %load/vec4 v0x14847f3f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_109.241, 5;
    %load/vec4 v0x14847f3f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14847f3f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_109.240;
T_109.241 ;
    %end;
S_0x14847fc00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14847d7d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14847fc00
v0x14847fe50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14847fe50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14847fe50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_110.242 ;
    %load/vec4 v0x14847fe50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_110.243, 5;
    %load/vec4 v0x14847fe50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14847fe50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_110.242;
T_110.243 ;
    %end;
S_0x148480670 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14847a930;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148480670
v0x1484808c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x1484808c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484808c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_111.244 ;
    %load/vec4 v0x1484808c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_111.245, 5;
    %load/vec4 v0x1484808c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484808c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_111.244;
T_111.245 ;
    %end;
S_0x148480be0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14847a760;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148480db0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x148480df0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x148486c70_0 .net "in", 7 0, L_0x1484fbef0;  1 drivers
v0x148486d30_0 .net "out", 2 0, L_0x1484fbd90;  alias, 1 drivers
v0x148486de0_0 .net "vld", 0 0, L_0x1484fbae0;  alias, 1 drivers
L_0x1484faad0 .part L_0x1484fbef0, 0, 4;
L_0x1484fba00 .part L_0x1484fbef0, 4, 4;
S_0x148480fc0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148480be0;
 .timescale -9 -12;
L_0x1484fbae0 .functor OR 1, L_0x1484fa6c0, L_0x1484fb5f0, C4<0>, C4<0>;
L_0x14008aec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148486470_0 .net/2u *"_ivl_4", 0 0, L_0x14008aec0;  1 drivers
v0x148486530_0 .net *"_ivl_6", 2 0, L_0x1484fbb90;  1 drivers
v0x1484865d0_0 .net *"_ivl_8", 2 0, L_0x1484fbc70;  1 drivers
v0x148486680_0 .net "out_h", 1 0, L_0x1484fb8a0;  1 drivers
v0x148486740_0 .net "out_l", 1 0, L_0x1484fa970;  1 drivers
v0x148486810_0 .net "out_vh", 0 0, L_0x1484fb5f0;  1 drivers
v0x1484868c0_0 .net "out_vl", 0 0, L_0x1484fa6c0;  1 drivers
L_0x1484fbb90 .concat [ 2 1 0 0], L_0x1484fb8a0, L_0x14008aec0;
L_0x1484fbc70 .concat [ 2 1 0 0], L_0x1484fa970, L_0x1484fa6c0;
L_0x1484fbd90 .functor MUXZ 3, L_0x1484fbc70, L_0x1484fbb90, L_0x1484fb5f0, C4<>;
S_0x148481180 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148480fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148480e70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x148480eb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x148483860_0 .net "in", 3 0, L_0x1484fba00;  1 drivers
v0x148483920_0 .net "out", 1 0, L_0x1484fb8a0;  alias, 1 drivers
v0x1484839d0_0 .net "vld", 0 0, L_0x1484fb5f0;  alias, 1 drivers
L_0x1484fafb0 .part L_0x1484fba00, 0, 2;
L_0x1484fb4d0 .part L_0x1484fba00, 2, 2;
S_0x148481500 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148481180;
 .timescale -9 -12;
L_0x1484fb5f0 .functor OR 1, L_0x1484fab70, L_0x1484fb0d0, C4<0>, C4<0>;
L_0x14008ae78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148483060_0 .net/2u *"_ivl_4", 0 0, L_0x14008ae78;  1 drivers
v0x148483120_0 .net *"_ivl_6", 1 0, L_0x1484fb6a0;  1 drivers
v0x1484831c0_0 .net *"_ivl_8", 1 0, L_0x1484fb780;  1 drivers
v0x148483270_0 .net "out_h", 0 0, L_0x1484fb3a0;  1 drivers
v0x148483330_0 .net "out_l", 0 0, L_0x1484fae80;  1 drivers
v0x148483400_0 .net "out_vh", 0 0, L_0x1484fb0d0;  1 drivers
v0x1484834b0_0 .net "out_vl", 0 0, L_0x1484fab70;  1 drivers
L_0x1484fb6a0 .concat [ 1 1 0 0], L_0x1484fb3a0, L_0x14008ae78;
L_0x1484fb780 .concat [ 1 1 0 0], L_0x1484fae80, L_0x1484fab70;
L_0x1484fb8a0 .functor MUXZ 2, L_0x1484fb780, L_0x1484fb6a0, L_0x1484fb0d0, C4<>;
S_0x1484816d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148481500;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148481390 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484813d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148482100_0 .net "in", 1 0, L_0x1484fb4d0;  1 drivers
v0x1484821c0_0 .net "out", 0 0, L_0x1484fb3a0;  alias, 1 drivers
v0x148482270_0 .net "vld", 0 0, L_0x1484fb0d0;  alias, 1 drivers
L_0x1484fb170 .part L_0x1484fb4d0, 1, 1;
L_0x1484fb300 .part L_0x1484fb4d0, 0, 1;
S_0x148481a50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1484816d0;
 .timescale -9 -12;
L_0x1484fb250 .functor NOT 1, L_0x1484fb170, C4<0>, C4<0>, C4<0>;
L_0x1484fb3a0 .functor AND 1, L_0x1484fb250, L_0x1484fb300, C4<1>, C4<1>;
v0x148481c20_0 .net *"_ivl_2", 0 0, L_0x1484fb170;  1 drivers
v0x148481ce0_0 .net *"_ivl_3", 0 0, L_0x1484fb250;  1 drivers
v0x148481d80_0 .net *"_ivl_5", 0 0, L_0x1484fb300;  1 drivers
L_0x1484fb0d0 .reduce/or L_0x1484fb4d0;
S_0x148481e10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484816d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148481e10
v0x148482060_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x148482060_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148482060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_112.246 ;
    %load/vec4 v0x148482060_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_112.247, 5;
    %load/vec4 v0x148482060_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148482060_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_112.246;
T_112.247 ;
    %end;
S_0x148482370 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148481500;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148482540 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148482580 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148482df0_0 .net "in", 1 0, L_0x1484fafb0;  1 drivers
v0x148482eb0_0 .net "out", 0 0, L_0x1484fae80;  alias, 1 drivers
v0x148482f60_0 .net "vld", 0 0, L_0x1484fab70;  alias, 1 drivers
L_0x1484fac50 .part L_0x1484fafb0, 1, 1;
L_0x1484fade0 .part L_0x1484fafb0, 0, 1;
S_0x148482750 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148482370;
 .timescale -9 -12;
L_0x1484fad30 .functor NOT 1, L_0x1484fac50, C4<0>, C4<0>, C4<0>;
L_0x1484fae80 .functor AND 1, L_0x1484fad30, L_0x1484fade0, C4<1>, C4<1>;
v0x148482910_0 .net *"_ivl_2", 0 0, L_0x1484fac50;  1 drivers
v0x1484829d0_0 .net *"_ivl_3", 0 0, L_0x1484fad30;  1 drivers
v0x148482a70_0 .net *"_ivl_5", 0 0, L_0x1484fade0;  1 drivers
L_0x1484fab70 .reduce/or L_0x1484fafb0;
S_0x148482b00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148482370;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148482b00
v0x148482d50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x148482d50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148482d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_113.248 ;
    %load/vec4 v0x148482d50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_113.249, 5;
    %load/vec4 v0x148482d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148482d50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_113.248;
T_113.249 ;
    %end;
S_0x148483560 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148481180;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148483560
v0x1484837b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1484837b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484837b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_114.250 ;
    %load/vec4 v0x1484837b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_114.251, 5;
    %load/vec4 v0x1484837b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484837b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_114.250;
T_114.251 ;
    %end;
S_0x148483ad0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148480fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148483ca0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x148483ce0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x148486200_0 .net "in", 3 0, L_0x1484faad0;  1 drivers
v0x1484862c0_0 .net "out", 1 0, L_0x1484fa970;  alias, 1 drivers
v0x148486370_0 .net "vld", 0 0, L_0x1484fa6c0;  alias, 1 drivers
L_0x1484fa080 .part L_0x1484faad0, 0, 2;
L_0x1484fa5a0 .part L_0x1484faad0, 2, 2;
S_0x148483eb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148483ad0;
 .timescale -9 -12;
L_0x1484fa6c0 .functor OR 1, L_0x1484f9a10, L_0x1484fa1a0, C4<0>, C4<0>;
L_0x14008ae30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148485a00_0 .net/2u *"_ivl_4", 0 0, L_0x14008ae30;  1 drivers
v0x148485ac0_0 .net *"_ivl_6", 1 0, L_0x1484fa770;  1 drivers
v0x148485b60_0 .net *"_ivl_8", 1 0, L_0x1484fa850;  1 drivers
v0x148485c10_0 .net "out_h", 0 0, L_0x1484fa470;  1 drivers
v0x148485cd0_0 .net "out_l", 0 0, L_0x1484f9f50;  1 drivers
v0x148485da0_0 .net "out_vh", 0 0, L_0x1484fa1a0;  1 drivers
v0x148485e50_0 .net "out_vl", 0 0, L_0x1484f9a10;  1 drivers
L_0x1484fa770 .concat [ 1 1 0 0], L_0x1484fa470, L_0x14008ae30;
L_0x1484fa850 .concat [ 1 1 0 0], L_0x1484f9f50, L_0x1484f9a10;
L_0x1484fa970 .functor MUXZ 2, L_0x1484fa850, L_0x1484fa770, L_0x1484fa1a0, C4<>;
S_0x148484070 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148483eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148483d60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148483da0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148484aa0_0 .net "in", 1 0, L_0x1484fa5a0;  1 drivers
v0x148484b60_0 .net "out", 0 0, L_0x1484fa470;  alias, 1 drivers
v0x148484c10_0 .net "vld", 0 0, L_0x1484fa1a0;  alias, 1 drivers
L_0x1484fa240 .part L_0x1484fa5a0, 1, 1;
L_0x1484fa3d0 .part L_0x1484fa5a0, 0, 1;
S_0x1484843f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148484070;
 .timescale -9 -12;
L_0x1484fa320 .functor NOT 1, L_0x1484fa240, C4<0>, C4<0>, C4<0>;
L_0x1484fa470 .functor AND 1, L_0x1484fa320, L_0x1484fa3d0, C4<1>, C4<1>;
v0x1484845c0_0 .net *"_ivl_2", 0 0, L_0x1484fa240;  1 drivers
v0x148484680_0 .net *"_ivl_3", 0 0, L_0x1484fa320;  1 drivers
v0x148484720_0 .net *"_ivl_5", 0 0, L_0x1484fa3d0;  1 drivers
L_0x1484fa1a0 .reduce/or L_0x1484fa5a0;
S_0x1484847b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148484070;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484847b0
v0x148484a00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x148484a00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148484a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_115.252 ;
    %load/vec4 v0x148484a00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_115.253, 5;
    %load/vec4 v0x148484a00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148484a00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_115.252;
T_115.253 ;
    %end;
S_0x148484d10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148483eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148484ee0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148484f20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148485790_0 .net "in", 1 0, L_0x1484fa080;  1 drivers
v0x148485850_0 .net "out", 0 0, L_0x1484f9f50;  alias, 1 drivers
v0x148485900_0 .net "vld", 0 0, L_0x1484f9a10;  alias, 1 drivers
L_0x1484f9d60 .part L_0x1484fa080, 1, 1;
L_0x1484f9eb0 .part L_0x1484fa080, 0, 1;
S_0x1484850f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148484d10;
 .timescale -9 -12;
L_0x1484f9e00 .functor NOT 1, L_0x1484f9d60, C4<0>, C4<0>, C4<0>;
L_0x1484f9f50 .functor AND 1, L_0x1484f9e00, L_0x1484f9eb0, C4<1>, C4<1>;
v0x1484852b0_0 .net *"_ivl_2", 0 0, L_0x1484f9d60;  1 drivers
v0x148485370_0 .net *"_ivl_3", 0 0, L_0x1484f9e00;  1 drivers
v0x148485410_0 .net *"_ivl_5", 0 0, L_0x1484f9eb0;  1 drivers
L_0x1484f9a10 .reduce/or L_0x1484fa080;
S_0x1484854a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148484d10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484854a0
v0x1484856f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1484856f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484856f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_116.254 ;
    %load/vec4 v0x1484856f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_116.255, 5;
    %load/vec4 v0x1484856f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484856f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_116.254;
T_116.255 ;
    %end;
S_0x148485f00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148483ad0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148485f00
v0x148486150_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x148486150_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148486150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_117.256 ;
    %load/vec4 v0x148486150_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_117.257, 5;
    %load/vec4 v0x148486150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148486150_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_117.256;
T_117.257 ;
    %end;
S_0x148486970 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148480be0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148486970
v0x148486bc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x148486bc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148486bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_118.258 ;
    %load/vec4 v0x148486bc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_118.259, 5;
    %load/vec4 v0x148486bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148486bc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_118.258;
T_118.259 ;
    %end;
S_0x1484873e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14847a3e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484873e0
v0x148487630_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.log2 ;
    %load/vec4 v0x148487630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148487630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_119.260 ;
    %load/vec4 v0x148487630_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_119.261, 5;
    %load/vec4 v0x148487630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148487630_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_119.260;
T_119.261 ;
    %end;
S_0x148487950 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x14847a040;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148487950
v0x148487bb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.log2 ;
    %load/vec4 v0x148487bb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148487bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_120.262 ;
    %load/vec4 v0x148487bb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_120.263, 5;
    %load/vec4 v0x148487bb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148487bb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_120.262;
T_120.263 ;
    %end;
S_0x148487ec0 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x148474370;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148487ec0
v0x148488130_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.log2 ;
    %load/vec4 v0x148488130_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148488130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_121.264 ;
    %load/vec4 v0x148488130_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_121.265, 5;
    %load/vec4 v0x148488130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148488130_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_121.264;
T_121.265 ;
    %end;
S_0x1484881e0 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x148474370;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x148479940 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x14008b190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148488a70_0 .net/2u *"_ivl_0", 0 0, L_0x14008b190;  1 drivers
L_0x14008b1d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148488b30_0 .net/2u *"_ivl_4", 0 0, L_0x14008b1d8;  1 drivers
v0x148488bd0_0 .net "a", 6 0, L_0x148504100;  1 drivers
v0x148488c80_0 .net "ain", 7 0, L_0x1484ffcb0;  1 drivers
v0x148488d40_0 .net "b", 6 0, L_0x1484ffb30;  1 drivers
v0x148488e20_0 .net "bin", 7 0, L_0x1484ffdd0;  1 drivers
v0x148488ec0_0 .net "c", 7 0, L_0x1484ffef0;  alias, 1 drivers
L_0x1484ffcb0 .concat [ 7 1 0 0], L_0x148504100, L_0x14008b190;
L_0x1484ffdd0 .concat [ 7 1 0 0], L_0x1484ffb30, L_0x14008b1d8;
S_0x148488590 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x1484881e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x148488760 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x148488460_0 .net "a", 7 0, L_0x1484ffcb0;  alias, 1 drivers
v0x1484888b0_0 .net "b", 7 0, L_0x1484ffdd0;  alias, 1 drivers
v0x148488960_0 .net "c", 7 0, L_0x1484ffef0;  alias, 1 drivers
L_0x1484ffef0 .arith/sub 8, L_0x1484ffcb0, L_0x1484ffdd0;
S_0x148488fb0 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x148474370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x148489170 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x14008a968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484892e0_0 .net/2u *"_ivl_0", 0 0, L_0x14008a968;  1 drivers
v0x1484893a0_0 .net *"_ivl_11", 4 0, L_0x1484f6da0;  1 drivers
v0x148489440_0 .net *"_ivl_2", 4 0, L_0x1484f6be0;  1 drivers
L_0x14008a9b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484894d0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a9b0;  1 drivers
v0x148489560_0 .net *"_ivl_6", 4 0, L_0x1484f6c80;  1 drivers
L_0x14008a9f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x148489630_0 .net *"_ivl_8", 4 0, L_0x14008a9f8;  1 drivers
v0x1484896e0_0 .net "rc", 0 0, L_0x1484f6280;  alias, 1 drivers
v0x148489780_0 .net "regime", 3 0, L_0x1484f6470;  alias, 1 drivers
v0x148489830_0 .net "regime_N", 4 0, L_0x1484f6ea0;  alias, 1 drivers
L_0x1484f6be0 .concat [ 4 1 0 0], L_0x1484f6470, L_0x14008a968;
L_0x1484f6c80 .concat [ 4 1 0 0], L_0x1484f6470, L_0x14008a9b0;
L_0x1484f6da0 .arith/sub 5, L_0x14008a9f8, L_0x1484f6c80;
L_0x1484f6ea0 .functor MUXZ 5, L_0x1484f6da0, L_0x1484f6be0, L_0x1484f6280, C4<>;
S_0x148489990 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x148474370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x1484895f0 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x14008aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148489c80_0 .net/2u *"_ivl_0", 0 0, L_0x14008aa40;  1 drivers
v0x148489d40_0 .net *"_ivl_11", 4 0, L_0x1484f7200;  1 drivers
v0x148489de0_0 .net *"_ivl_2", 4 0, L_0x1484f7000;  1 drivers
L_0x14008aa88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148489e70_0 .net/2u *"_ivl_4", 0 0, L_0x14008aa88;  1 drivers
v0x148489f00_0 .net *"_ivl_6", 4 0, L_0x1484f70e0;  1 drivers
L_0x14008aad0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x148489fd0_0 .net *"_ivl_8", 4 0, L_0x14008aad0;  1 drivers
v0x14848a080_0 .net "rc", 0 0, L_0x1484f5fd0;  alias, 1 drivers
v0x14848a120_0 .net "regime", 3 0, L_0x1484f6320;  alias, 1 drivers
v0x14848a1d0_0 .net "regime_N", 4 0, L_0x1484f7340;  alias, 1 drivers
L_0x1484f7000 .concat [ 4 1 0 0], L_0x1484f6320, L_0x14008aa40;
L_0x1484f70e0 .concat [ 4 1 0 0], L_0x1484f6320, L_0x14008aa88;
L_0x1484f7200 .arith/sub 5, L_0x14008aad0, L_0x1484f70e0;
L_0x1484f7340 .functor MUXZ 5, L_0x1484f7200, L_0x1484f7000, L_0x1484f5fd0, C4<>;
S_0x14848a330 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x148474370;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 8 "c";
P_0x148489f90 .param/l "N" 0 4 244, C4<0000000000000000000000000000000111>;
v0x14848a530_0 .net *"_ivl_0", 7 0, L_0x1484ffbd0;  1 drivers
L_0x14008b268 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x14848a670_0 .net *"_ivl_3", 6 0, L_0x14008b268;  1 drivers
v0x14848a720_0 .net "a", 7 0, L_0x1484ffef0;  alias, 1 drivers
v0x14848a810_0 .net "c", 7 0, L_0x1485043b0;  alias, 1 drivers
v0x14848a8c0_0 .net "mant_ovf", 0 0, L_0x148504530;  1 drivers
L_0x1484ffbd0 .concat [ 1 7 0 0], L_0x148504530, L_0x14008b268;
L_0x1485043b0 .arith/sum 8, L_0x1484ffef0, L_0x1484ffbd0;
S_0x14848a9b0 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x148474370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_0x14848ab70 .param/l "N" 0 4 231, +C4<00000000000000000000000000010000>;
v0x14848c750_0 .net "a", 15 0, L_0x1484e68b0;  alias, 1 drivers
v0x14848c840_0 .net "b", 15 0, L_0x1484f8ec0;  alias, 1 drivers
v0x14848c8d0_0 .net "c", 16 0, L_0x1484f95b0;  alias, 1 drivers
v0x14848c960_0 .net "c_add", 16 0, L_0x1484f91b0;  1 drivers
v0x14848ca40_0 .net "c_sub", 16 0, L_0x1484f94b0;  1 drivers
v0x14848cb50_0 .net "op", 0 0, L_0x1484f60d0;  alias, 1 drivers
L_0x1484f95b0 .functor MUXZ 17, L_0x1484f94b0, L_0x1484f91b0, L_0x1484f60d0, C4<>;
S_0x14848acf0 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x14848a9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x14848aec0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x14008ad10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14848b4b0_0 .net/2u *"_ivl_0", 0 0, L_0x14008ad10;  1 drivers
L_0x14008ad58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14848b570_0 .net/2u *"_ivl_4", 0 0, L_0x14008ad58;  1 drivers
v0x14848b610_0 .net "a", 15 0, L_0x1484e68b0;  alias, 1 drivers
v0x14848b6c0_0 .net "ain", 16 0, L_0x1484f8f70;  1 drivers
v0x14848b780_0 .net "b", 15 0, L_0x1484f8ec0;  alias, 1 drivers
v0x14848b850_0 .net "bin", 16 0, L_0x1484f9090;  1 drivers
v0x14848b900_0 .net "c", 16 0, L_0x1484f91b0;  alias, 1 drivers
L_0x1484f8f70 .concat [ 16 1 0 0], L_0x1484e68b0, L_0x14008ad10;
L_0x1484f9090 .concat [ 16 1 0 0], L_0x1484f8ec0, L_0x14008ad58;
S_0x14848afd0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x14848acf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x14848b1a0 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x14848b2b0_0 .net "a", 16 0, L_0x1484f8f70;  alias, 1 drivers
v0x14848b370_0 .net "b", 16 0, L_0x1484f9090;  alias, 1 drivers
v0x14848b410_0 .net "c", 16 0, L_0x1484f91b0;  alias, 1 drivers
L_0x1484f91b0 .arith/sum 17, L_0x1484f8f70, L_0x1484f9090;
S_0x14848b9f0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x14848a9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x14848bbc0 .param/l "N" 0 4 195, +C4<00000000000000000000000000010000>;
L_0x14008ada0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14848c200_0 .net/2u *"_ivl_0", 0 0, L_0x14008ada0;  1 drivers
L_0x14008ade8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14848c2c0_0 .net/2u *"_ivl_4", 0 0, L_0x14008ade8;  1 drivers
v0x14848c360_0 .net "a", 15 0, L_0x1484e68b0;  alias, 1 drivers
v0x14848c430_0 .net "ain", 16 0, L_0x1484f92b0;  1 drivers
v0x14848c4e0_0 .net "b", 15 0, L_0x1484f8ec0;  alias, 1 drivers
v0x14848c5f0_0 .net "bin", 16 0, L_0x1484f9390;  1 drivers
v0x14848c680_0 .net "c", 16 0, L_0x1484f94b0;  alias, 1 drivers
L_0x1484f92b0 .concat [ 16 1 0 0], L_0x1484e68b0, L_0x14008ada0;
L_0x1484f9390 .concat [ 16 1 0 0], L_0x1484f8ec0, L_0x14008ade8;
S_0x14848bd30 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x14848b9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x14848bef0 .param/l "N" 0 4 215, +C4<00000000000000000000000000010000>;
v0x14848c000_0 .net "a", 16 0, L_0x1484f92b0;  alias, 1 drivers
v0x14848c0c0_0 .net "b", 16 0, L_0x1484f9390;  alias, 1 drivers
v0x14848c160_0 .net "c", 16 0, L_0x1484f94b0;  alias, 1 drivers
L_0x1484f94b0 .arith/sub 17, L_0x1484f92b0, L_0x1484f9390;
S_0x14848cc00 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x148474370;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x14848cdc0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x14008b4f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14848d410_0 .net/2u *"_ivl_0", 0 0, L_0x14008b4f0;  1 drivers
L_0x14008b538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14848d4d0_0 .net/2u *"_ivl_4", 0 0, L_0x14008b538;  1 drivers
v0x14848d570_0 .net "a", 15 0, L_0x148507460;  1 drivers
v0x14848d620_0 .net "ain", 16 0, L_0x1485067f0;  1 drivers
v0x14848d6e0_0 .net "b", 15 0, L_0x148506d90;  alias, 1 drivers
v0x14848d7c0_0 .net "bin", 16 0, L_0x148506910;  1 drivers
v0x14848d860_0 .net "c", 16 0, L_0x148507360;  alias, 1 drivers
L_0x1485067f0 .concat [ 16 1 0 0], L_0x148507460, L_0x14008b4f0;
L_0x148506910 .concat [ 16 1 0 0], L_0x148506d90, L_0x14008b538;
S_0x14848cf30 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x14848cc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x14848d100 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x14848d210_0 .net "a", 16 0, L_0x1485067f0;  alias, 1 drivers
v0x14848d2d0_0 .net "b", 16 0, L_0x148506910;  alias, 1 drivers
v0x14848d370_0 .net "c", 16 0, L_0x148507360;  alias, 1 drivers
L_0x148507360 .arith/sum 17, L_0x1485067f0, L_0x148506910;
S_0x14848d950 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x148474370;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x14848db10 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x14848db50 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x14848db90 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x1484e88d0 .functor BUFZ 16, L_0x1484e8500, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1484e8a60 .functor NOT 16, L_0x1484e88d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14008a2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1484ed7c0 .functor XOR 1, L_0x1484e8940, L_0x14008a2f0, C4<0>, C4<0>;
v0x14849d900_0 .net/2u *"_ivl_10", 0 0, L_0x14008a2f0;  1 drivers
v0x14849d9b0_0 .net *"_ivl_12", 0 0, L_0x1484ed7c0;  1 drivers
L_0x14008a338 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x14849da60_0 .net/2u *"_ivl_16", 3 0, L_0x14008a338;  1 drivers
v0x14849db20_0 .net *"_ivl_18", 3 0, L_0x1484eda10;  1 drivers
v0x14849dbd0_0 .net *"_ivl_23", 13 0, L_0x1484eed00;  1 drivers
L_0x14008a4a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14849dcc0_0 .net/2u *"_ivl_24", 1 0, L_0x14008a4a0;  1 drivers
v0x14849dd70_0 .net *"_ivl_4", 15 0, L_0x1484e8a60;  1 drivers
v0x14849de20_0 .net *"_ivl_9", 14 0, L_0x1484ed720;  1 drivers
v0x14849ded0_0 .net "exp", 1 0, L_0x1484eef00;  alias, 1 drivers
v0x14849dfe0_0 .net "in", 15 0, L_0x1484e8500;  alias, 1 drivers
v0x14849e090_0 .net "k", 3 0, L_0x1484ed580;  1 drivers
v0x14849e130_0 .net "mant", 13 0, L_0x1484ef030;  alias, 1 drivers
v0x14849e1e0_0 .net "rc", 0 0, L_0x1484e8940;  alias, 1 drivers
v0x14849e280_0 .net "regime", 3 0, L_0x1484edb10;  alias, 1 drivers
v0x14849e330_0 .net "xin", 15 0, L_0x1484e88d0;  1 drivers
v0x14849e3e0_0 .net "xin_r", 15 0, L_0x1484e8ad0;  1 drivers
v0x14849e490_0 .net "xin_tmp", 15 0, L_0x1484eec10;  1 drivers
L_0x1484e8940 .part L_0x1484e88d0, 14, 1;
L_0x1484e8ad0 .functor MUXZ 16, L_0x1484e88d0, L_0x1484e8a60, L_0x1484e8940, C4<>;
L_0x1484ed720 .part L_0x1484e8ad0, 0, 15;
L_0x1484ed8b0 .concat [ 1 15 0 0], L_0x1484ed7c0, L_0x1484ed720;
L_0x1484eda10 .arith/sub 4, L_0x1484ed580, L_0x14008a338;
L_0x1484edb10 .functor MUXZ 4, L_0x1484ed580, L_0x1484eda10, L_0x1484e8940, C4<>;
L_0x1484eed00 .part L_0x1484e88d0, 0, 14;
L_0x1484eede0 .concat [ 2 14 0 0], L_0x14008a4a0, L_0x1484eed00;
L_0x1484eef00 .part L_0x1484eec10, 14, 2;
L_0x1484ef030 .part L_0x1484eec10, 0, 14;
S_0x14848dd80 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x14848d950;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14848dd80
v0x14848e010_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.log2 ;
    %load/vec4 v0x14848e010_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14848e010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_122.266 ;
    %load/vec4 v0x14848e010_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_122.267, 5;
    %load/vec4 v0x14848e010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14848e010_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_122.266;
T_122.267 ;
    %end;
S_0x14848e0c0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x14848d950;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x14848e290 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x14848e2d0 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x1484eec10 .functor BUFZ 16, L_0x1484ee6d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14008a458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14848f410_0 .net *"_ivl_10", 0 0, L_0x14008a458;  1 drivers
v0x14848f4d0_0 .net *"_ivl_5", 0 0, L_0x1484ee7f0;  1 drivers
v0x14848f580_0 .net *"_ivl_6", 15 0, L_0x1484ee930;  1 drivers
v0x14848f640_0 .net *"_ivl_8", 14 0, L_0x1484ee890;  1 drivers
v0x14848f6f0_0 .net "a", 15 0, L_0x1484eede0;  1 drivers
v0x14848f7e0_0 .net "b", 3 0, L_0x1484ed580;  alias, 1 drivers
v0x14848f890_0 .net "c", 15 0, L_0x1484eec10;  alias, 1 drivers
v0x14848f940 .array "tmp", 0 3;
v0x14848f940_0 .net v0x14848f940 0, 15 0, L_0x1484eea70; 1 drivers
v0x14848f940_1 .net v0x14848f940 1, 15 0, L_0x1484ede90; 1 drivers
v0x14848f940_2 .net v0x14848f940 2, 15 0, L_0x1484ee310; 1 drivers
v0x14848f940_3 .net v0x14848f940 3, 15 0, L_0x1484ee6d0; 1 drivers
L_0x1484edc30 .part L_0x1484ed580, 1, 1;
L_0x1484edff0 .part L_0x1484ed580, 2, 1;
L_0x1484ee430 .part L_0x1484ed580, 3, 1;
L_0x1484ee7f0 .part L_0x1484ed580, 0, 1;
L_0x1484ee890 .part L_0x1484eede0, 0, 15;
L_0x1484ee930 .concat [ 1 15 0 0], L_0x14008a458, L_0x1484ee890;
L_0x1484eea70 .functor MUXZ 16, L_0x1484eede0, L_0x1484ee930, L_0x1484ee7f0, C4<>;
S_0x14848e4c0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x14848e0c0;
 .timescale -9 -12;
P_0x14848e690 .param/l "i" 1 4 296, +C4<01>;
v0x14848e730_0 .net *"_ivl_1", 0 0, L_0x1484edc30;  1 drivers
v0x14848e7c0_0 .net *"_ivl_3", 15 0, L_0x1484edd70;  1 drivers
v0x14848e850_0 .net *"_ivl_5", 13 0, L_0x1484edcd0;  1 drivers
L_0x14008a380 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14848e8e0_0 .net *"_ivl_7", 1 0, L_0x14008a380;  1 drivers
L_0x1484edcd0 .part L_0x1484eea70, 0, 14;
L_0x1484edd70 .concat [ 2 14 0 0], L_0x14008a380, L_0x1484edcd0;
L_0x1484ede90 .functor MUXZ 16, L_0x1484eea70, L_0x1484edd70, L_0x1484edc30, C4<>;
S_0x14848e980 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x14848e0c0;
 .timescale -9 -12;
P_0x14848eb60 .param/l "i" 1 4 296, +C4<010>;
v0x14848ebf0_0 .net *"_ivl_1", 0 0, L_0x1484edff0;  1 drivers
v0x14848eca0_0 .net *"_ivl_3", 15 0, L_0x1484ee230;  1 drivers
v0x14848ed50_0 .net *"_ivl_5", 11 0, L_0x1484ee190;  1 drivers
L_0x14008a3c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14848ee10_0 .net *"_ivl_7", 3 0, L_0x14008a3c8;  1 drivers
L_0x1484ee190 .part L_0x1484ede90, 0, 12;
L_0x1484ee230 .concat [ 4 12 0 0], L_0x14008a3c8, L_0x1484ee190;
L_0x1484ee310 .functor MUXZ 16, L_0x1484ede90, L_0x1484ee230, L_0x1484edff0, C4<>;
S_0x14848eec0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x14848e0c0;
 .timescale -9 -12;
P_0x14848f0b0 .param/l "i" 1 4 296, +C4<011>;
v0x14848f140_0 .net *"_ivl_1", 0 0, L_0x1484ee430;  1 drivers
v0x14848f1f0_0 .net *"_ivl_3", 15 0, L_0x1484ee5b0;  1 drivers
v0x14848f2a0_0 .net *"_ivl_5", 7 0, L_0x1484ee4d0;  1 drivers
L_0x14008a410 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14848f360_0 .net *"_ivl_7", 7 0, L_0x14008a410;  1 drivers
L_0x1484ee4d0 .part L_0x1484ee310, 0, 8;
L_0x1484ee5b0 .concat [ 8 8 0 0], L_0x14008a410, L_0x1484ee4d0;
L_0x1484ee6d0 .functor MUXZ 16, L_0x1484ee310, L_0x1484ee5b0, L_0x1484ee430, C4<>;
S_0x14848fa70 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x14848d950;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x14848fc30 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x14848fc70 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x14849d6a0_0 .net "in", 15 0, L_0x1484ed8b0;  1 drivers
v0x14849d770_0 .net "out", 3 0, L_0x1484ed580;  alias, 1 drivers
v0x14849d840_0 .net "vld", 0 0, L_0x1484ed2d0;  1 drivers
S_0x14848fe20 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x14848fa70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14848fcf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14848fd30 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14849d120_0 .net "in", 15 0, L_0x1484ed8b0;  alias, 1 drivers
v0x14849d1e0_0 .net "out", 3 0, L_0x1484ed580;  alias, 1 drivers
v0x14849d2a0_0 .net "vld", 0 0, L_0x1484ed2d0;  alias, 1 drivers
L_0x1484eaea0 .part L_0x1484ed8b0, 0, 8;
L_0x1484ed230 .part L_0x1484ed8b0, 8, 8;
S_0x1484901a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14848fe20;
 .timescale -9 -12;
L_0x1484ed2d0 .functor OR 1, L_0x1484eaa90, L_0x1484ece20, C4<0>, C4<0>;
L_0x14008a2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14849c920_0 .net/2u *"_ivl_4", 0 0, L_0x14008a2a8;  1 drivers
v0x14849c9e0_0 .net *"_ivl_6", 3 0, L_0x1484ed380;  1 drivers
v0x14849ca80_0 .net *"_ivl_8", 3 0, L_0x1484ed460;  1 drivers
v0x14849cb30_0 .net "out_h", 2 0, L_0x1484ed0d0;  1 drivers
v0x14849cbf0_0 .net "out_l", 2 0, L_0x1484ead40;  1 drivers
v0x14849ccc0_0 .net "out_vh", 0 0, L_0x1484ece20;  1 drivers
v0x14849cd70_0 .net "out_vl", 0 0, L_0x1484eaa90;  1 drivers
L_0x1484ed380 .concat [ 3 1 0 0], L_0x1484ed0d0, L_0x14008a2a8;
L_0x1484ed460 .concat [ 3 1 0 0], L_0x1484ead40, L_0x1484eaa90;
L_0x1484ed580 .functor MUXZ 4, L_0x1484ed460, L_0x1484ed380, L_0x1484ece20, C4<>;
S_0x148490370 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484901a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148490030 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x148490070 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x1484963b0_0 .net "in", 7 0, L_0x1484ed230;  1 drivers
v0x148496470_0 .net "out", 2 0, L_0x1484ed0d0;  alias, 1 drivers
v0x148496520_0 .net "vld", 0 0, L_0x1484ece20;  alias, 1 drivers
L_0x1484ebe10 .part L_0x1484ed230, 0, 4;
L_0x1484ecd40 .part L_0x1484ed230, 4, 4;
S_0x1484906f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148490370;
 .timescale -9 -12;
L_0x1484ece20 .functor OR 1, L_0x1484eba00, L_0x1484ec930, C4<0>, C4<0>;
L_0x14008a260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148495bb0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a260;  1 drivers
v0x148495c70_0 .net *"_ivl_6", 2 0, L_0x1484eced0;  1 drivers
v0x148495d10_0 .net *"_ivl_8", 2 0, L_0x1484ecfb0;  1 drivers
v0x148495dc0_0 .net "out_h", 1 0, L_0x1484ecbe0;  1 drivers
v0x148495e80_0 .net "out_l", 1 0, L_0x1484ebcb0;  1 drivers
v0x148495f50_0 .net "out_vh", 0 0, L_0x1484ec930;  1 drivers
v0x148496000_0 .net "out_vl", 0 0, L_0x1484eba00;  1 drivers
L_0x1484eced0 .concat [ 2 1 0 0], L_0x1484ecbe0, L_0x14008a260;
L_0x1484ecfb0 .concat [ 2 1 0 0], L_0x1484ebcb0, L_0x1484eba00;
L_0x1484ed0d0 .functor MUXZ 3, L_0x1484ecfb0, L_0x1484eced0, L_0x1484ec930, C4<>;
S_0x1484908c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484906f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148490580 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1484905c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x148492fa0_0 .net "in", 3 0, L_0x1484ecd40;  1 drivers
v0x148493060_0 .net "out", 1 0, L_0x1484ecbe0;  alias, 1 drivers
v0x148493110_0 .net "vld", 0 0, L_0x1484ec930;  alias, 1 drivers
L_0x1484ec2f0 .part L_0x1484ecd40, 0, 2;
L_0x1484ec810 .part L_0x1484ecd40, 2, 2;
S_0x148490c40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1484908c0;
 .timescale -9 -12;
L_0x1484ec930 .functor OR 1, L_0x1484ebeb0, L_0x1484ec410, C4<0>, C4<0>;
L_0x14008a218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484927a0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a218;  1 drivers
v0x148492860_0 .net *"_ivl_6", 1 0, L_0x1484ec9e0;  1 drivers
v0x148492900_0 .net *"_ivl_8", 1 0, L_0x1484ecac0;  1 drivers
v0x1484929b0_0 .net "out_h", 0 0, L_0x1484ec6e0;  1 drivers
v0x148492a70_0 .net "out_l", 0 0, L_0x1484ec1c0;  1 drivers
v0x148492b40_0 .net "out_vh", 0 0, L_0x1484ec410;  1 drivers
v0x148492bf0_0 .net "out_vl", 0 0, L_0x1484ebeb0;  1 drivers
L_0x1484ec9e0 .concat [ 1 1 0 0], L_0x1484ec6e0, L_0x14008a218;
L_0x1484ecac0 .concat [ 1 1 0 0], L_0x1484ec1c0, L_0x1484ebeb0;
L_0x1484ecbe0 .functor MUXZ 2, L_0x1484ecac0, L_0x1484ec9e0, L_0x1484ec410, C4<>;
S_0x148490e10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148490c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148490ad0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148490b10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148491840_0 .net "in", 1 0, L_0x1484ec810;  1 drivers
v0x148491900_0 .net "out", 0 0, L_0x1484ec6e0;  alias, 1 drivers
v0x1484919b0_0 .net "vld", 0 0, L_0x1484ec410;  alias, 1 drivers
L_0x1484ec4b0 .part L_0x1484ec810, 1, 1;
L_0x1484ec640 .part L_0x1484ec810, 0, 1;
S_0x148491190 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148490e10;
 .timescale -9 -12;
L_0x1484ec590 .functor NOT 1, L_0x1484ec4b0, C4<0>, C4<0>, C4<0>;
L_0x1484ec6e0 .functor AND 1, L_0x1484ec590, L_0x1484ec640, C4<1>, C4<1>;
v0x148491360_0 .net *"_ivl_2", 0 0, L_0x1484ec4b0;  1 drivers
v0x148491420_0 .net *"_ivl_3", 0 0, L_0x1484ec590;  1 drivers
v0x1484914c0_0 .net *"_ivl_5", 0 0, L_0x1484ec640;  1 drivers
L_0x1484ec410 .reduce/or L_0x1484ec810;
S_0x148491550 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148490e10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148491550
v0x1484917a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1484917a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484917a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_123.268 ;
    %load/vec4 v0x1484917a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_123.269, 5;
    %load/vec4 v0x1484917a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484917a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_123.268;
T_123.269 ;
    %end;
S_0x148491ab0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148490c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148491c80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148491cc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148492530_0 .net "in", 1 0, L_0x1484ec2f0;  1 drivers
v0x1484925f0_0 .net "out", 0 0, L_0x1484ec1c0;  alias, 1 drivers
v0x1484926a0_0 .net "vld", 0 0, L_0x1484ebeb0;  alias, 1 drivers
L_0x1484ebf90 .part L_0x1484ec2f0, 1, 1;
L_0x1484ec120 .part L_0x1484ec2f0, 0, 1;
S_0x148491e90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148491ab0;
 .timescale -9 -12;
L_0x1484ec070 .functor NOT 1, L_0x1484ebf90, C4<0>, C4<0>, C4<0>;
L_0x1484ec1c0 .functor AND 1, L_0x1484ec070, L_0x1484ec120, C4<1>, C4<1>;
v0x148492050_0 .net *"_ivl_2", 0 0, L_0x1484ebf90;  1 drivers
v0x148492110_0 .net *"_ivl_3", 0 0, L_0x1484ec070;  1 drivers
v0x1484921b0_0 .net *"_ivl_5", 0 0, L_0x1484ec120;  1 drivers
L_0x1484ebeb0 .reduce/or L_0x1484ec2f0;
S_0x148492240 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148491ab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148492240
v0x148492490_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x148492490_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148492490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_124.270 ;
    %load/vec4 v0x148492490_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_124.271, 5;
    %load/vec4 v0x148492490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148492490_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_124.270;
T_124.271 ;
    %end;
S_0x148492ca0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484908c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148492ca0
v0x148492ef0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x148492ef0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148492ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_125.272 ;
    %load/vec4 v0x148492ef0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_125.273, 5;
    %load/vec4 v0x148492ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148492ef0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_125.272;
T_125.273 ;
    %end;
S_0x148493210 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484906f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484933e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x148493420 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x148495940_0 .net "in", 3 0, L_0x1484ebe10;  1 drivers
v0x148495a00_0 .net "out", 1 0, L_0x1484ebcb0;  alias, 1 drivers
v0x148495ab0_0 .net "vld", 0 0, L_0x1484eba00;  alias, 1 drivers
L_0x1484eb3c0 .part L_0x1484ebe10, 0, 2;
L_0x1484eb8e0 .part L_0x1484ebe10, 2, 2;
S_0x1484935f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148493210;
 .timescale -9 -12;
L_0x1484eba00 .functor OR 1, L_0x1484eaf80, L_0x1484eb4e0, C4<0>, C4<0>;
L_0x14008a1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148495140_0 .net/2u *"_ivl_4", 0 0, L_0x14008a1d0;  1 drivers
v0x148495200_0 .net *"_ivl_6", 1 0, L_0x1484ebab0;  1 drivers
v0x1484952a0_0 .net *"_ivl_8", 1 0, L_0x1484ebb90;  1 drivers
v0x148495350_0 .net "out_h", 0 0, L_0x1484eb7b0;  1 drivers
v0x148495410_0 .net "out_l", 0 0, L_0x1484eb290;  1 drivers
v0x1484954e0_0 .net "out_vh", 0 0, L_0x1484eb4e0;  1 drivers
v0x148495590_0 .net "out_vl", 0 0, L_0x1484eaf80;  1 drivers
L_0x1484ebab0 .concat [ 1 1 0 0], L_0x1484eb7b0, L_0x14008a1d0;
L_0x1484ebb90 .concat [ 1 1 0 0], L_0x1484eb290, L_0x1484eaf80;
L_0x1484ebcb0 .functor MUXZ 2, L_0x1484ebb90, L_0x1484ebab0, L_0x1484eb4e0, C4<>;
S_0x1484937b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484935f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484934a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484934e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1484941e0_0 .net "in", 1 0, L_0x1484eb8e0;  1 drivers
v0x1484942a0_0 .net "out", 0 0, L_0x1484eb7b0;  alias, 1 drivers
v0x148494350_0 .net "vld", 0 0, L_0x1484eb4e0;  alias, 1 drivers
L_0x1484eb580 .part L_0x1484eb8e0, 1, 1;
L_0x1484eb710 .part L_0x1484eb8e0, 0, 1;
S_0x148493b30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1484937b0;
 .timescale -9 -12;
L_0x1484eb660 .functor NOT 1, L_0x1484eb580, C4<0>, C4<0>, C4<0>;
L_0x1484eb7b0 .functor AND 1, L_0x1484eb660, L_0x1484eb710, C4<1>, C4<1>;
v0x148493d00_0 .net *"_ivl_2", 0 0, L_0x1484eb580;  1 drivers
v0x148493dc0_0 .net *"_ivl_3", 0 0, L_0x1484eb660;  1 drivers
v0x148493e60_0 .net *"_ivl_5", 0 0, L_0x1484eb710;  1 drivers
L_0x1484eb4e0 .reduce/or L_0x1484eb8e0;
S_0x148493ef0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484937b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148493ef0
v0x148494140_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x148494140_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148494140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_126.274 ;
    %load/vec4 v0x148494140_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_126.275, 5;
    %load/vec4 v0x148494140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148494140_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_126.274;
T_126.275 ;
    %end;
S_0x148494450 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484935f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148494620 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148494660 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148494ed0_0 .net "in", 1 0, L_0x1484eb3c0;  1 drivers
v0x148494f90_0 .net "out", 0 0, L_0x1484eb290;  alias, 1 drivers
v0x148495040_0 .net "vld", 0 0, L_0x1484eaf80;  alias, 1 drivers
L_0x1484eb060 .part L_0x1484eb3c0, 1, 1;
L_0x1484eb1f0 .part L_0x1484eb3c0, 0, 1;
S_0x148494830 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148494450;
 .timescale -9 -12;
L_0x1484eb140 .functor NOT 1, L_0x1484eb060, C4<0>, C4<0>, C4<0>;
L_0x1484eb290 .functor AND 1, L_0x1484eb140, L_0x1484eb1f0, C4<1>, C4<1>;
v0x1484949f0_0 .net *"_ivl_2", 0 0, L_0x1484eb060;  1 drivers
v0x148494ab0_0 .net *"_ivl_3", 0 0, L_0x1484eb140;  1 drivers
v0x148494b50_0 .net *"_ivl_5", 0 0, L_0x1484eb1f0;  1 drivers
L_0x1484eaf80 .reduce/or L_0x1484eb3c0;
S_0x148494be0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148494450;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148494be0
v0x148494e30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x148494e30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148494e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_127.276 ;
    %load/vec4 v0x148494e30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_127.277, 5;
    %load/vec4 v0x148494e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148494e30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_127.276;
T_127.277 ;
    %end;
S_0x148495640 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148493210;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148495640
v0x148495890_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x148495890_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148495890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_128.278 ;
    %load/vec4 v0x148495890_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_128.279, 5;
    %load/vec4 v0x148495890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148495890_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_128.278;
T_128.279 ;
    %end;
S_0x1484960b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148490370;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484960b0
v0x148496300_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x148496300_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148496300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_129.280 ;
    %load/vec4 v0x148496300_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_129.281, 5;
    %load/vec4 v0x148496300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148496300_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_129.280;
T_129.281 ;
    %end;
S_0x148496620 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484901a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484967f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x148496830 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14849c6b0_0 .net "in", 7 0, L_0x1484eaea0;  1 drivers
v0x14849c770_0 .net "out", 2 0, L_0x1484ead40;  alias, 1 drivers
v0x14849c820_0 .net "vld", 0 0, L_0x1484eaa90;  alias, 1 drivers
L_0x1484e9a80 .part L_0x1484eaea0, 0, 4;
L_0x1484ea9b0 .part L_0x1484eaea0, 4, 4;
S_0x148496a00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148496620;
 .timescale -9 -12;
L_0x1484eaa90 .functor OR 1, L_0x1484e9670, L_0x1484ea5a0, C4<0>, C4<0>;
L_0x14008a188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14849beb0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a188;  1 drivers
v0x14849bf70_0 .net *"_ivl_6", 2 0, L_0x1484eab40;  1 drivers
v0x14849c010_0 .net *"_ivl_8", 2 0, L_0x1484eac20;  1 drivers
v0x14849c0c0_0 .net "out_h", 1 0, L_0x1484ea850;  1 drivers
v0x14849c180_0 .net "out_l", 1 0, L_0x1484e9920;  1 drivers
v0x14849c250_0 .net "out_vh", 0 0, L_0x1484ea5a0;  1 drivers
v0x14849c300_0 .net "out_vl", 0 0, L_0x1484e9670;  1 drivers
L_0x1484eab40 .concat [ 2 1 0 0], L_0x1484ea850, L_0x14008a188;
L_0x1484eac20 .concat [ 2 1 0 0], L_0x1484e9920, L_0x1484e9670;
L_0x1484ead40 .functor MUXZ 3, L_0x1484eac20, L_0x1484eab40, L_0x1484ea5a0, C4<>;
S_0x148496bc0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148496a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484968b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1484968f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1484992a0_0 .net "in", 3 0, L_0x1484ea9b0;  1 drivers
v0x148499360_0 .net "out", 1 0, L_0x1484ea850;  alias, 1 drivers
v0x148499410_0 .net "vld", 0 0, L_0x1484ea5a0;  alias, 1 drivers
L_0x1484e9f60 .part L_0x1484ea9b0, 0, 2;
L_0x1484ea480 .part L_0x1484ea9b0, 2, 2;
S_0x148496f40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148496bc0;
 .timescale -9 -12;
L_0x1484ea5a0 .functor OR 1, L_0x1484e9b20, L_0x1484ea080, C4<0>, C4<0>;
L_0x14008a140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x148498aa0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a140;  1 drivers
v0x148498b60_0 .net *"_ivl_6", 1 0, L_0x1484ea650;  1 drivers
v0x148498c00_0 .net *"_ivl_8", 1 0, L_0x1484ea730;  1 drivers
v0x148498cb0_0 .net "out_h", 0 0, L_0x1484ea350;  1 drivers
v0x148498d70_0 .net "out_l", 0 0, L_0x1484e9e30;  1 drivers
v0x148498e40_0 .net "out_vh", 0 0, L_0x1484ea080;  1 drivers
v0x148498ef0_0 .net "out_vl", 0 0, L_0x1484e9b20;  1 drivers
L_0x1484ea650 .concat [ 1 1 0 0], L_0x1484ea350, L_0x14008a140;
L_0x1484ea730 .concat [ 1 1 0 0], L_0x1484e9e30, L_0x1484e9b20;
L_0x1484ea850 .functor MUXZ 2, L_0x1484ea730, L_0x1484ea650, L_0x1484ea080, C4<>;
S_0x148497110 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148496f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148496dd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148496e10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148497b40_0 .net "in", 1 0, L_0x1484ea480;  1 drivers
v0x148497c00_0 .net "out", 0 0, L_0x1484ea350;  alias, 1 drivers
v0x148497cb0_0 .net "vld", 0 0, L_0x1484ea080;  alias, 1 drivers
L_0x1484ea120 .part L_0x1484ea480, 1, 1;
L_0x1484ea2b0 .part L_0x1484ea480, 0, 1;
S_0x148497490 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148497110;
 .timescale -9 -12;
L_0x1484ea200 .functor NOT 1, L_0x1484ea120, C4<0>, C4<0>, C4<0>;
L_0x1484ea350 .functor AND 1, L_0x1484ea200, L_0x1484ea2b0, C4<1>, C4<1>;
v0x148497660_0 .net *"_ivl_2", 0 0, L_0x1484ea120;  1 drivers
v0x148497720_0 .net *"_ivl_3", 0 0, L_0x1484ea200;  1 drivers
v0x1484977c0_0 .net *"_ivl_5", 0 0, L_0x1484ea2b0;  1 drivers
L_0x1484ea080 .reduce/or L_0x1484ea480;
S_0x148497850 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148497110;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148497850
v0x148497aa0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x148497aa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148497aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_130.282 ;
    %load/vec4 v0x148497aa0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_130.283, 5;
    %load/vec4 v0x148497aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148497aa0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_130.282;
T_130.283 ;
    %end;
S_0x148497db0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148496f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x148497f80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x148497fc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x148498830_0 .net "in", 1 0, L_0x1484e9f60;  1 drivers
v0x1484988f0_0 .net "out", 0 0, L_0x1484e9e30;  alias, 1 drivers
v0x1484989a0_0 .net "vld", 0 0, L_0x1484e9b20;  alias, 1 drivers
L_0x1484e9c00 .part L_0x1484e9f60, 1, 1;
L_0x1484e9d90 .part L_0x1484e9f60, 0, 1;
S_0x148498190 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148497db0;
 .timescale -9 -12;
L_0x1484e9ce0 .functor NOT 1, L_0x1484e9c00, C4<0>, C4<0>, C4<0>;
L_0x1484e9e30 .functor AND 1, L_0x1484e9ce0, L_0x1484e9d90, C4<1>, C4<1>;
v0x148498350_0 .net *"_ivl_2", 0 0, L_0x1484e9c00;  1 drivers
v0x148498410_0 .net *"_ivl_3", 0 0, L_0x1484e9ce0;  1 drivers
v0x1484984b0_0 .net *"_ivl_5", 0 0, L_0x1484e9d90;  1 drivers
L_0x1484e9b20 .reduce/or L_0x1484e9f60;
S_0x148498540 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148497db0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148498540
v0x148498790_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x148498790_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148498790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_131.284 ;
    %load/vec4 v0x148498790_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_131.285, 5;
    %load/vec4 v0x148498790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x148498790_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_131.284;
T_131.285 ;
    %end;
S_0x148498fa0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148496bc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148498fa0
v0x1484991f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1484991f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484991f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_132.286 ;
    %load/vec4 v0x1484991f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_132.287, 5;
    %load/vec4 v0x1484991f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484991f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_132.286;
T_132.287 ;
    %end;
S_0x148499510 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148496a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484996e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x148499720 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14849bc40_0 .net "in", 3 0, L_0x1484e9a80;  1 drivers
v0x14849bd00_0 .net "out", 1 0, L_0x1484e9920;  alias, 1 drivers
v0x14849bdb0_0 .net "vld", 0 0, L_0x1484e9670;  alias, 1 drivers
L_0x1484e9030 .part L_0x1484e9a80, 0, 2;
L_0x1484e9550 .part L_0x1484e9a80, 2, 2;
S_0x1484998f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148499510;
 .timescale -9 -12;
L_0x1484e9670 .functor OR 1, L_0x1484e8bf0, L_0x1484e9150, C4<0>, C4<0>;
L_0x14008a0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14849b440_0 .net/2u *"_ivl_4", 0 0, L_0x14008a0f8;  1 drivers
v0x14849b500_0 .net *"_ivl_6", 1 0, L_0x1484e9720;  1 drivers
v0x14849b5a0_0 .net *"_ivl_8", 1 0, L_0x1484e9800;  1 drivers
v0x14849b650_0 .net "out_h", 0 0, L_0x1484e9420;  1 drivers
v0x14849b710_0 .net "out_l", 0 0, L_0x1484e8f00;  1 drivers
v0x14849b7e0_0 .net "out_vh", 0 0, L_0x1484e9150;  1 drivers
v0x14849b890_0 .net "out_vl", 0 0, L_0x1484e8bf0;  1 drivers
L_0x1484e9720 .concat [ 1 1 0 0], L_0x1484e9420, L_0x14008a0f8;
L_0x1484e9800 .concat [ 1 1 0 0], L_0x1484e8f00, L_0x1484e8bf0;
L_0x1484e9920 .functor MUXZ 2, L_0x1484e9800, L_0x1484e9720, L_0x1484e9150, C4<>;
S_0x148499ab0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484998f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484997a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484997e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14849a4e0_0 .net "in", 1 0, L_0x1484e9550;  1 drivers
v0x14849a5a0_0 .net "out", 0 0, L_0x1484e9420;  alias, 1 drivers
v0x14849a650_0 .net "vld", 0 0, L_0x1484e9150;  alias, 1 drivers
L_0x1484e91f0 .part L_0x1484e9550, 1, 1;
L_0x1484e9380 .part L_0x1484e9550, 0, 1;
S_0x148499e30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148499ab0;
 .timescale -9 -12;
L_0x1484e92d0 .functor NOT 1, L_0x1484e91f0, C4<0>, C4<0>, C4<0>;
L_0x1484e9420 .functor AND 1, L_0x1484e92d0, L_0x1484e9380, C4<1>, C4<1>;
v0x14849a000_0 .net *"_ivl_2", 0 0, L_0x1484e91f0;  1 drivers
v0x14849a0c0_0 .net *"_ivl_3", 0 0, L_0x1484e92d0;  1 drivers
v0x14849a160_0 .net *"_ivl_5", 0 0, L_0x1484e9380;  1 drivers
L_0x1484e9150 .reduce/or L_0x1484e9550;
S_0x14849a1f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148499ab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14849a1f0
v0x14849a440_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14849a440_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14849a440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_133.288 ;
    %load/vec4 v0x14849a440_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_133.289, 5;
    %load/vec4 v0x14849a440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14849a440_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_133.288;
T_133.289 ;
    %end;
S_0x14849a750 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484998f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14849a920 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14849a960 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14849b1d0_0 .net "in", 1 0, L_0x1484e9030;  1 drivers
v0x14849b290_0 .net "out", 0 0, L_0x1484e8f00;  alias, 1 drivers
v0x14849b340_0 .net "vld", 0 0, L_0x1484e8bf0;  alias, 1 drivers
L_0x1484e8cd0 .part L_0x1484e9030, 1, 1;
L_0x1484e8e60 .part L_0x1484e9030, 0, 1;
S_0x14849ab30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14849a750;
 .timescale -9 -12;
L_0x1484e8db0 .functor NOT 1, L_0x1484e8cd0, C4<0>, C4<0>, C4<0>;
L_0x1484e8f00 .functor AND 1, L_0x1484e8db0, L_0x1484e8e60, C4<1>, C4<1>;
v0x14849acf0_0 .net *"_ivl_2", 0 0, L_0x1484e8cd0;  1 drivers
v0x14849adb0_0 .net *"_ivl_3", 0 0, L_0x1484e8db0;  1 drivers
v0x14849ae50_0 .net *"_ivl_5", 0 0, L_0x1484e8e60;  1 drivers
L_0x1484e8bf0 .reduce/or L_0x1484e9030;
S_0x14849aee0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14849a750;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14849aee0
v0x14849b130_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14849b130_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14849b130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_134.290 ;
    %load/vec4 v0x14849b130_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_134.291, 5;
    %load/vec4 v0x14849b130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14849b130_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_134.290;
T_134.291 ;
    %end;
S_0x14849b940 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148499510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14849b940
v0x14849bb90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14849bb90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14849bb90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_135.292 ;
    %load/vec4 v0x14849bb90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_135.293, 5;
    %load/vec4 v0x14849bb90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14849bb90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_135.292;
T_135.293 ;
    %end;
S_0x14849c3b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148496620;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14849c3b0
v0x14849c600_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x14849c600_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14849c600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_136.294 ;
    %load/vec4 v0x14849c600_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_136.295, 5;
    %load/vec4 v0x14849c600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14849c600_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_136.294;
T_136.295 ;
    %end;
S_0x14849ce20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14848fe20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14849ce20
v0x14849d070_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x14849d070_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14849d070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_137.296 ;
    %load/vec4 v0x14849d070_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_137.297, 5;
    %load/vec4 v0x14849d070_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14849d070_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_137.296;
T_137.297 ;
    %end;
S_0x14849d390 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x14848fa70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14849d390
v0x14849d5f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x14849d5f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14849d5f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_138.298 ;
    %load/vec4 v0x14849d5f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_138.299, 5;
    %load/vec4 v0x14849d5f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14849d5f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_138.298;
T_138.299 ;
    %end;
S_0x14849e620 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x148474370;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x14849e7e0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x14849e820 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x14849e860 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x1484ef150 .functor BUFZ 16, L_0x1484e8760, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1484ef2a0 .functor NOT 16, L_0x1484ef150, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14008a6e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1484f4000 .functor XOR 1, L_0x1484ef1c0, L_0x14008a6e0, C4<0>, C4<0>;
v0x1484ae5a0_0 .net/2u *"_ivl_10", 0 0, L_0x14008a6e0;  1 drivers
v0x1484ae650_0 .net *"_ivl_12", 0 0, L_0x1484f4000;  1 drivers
L_0x14008a728 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1484ae700_0 .net/2u *"_ivl_16", 3 0, L_0x14008a728;  1 drivers
v0x1484ae7c0_0 .net *"_ivl_18", 3 0, L_0x1484f4250;  1 drivers
v0x1484ae870_0 .net *"_ivl_23", 13 0, L_0x1484f5590;  1 drivers
L_0x14008a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1484ae960_0 .net/2u *"_ivl_24", 1 0, L_0x14008a890;  1 drivers
v0x1484aea10_0 .net *"_ivl_4", 15 0, L_0x1484ef2a0;  1 drivers
v0x1484aeac0_0 .net *"_ivl_9", 14 0, L_0x1484f3f60;  1 drivers
v0x1484aeb70_0 .net "exp", 1 0, L_0x1484f5790;  alias, 1 drivers
v0x1484aec80_0 .net "in", 15 0, L_0x1484e8760;  alias, 1 drivers
v0x1484aed30_0 .net "k", 3 0, L_0x1484f3dc0;  1 drivers
v0x1484aedd0_0 .net "mant", 13 0, L_0x1484f58c0;  alias, 1 drivers
v0x1484aee80_0 .net "rc", 0 0, L_0x1484ef1c0;  alias, 1 drivers
v0x1484aef20_0 .net "regime", 3 0, L_0x1484f4350;  alias, 1 drivers
v0x1484aefd0_0 .net "xin", 15 0, L_0x1484ef150;  1 drivers
v0x1484af080_0 .net "xin_r", 15 0, L_0x1484ef310;  1 drivers
v0x1484af130_0 .net "xin_tmp", 15 0, L_0x1484f54a0;  1 drivers
L_0x1484ef1c0 .part L_0x1484ef150, 14, 1;
L_0x1484ef310 .functor MUXZ 16, L_0x1484ef150, L_0x1484ef2a0, L_0x1484ef1c0, C4<>;
L_0x1484f3f60 .part L_0x1484ef310, 0, 15;
L_0x1484f40f0 .concat [ 1 15 0 0], L_0x1484f4000, L_0x1484f3f60;
L_0x1484f4250 .arith/sub 4, L_0x1484f3dc0, L_0x14008a728;
L_0x1484f4350 .functor MUXZ 4, L_0x1484f3dc0, L_0x1484f4250, L_0x1484ef1c0, C4<>;
L_0x1484f5590 .part L_0x1484ef150, 0, 14;
L_0x1484f5670 .concat [ 2 14 0 0], L_0x14008a890, L_0x1484f5590;
L_0x1484f5790 .part L_0x1484f54a0, 14, 2;
L_0x1484f58c0 .part L_0x1484f54a0, 0, 14;
S_0x14849ea30 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x14849e620;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14849ea30
v0x14849ecb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.log2 ;
    %load/vec4 v0x14849ecb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14849ecb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_139.300 ;
    %load/vec4 v0x14849ecb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_139.301, 5;
    %load/vec4 v0x14849ecb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14849ecb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_139.300;
T_139.301 ;
    %end;
S_0x14849ed60 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x14849e620;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x14849ef30 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x14849ef70 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x1484f54a0 .functor BUFZ 16, L_0x1484f4f10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14008a848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484a00b0_0 .net *"_ivl_10", 0 0, L_0x14008a848;  1 drivers
v0x1484a0170_0 .net *"_ivl_5", 0 0, L_0x1484f5030;  1 drivers
v0x1484a0220_0 .net *"_ivl_6", 15 0, L_0x1484f51a0;  1 drivers
v0x1484a02e0_0 .net *"_ivl_8", 14 0, L_0x1484f50d0;  1 drivers
v0x1484a0390_0 .net "a", 15 0, L_0x1484f5670;  1 drivers
v0x1484a0480_0 .net "b", 3 0, L_0x1484f3dc0;  alias, 1 drivers
v0x1484a0530_0 .net "c", 15 0, L_0x1484f54a0;  alias, 1 drivers
v0x1484a05e0 .array "tmp", 0 3;
v0x1484a05e0_0 .net v0x1484a05e0 0, 15 0, L_0x1484f5300; 1 drivers
v0x1484a05e0_1 .net v0x1484a05e0 1, 15 0, L_0x1484f46d0; 1 drivers
v0x1484a05e0_2 .net v0x1484a05e0 2, 15 0, L_0x1484f4b50; 1 drivers
v0x1484a05e0_3 .net v0x1484a05e0 3, 15 0, L_0x1484f4f10; 1 drivers
L_0x1484f4470 .part L_0x1484f3dc0, 1, 1;
L_0x1484f4830 .part L_0x1484f3dc0, 2, 1;
L_0x1484f4c70 .part L_0x1484f3dc0, 3, 1;
L_0x1484f5030 .part L_0x1484f3dc0, 0, 1;
L_0x1484f50d0 .part L_0x1484f5670, 0, 15;
L_0x1484f51a0 .concat [ 1 15 0 0], L_0x14008a848, L_0x1484f50d0;
L_0x1484f5300 .functor MUXZ 16, L_0x1484f5670, L_0x1484f51a0, L_0x1484f5030, C4<>;
S_0x14849f160 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x14849ed60;
 .timescale -9 -12;
P_0x14849f330 .param/l "i" 1 4 296, +C4<01>;
v0x14849f3d0_0 .net *"_ivl_1", 0 0, L_0x1484f4470;  1 drivers
v0x14849f460_0 .net *"_ivl_3", 15 0, L_0x1484f45b0;  1 drivers
v0x14849f4f0_0 .net *"_ivl_5", 13 0, L_0x1484f4510;  1 drivers
L_0x14008a770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14849f580_0 .net *"_ivl_7", 1 0, L_0x14008a770;  1 drivers
L_0x1484f4510 .part L_0x1484f5300, 0, 14;
L_0x1484f45b0 .concat [ 2 14 0 0], L_0x14008a770, L_0x1484f4510;
L_0x1484f46d0 .functor MUXZ 16, L_0x1484f5300, L_0x1484f45b0, L_0x1484f4470, C4<>;
S_0x14849f620 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x14849ed60;
 .timescale -9 -12;
P_0x14849f800 .param/l "i" 1 4 296, +C4<010>;
v0x14849f890_0 .net *"_ivl_1", 0 0, L_0x1484f4830;  1 drivers
v0x14849f940_0 .net *"_ivl_3", 15 0, L_0x1484f4a70;  1 drivers
v0x14849f9f0_0 .net *"_ivl_5", 11 0, L_0x1484f49d0;  1 drivers
L_0x14008a7b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14849fab0_0 .net *"_ivl_7", 3 0, L_0x14008a7b8;  1 drivers
L_0x1484f49d0 .part L_0x1484f46d0, 0, 12;
L_0x1484f4a70 .concat [ 4 12 0 0], L_0x14008a7b8, L_0x1484f49d0;
L_0x1484f4b50 .functor MUXZ 16, L_0x1484f46d0, L_0x1484f4a70, L_0x1484f4830, C4<>;
S_0x14849fb60 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x14849ed60;
 .timescale -9 -12;
P_0x14849fd50 .param/l "i" 1 4 296, +C4<011>;
v0x14849fde0_0 .net *"_ivl_1", 0 0, L_0x1484f4c70;  1 drivers
v0x14849fe90_0 .net *"_ivl_3", 15 0, L_0x1484f4df0;  1 drivers
v0x14849ff40_0 .net *"_ivl_5", 7 0, L_0x1484f4d10;  1 drivers
L_0x14008a800 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1484a0000_0 .net *"_ivl_7", 7 0, L_0x14008a800;  1 drivers
L_0x1484f4d10 .part L_0x1484f4b50, 0, 8;
L_0x1484f4df0 .concat [ 8 8 0 0], L_0x14008a800, L_0x1484f4d10;
L_0x1484f4f10 .functor MUXZ 16, L_0x1484f4b50, L_0x1484f4df0, L_0x1484f4c70, C4<>;
S_0x1484a0710 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x14849e620;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x1484a08d0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x1484a0910 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x1484ae340_0 .net "in", 15 0, L_0x1484f40f0;  1 drivers
v0x1484ae410_0 .net "out", 3 0, L_0x1484f3dc0;  alias, 1 drivers
v0x1484ae4e0_0 .net "vld", 0 0, L_0x1484f3b10;  1 drivers
S_0x1484a0ac0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x1484a0710;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484a0990 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x1484a09d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x1484addc0_0 .net "in", 15 0, L_0x1484f40f0;  alias, 1 drivers
v0x1484ade80_0 .net "out", 3 0, L_0x1484f3dc0;  alias, 1 drivers
v0x1484adf40_0 .net "vld", 0 0, L_0x1484f3b10;  alias, 1 drivers
L_0x1484f16e0 .part L_0x1484f40f0, 0, 8;
L_0x1484f3a70 .part L_0x1484f40f0, 8, 8;
S_0x1484a0e40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1484a0ac0;
 .timescale -9 -12;
L_0x1484f3b10 .functor OR 1, L_0x1484f12d0, L_0x1484f3660, C4<0>, C4<0>;
L_0x14008a698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484ad5c0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a698;  1 drivers
v0x1484ad680_0 .net *"_ivl_6", 3 0, L_0x1484f3bc0;  1 drivers
v0x1484ad720_0 .net *"_ivl_8", 3 0, L_0x1484f3ca0;  1 drivers
v0x1484ad7d0_0 .net "out_h", 2 0, L_0x1484f3910;  1 drivers
v0x1484ad890_0 .net "out_l", 2 0, L_0x1484f1580;  1 drivers
v0x1484ad960_0 .net "out_vh", 0 0, L_0x1484f3660;  1 drivers
v0x1484ada10_0 .net "out_vl", 0 0, L_0x1484f12d0;  1 drivers
L_0x1484f3bc0 .concat [ 3 1 0 0], L_0x1484f3910, L_0x14008a698;
L_0x1484f3ca0 .concat [ 3 1 0 0], L_0x1484f1580, L_0x1484f12d0;
L_0x1484f3dc0 .functor MUXZ 4, L_0x1484f3ca0, L_0x1484f3bc0, L_0x1484f3660, C4<>;
S_0x1484a1010 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484a0e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484a0cd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x1484a0d10 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x1484a7050_0 .net "in", 7 0, L_0x1484f3a70;  1 drivers
v0x1484a7110_0 .net "out", 2 0, L_0x1484f3910;  alias, 1 drivers
v0x1484a71c0_0 .net "vld", 0 0, L_0x1484f3660;  alias, 1 drivers
L_0x1484f2650 .part L_0x1484f3a70, 0, 4;
L_0x1484f3580 .part L_0x1484f3a70, 4, 4;
S_0x1484a1390 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1484a1010;
 .timescale -9 -12;
L_0x1484f3660 .functor OR 1, L_0x1484f2240, L_0x1484f3170, C4<0>, C4<0>;
L_0x14008a650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484a6850_0 .net/2u *"_ivl_4", 0 0, L_0x14008a650;  1 drivers
v0x1484a6910_0 .net *"_ivl_6", 2 0, L_0x1484f3710;  1 drivers
v0x1484a69b0_0 .net *"_ivl_8", 2 0, L_0x1484f37f0;  1 drivers
v0x1484a6a60_0 .net "out_h", 1 0, L_0x1484f3420;  1 drivers
v0x1484a6b20_0 .net "out_l", 1 0, L_0x1484f24f0;  1 drivers
v0x1484a6bf0_0 .net "out_vh", 0 0, L_0x1484f3170;  1 drivers
v0x1484a6ca0_0 .net "out_vl", 0 0, L_0x1484f2240;  1 drivers
L_0x1484f3710 .concat [ 2 1 0 0], L_0x1484f3420, L_0x14008a650;
L_0x1484f37f0 .concat [ 2 1 0 0], L_0x1484f24f0, L_0x1484f2240;
L_0x1484f3910 .functor MUXZ 3, L_0x1484f37f0, L_0x1484f3710, L_0x1484f3170, C4<>;
S_0x1484a1560 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484a1390;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484a1220 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1484a1260 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1484a3c40_0 .net "in", 3 0, L_0x1484f3580;  1 drivers
v0x1484a3d00_0 .net "out", 1 0, L_0x1484f3420;  alias, 1 drivers
v0x1484a3db0_0 .net "vld", 0 0, L_0x1484f3170;  alias, 1 drivers
L_0x1484f2b30 .part L_0x1484f3580, 0, 2;
L_0x1484f3050 .part L_0x1484f3580, 2, 2;
S_0x1484a18e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1484a1560;
 .timescale -9 -12;
L_0x1484f3170 .functor OR 1, L_0x1484f26f0, L_0x1484f2c50, C4<0>, C4<0>;
L_0x14008a608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484a3440_0 .net/2u *"_ivl_4", 0 0, L_0x14008a608;  1 drivers
v0x1484a3500_0 .net *"_ivl_6", 1 0, L_0x1484f3220;  1 drivers
v0x1484a35a0_0 .net *"_ivl_8", 1 0, L_0x1484f3300;  1 drivers
v0x1484a3650_0 .net "out_h", 0 0, L_0x1484f2f20;  1 drivers
v0x1484a3710_0 .net "out_l", 0 0, L_0x1484f2a00;  1 drivers
v0x1484a37e0_0 .net "out_vh", 0 0, L_0x1484f2c50;  1 drivers
v0x1484a3890_0 .net "out_vl", 0 0, L_0x1484f26f0;  1 drivers
L_0x1484f3220 .concat [ 1 1 0 0], L_0x1484f2f20, L_0x14008a608;
L_0x1484f3300 .concat [ 1 1 0 0], L_0x1484f2a00, L_0x1484f26f0;
L_0x1484f3420 .functor MUXZ 2, L_0x1484f3300, L_0x1484f3220, L_0x1484f2c50, C4<>;
S_0x1484a1ab0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484a18e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484a1770 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484a17b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1484a24e0_0 .net "in", 1 0, L_0x1484f3050;  1 drivers
v0x1484a25a0_0 .net "out", 0 0, L_0x1484f2f20;  alias, 1 drivers
v0x1484a2650_0 .net "vld", 0 0, L_0x1484f2c50;  alias, 1 drivers
L_0x1484f2cf0 .part L_0x1484f3050, 1, 1;
L_0x1484f2e80 .part L_0x1484f3050, 0, 1;
S_0x1484a1e30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1484a1ab0;
 .timescale -9 -12;
L_0x1484f2dd0 .functor NOT 1, L_0x1484f2cf0, C4<0>, C4<0>, C4<0>;
L_0x1484f2f20 .functor AND 1, L_0x1484f2dd0, L_0x1484f2e80, C4<1>, C4<1>;
v0x1484a2000_0 .net *"_ivl_2", 0 0, L_0x1484f2cf0;  1 drivers
v0x1484a20c0_0 .net *"_ivl_3", 0 0, L_0x1484f2dd0;  1 drivers
v0x1484a2160_0 .net *"_ivl_5", 0 0, L_0x1484f2e80;  1 drivers
L_0x1484f2c50 .reduce/or L_0x1484f3050;
S_0x1484a21f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484a1ab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484a21f0
v0x1484a2440_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1484a2440_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484a2440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_140.302 ;
    %load/vec4 v0x1484a2440_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_140.303, 5;
    %load/vec4 v0x1484a2440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484a2440_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_140.302;
T_140.303 ;
    %end;
S_0x1484a2750 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484a18e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484a2920 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484a2960 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1484a31d0_0 .net "in", 1 0, L_0x1484f2b30;  1 drivers
v0x1484a3290_0 .net "out", 0 0, L_0x1484f2a00;  alias, 1 drivers
v0x1484a3340_0 .net "vld", 0 0, L_0x1484f26f0;  alias, 1 drivers
L_0x1484f27d0 .part L_0x1484f2b30, 1, 1;
L_0x1484f2960 .part L_0x1484f2b30, 0, 1;
S_0x1484a2b30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1484a2750;
 .timescale -9 -12;
L_0x1484f28b0 .functor NOT 1, L_0x1484f27d0, C4<0>, C4<0>, C4<0>;
L_0x1484f2a00 .functor AND 1, L_0x1484f28b0, L_0x1484f2960, C4<1>, C4<1>;
v0x1484a2cf0_0 .net *"_ivl_2", 0 0, L_0x1484f27d0;  1 drivers
v0x1484a2db0_0 .net *"_ivl_3", 0 0, L_0x1484f28b0;  1 drivers
v0x1484a2e50_0 .net *"_ivl_5", 0 0, L_0x1484f2960;  1 drivers
L_0x1484f26f0 .reduce/or L_0x1484f2b30;
S_0x1484a2ee0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484a2750;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484a2ee0
v0x1484a3130_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1484a3130_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484a3130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_141.304 ;
    %load/vec4 v0x1484a3130_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_141.305, 5;
    %load/vec4 v0x1484a3130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484a3130_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_141.304;
T_141.305 ;
    %end;
S_0x1484a3940 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484a1560;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484a3940
v0x1484a3b90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1484a3b90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484a3b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_142.306 ;
    %load/vec4 v0x1484a3b90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_142.307, 5;
    %load/vec4 v0x1484a3b90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484a3b90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_142.306;
T_142.307 ;
    %end;
S_0x1484a3eb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484a1390;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484a4080 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1484a40c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1484a65e0_0 .net "in", 3 0, L_0x1484f2650;  1 drivers
v0x1484a66a0_0 .net "out", 1 0, L_0x1484f24f0;  alias, 1 drivers
v0x1484a6750_0 .net "vld", 0 0, L_0x1484f2240;  alias, 1 drivers
L_0x1484f1c00 .part L_0x1484f2650, 0, 2;
L_0x1484f2120 .part L_0x1484f2650, 2, 2;
S_0x1484a4290 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1484a3eb0;
 .timescale -9 -12;
L_0x1484f2240 .functor OR 1, L_0x1484f17c0, L_0x1484f1d20, C4<0>, C4<0>;
L_0x14008a5c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484a5de0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a5c0;  1 drivers
v0x1484a5ea0_0 .net *"_ivl_6", 1 0, L_0x1484f22f0;  1 drivers
v0x1484a5f40_0 .net *"_ivl_8", 1 0, L_0x1484f23d0;  1 drivers
v0x1484a5ff0_0 .net "out_h", 0 0, L_0x1484f1ff0;  1 drivers
v0x1484a60b0_0 .net "out_l", 0 0, L_0x1484f1ad0;  1 drivers
v0x1484a6180_0 .net "out_vh", 0 0, L_0x1484f1d20;  1 drivers
v0x1484a6230_0 .net "out_vl", 0 0, L_0x1484f17c0;  1 drivers
L_0x1484f22f0 .concat [ 1 1 0 0], L_0x1484f1ff0, L_0x14008a5c0;
L_0x1484f23d0 .concat [ 1 1 0 0], L_0x1484f1ad0, L_0x1484f17c0;
L_0x1484f24f0 .functor MUXZ 2, L_0x1484f23d0, L_0x1484f22f0, L_0x1484f1d20, C4<>;
S_0x1484a4450 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484a4290;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484a4140 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484a4180 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1484a4e80_0 .net "in", 1 0, L_0x1484f2120;  1 drivers
v0x1484a4f40_0 .net "out", 0 0, L_0x1484f1ff0;  alias, 1 drivers
v0x1484a4ff0_0 .net "vld", 0 0, L_0x1484f1d20;  alias, 1 drivers
L_0x1484f1dc0 .part L_0x1484f2120, 1, 1;
L_0x1484f1f50 .part L_0x1484f2120, 0, 1;
S_0x1484a47d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1484a4450;
 .timescale -9 -12;
L_0x1484f1ea0 .functor NOT 1, L_0x1484f1dc0, C4<0>, C4<0>, C4<0>;
L_0x1484f1ff0 .functor AND 1, L_0x1484f1ea0, L_0x1484f1f50, C4<1>, C4<1>;
v0x1484a49a0_0 .net *"_ivl_2", 0 0, L_0x1484f1dc0;  1 drivers
v0x1484a4a60_0 .net *"_ivl_3", 0 0, L_0x1484f1ea0;  1 drivers
v0x1484a4b00_0 .net *"_ivl_5", 0 0, L_0x1484f1f50;  1 drivers
L_0x1484f1d20 .reduce/or L_0x1484f2120;
S_0x1484a4b90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484a4450;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484a4b90
v0x1484a4de0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1484a4de0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484a4de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_143.308 ;
    %load/vec4 v0x1484a4de0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_143.309, 5;
    %load/vec4 v0x1484a4de0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484a4de0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_143.308;
T_143.309 ;
    %end;
S_0x1484a50f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484a4290;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484a52c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484a5300 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1484a5b70_0 .net "in", 1 0, L_0x1484f1c00;  1 drivers
v0x1484a5c30_0 .net "out", 0 0, L_0x1484f1ad0;  alias, 1 drivers
v0x1484a5ce0_0 .net "vld", 0 0, L_0x1484f17c0;  alias, 1 drivers
L_0x1484f18a0 .part L_0x1484f1c00, 1, 1;
L_0x1484f1a30 .part L_0x1484f1c00, 0, 1;
S_0x1484a54d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1484a50f0;
 .timescale -9 -12;
L_0x1484f1980 .functor NOT 1, L_0x1484f18a0, C4<0>, C4<0>, C4<0>;
L_0x1484f1ad0 .functor AND 1, L_0x1484f1980, L_0x1484f1a30, C4<1>, C4<1>;
v0x1484a5690_0 .net *"_ivl_2", 0 0, L_0x1484f18a0;  1 drivers
v0x1484a5750_0 .net *"_ivl_3", 0 0, L_0x1484f1980;  1 drivers
v0x1484a57f0_0 .net *"_ivl_5", 0 0, L_0x1484f1a30;  1 drivers
L_0x1484f17c0 .reduce/or L_0x1484f1c00;
S_0x1484a5880 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484a50f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484a5880
v0x1484a5ad0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1484a5ad0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484a5ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_144.310 ;
    %load/vec4 v0x1484a5ad0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_144.311, 5;
    %load/vec4 v0x1484a5ad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484a5ad0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_144.310;
T_144.311 ;
    %end;
S_0x1484a62e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484a3eb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484a62e0
v0x1484a6530_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1484a6530_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484a6530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_145.312 ;
    %load/vec4 v0x1484a6530_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_145.313, 5;
    %load/vec4 v0x1484a6530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484a6530_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_145.312;
T_145.313 ;
    %end;
S_0x1484a6d50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484a1010;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484a6d50
v0x1484a6fa0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x1484a6fa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484a6fa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_146.314 ;
    %load/vec4 v0x1484a6fa0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_146.315, 5;
    %load/vec4 v0x1484a6fa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484a6fa0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_146.314;
T_146.315 ;
    %end;
S_0x1484a72c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484a0e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484a7490 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x1484a74d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x1484ad350_0 .net "in", 7 0, L_0x1484f16e0;  1 drivers
v0x1484ad410_0 .net "out", 2 0, L_0x1484f1580;  alias, 1 drivers
v0x1484ad4c0_0 .net "vld", 0 0, L_0x1484f12d0;  alias, 1 drivers
L_0x1484f02c0 .part L_0x1484f16e0, 0, 4;
L_0x1484f11f0 .part L_0x1484f16e0, 4, 4;
S_0x1484a76a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1484a72c0;
 .timescale -9 -12;
L_0x1484f12d0 .functor OR 1, L_0x1484efeb0, L_0x1484f0de0, C4<0>, C4<0>;
L_0x14008a578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484acb50_0 .net/2u *"_ivl_4", 0 0, L_0x14008a578;  1 drivers
v0x1484acc10_0 .net *"_ivl_6", 2 0, L_0x1484f1380;  1 drivers
v0x1484accb0_0 .net *"_ivl_8", 2 0, L_0x1484f1460;  1 drivers
v0x1484acd60_0 .net "out_h", 1 0, L_0x1484f1090;  1 drivers
v0x1484ace20_0 .net "out_l", 1 0, L_0x1484f0160;  1 drivers
v0x1484acef0_0 .net "out_vh", 0 0, L_0x1484f0de0;  1 drivers
v0x1484acfa0_0 .net "out_vl", 0 0, L_0x1484efeb0;  1 drivers
L_0x1484f1380 .concat [ 2 1 0 0], L_0x1484f1090, L_0x14008a578;
L_0x1484f1460 .concat [ 2 1 0 0], L_0x1484f0160, L_0x1484efeb0;
L_0x1484f1580 .functor MUXZ 3, L_0x1484f1460, L_0x1484f1380, L_0x1484f0de0, C4<>;
S_0x1484a7860 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484a76a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484a7550 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1484a7590 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1484a9f40_0 .net "in", 3 0, L_0x1484f11f0;  1 drivers
v0x1484aa000_0 .net "out", 1 0, L_0x1484f1090;  alias, 1 drivers
v0x1484aa0b0_0 .net "vld", 0 0, L_0x1484f0de0;  alias, 1 drivers
L_0x1484f07a0 .part L_0x1484f11f0, 0, 2;
L_0x1484f0cc0 .part L_0x1484f11f0, 2, 2;
S_0x1484a7be0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1484a7860;
 .timescale -9 -12;
L_0x1484f0de0 .functor OR 1, L_0x1484f0360, L_0x1484f08c0, C4<0>, C4<0>;
L_0x14008a530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484a9740_0 .net/2u *"_ivl_4", 0 0, L_0x14008a530;  1 drivers
v0x1484a9800_0 .net *"_ivl_6", 1 0, L_0x1484f0e90;  1 drivers
v0x1484a98a0_0 .net *"_ivl_8", 1 0, L_0x1484f0f70;  1 drivers
v0x1484a9950_0 .net "out_h", 0 0, L_0x1484f0b90;  1 drivers
v0x1484a9a10_0 .net "out_l", 0 0, L_0x1484f0670;  1 drivers
v0x1484a9ae0_0 .net "out_vh", 0 0, L_0x1484f08c0;  1 drivers
v0x1484a9b90_0 .net "out_vl", 0 0, L_0x1484f0360;  1 drivers
L_0x1484f0e90 .concat [ 1 1 0 0], L_0x1484f0b90, L_0x14008a530;
L_0x1484f0f70 .concat [ 1 1 0 0], L_0x1484f0670, L_0x1484f0360;
L_0x1484f1090 .functor MUXZ 2, L_0x1484f0f70, L_0x1484f0e90, L_0x1484f08c0, C4<>;
S_0x1484a7db0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484a7be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484a7a70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484a7ab0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1484a87e0_0 .net "in", 1 0, L_0x1484f0cc0;  1 drivers
v0x1484a88a0_0 .net "out", 0 0, L_0x1484f0b90;  alias, 1 drivers
v0x1484a8950_0 .net "vld", 0 0, L_0x1484f08c0;  alias, 1 drivers
L_0x1484f0960 .part L_0x1484f0cc0, 1, 1;
L_0x1484f0af0 .part L_0x1484f0cc0, 0, 1;
S_0x1484a8130 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1484a7db0;
 .timescale -9 -12;
L_0x1484f0a40 .functor NOT 1, L_0x1484f0960, C4<0>, C4<0>, C4<0>;
L_0x1484f0b90 .functor AND 1, L_0x1484f0a40, L_0x1484f0af0, C4<1>, C4<1>;
v0x1484a8300_0 .net *"_ivl_2", 0 0, L_0x1484f0960;  1 drivers
v0x1484a83c0_0 .net *"_ivl_3", 0 0, L_0x1484f0a40;  1 drivers
v0x1484a8460_0 .net *"_ivl_5", 0 0, L_0x1484f0af0;  1 drivers
L_0x1484f08c0 .reduce/or L_0x1484f0cc0;
S_0x1484a84f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484a7db0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484a84f0
v0x1484a8740_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1484a8740_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484a8740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_147.316 ;
    %load/vec4 v0x1484a8740_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_147.317, 5;
    %load/vec4 v0x1484a8740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484a8740_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_147.316;
T_147.317 ;
    %end;
S_0x1484a8a50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484a7be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484a8c20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484a8c60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1484a94d0_0 .net "in", 1 0, L_0x1484f07a0;  1 drivers
v0x1484a9590_0 .net "out", 0 0, L_0x1484f0670;  alias, 1 drivers
v0x1484a9640_0 .net "vld", 0 0, L_0x1484f0360;  alias, 1 drivers
L_0x1484f0440 .part L_0x1484f07a0, 1, 1;
L_0x1484f05d0 .part L_0x1484f07a0, 0, 1;
S_0x1484a8e30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1484a8a50;
 .timescale -9 -12;
L_0x1484f0520 .functor NOT 1, L_0x1484f0440, C4<0>, C4<0>, C4<0>;
L_0x1484f0670 .functor AND 1, L_0x1484f0520, L_0x1484f05d0, C4<1>, C4<1>;
v0x1484a8ff0_0 .net *"_ivl_2", 0 0, L_0x1484f0440;  1 drivers
v0x1484a90b0_0 .net *"_ivl_3", 0 0, L_0x1484f0520;  1 drivers
v0x1484a9150_0 .net *"_ivl_5", 0 0, L_0x1484f05d0;  1 drivers
L_0x1484f0360 .reduce/or L_0x1484f07a0;
S_0x1484a91e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484a8a50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484a91e0
v0x1484a9430_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1484a9430_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484a9430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_148.318 ;
    %load/vec4 v0x1484a9430_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_148.319, 5;
    %load/vec4 v0x1484a9430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484a9430_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_148.318;
T_148.319 ;
    %end;
S_0x1484a9c40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484a7860;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484a9c40
v0x1484a9e90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1484a9e90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484a9e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_149.320 ;
    %load/vec4 v0x1484a9e90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_149.321, 5;
    %load/vec4 v0x1484a9e90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484a9e90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_149.320;
T_149.321 ;
    %end;
S_0x1484aa1b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484a76a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484aa380 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1484aa3c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1484ac8e0_0 .net "in", 3 0, L_0x1484f02c0;  1 drivers
v0x1484ac9a0_0 .net "out", 1 0, L_0x1484f0160;  alias, 1 drivers
v0x1484aca50_0 .net "vld", 0 0, L_0x1484efeb0;  alias, 1 drivers
L_0x1484ef870 .part L_0x1484f02c0, 0, 2;
L_0x1484efd90 .part L_0x1484f02c0, 2, 2;
S_0x1484aa590 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1484aa1b0;
 .timescale -9 -12;
L_0x1484efeb0 .functor OR 1, L_0x1484ef430, L_0x1484ef990, C4<0>, C4<0>;
L_0x14008a4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484ac0e0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a4e8;  1 drivers
v0x1484ac1a0_0 .net *"_ivl_6", 1 0, L_0x1484eff60;  1 drivers
v0x1484ac240_0 .net *"_ivl_8", 1 0, L_0x1484f0040;  1 drivers
v0x1484ac2f0_0 .net "out_h", 0 0, L_0x1484efc60;  1 drivers
v0x1484ac3b0_0 .net "out_l", 0 0, L_0x1484ef740;  1 drivers
v0x1484ac480_0 .net "out_vh", 0 0, L_0x1484ef990;  1 drivers
v0x1484ac530_0 .net "out_vl", 0 0, L_0x1484ef430;  1 drivers
L_0x1484eff60 .concat [ 1 1 0 0], L_0x1484efc60, L_0x14008a4e8;
L_0x1484f0040 .concat [ 1 1 0 0], L_0x1484ef740, L_0x1484ef430;
L_0x1484f0160 .functor MUXZ 2, L_0x1484f0040, L_0x1484eff60, L_0x1484ef990, C4<>;
S_0x1484aa750 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1484aa590;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484aa440 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484aa480 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1484ab180_0 .net "in", 1 0, L_0x1484efd90;  1 drivers
v0x1484ab240_0 .net "out", 0 0, L_0x1484efc60;  alias, 1 drivers
v0x1484ab2f0_0 .net "vld", 0 0, L_0x1484ef990;  alias, 1 drivers
L_0x1484efa30 .part L_0x1484efd90, 1, 1;
L_0x1484efbc0 .part L_0x1484efd90, 0, 1;
S_0x1484aaad0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1484aa750;
 .timescale -9 -12;
L_0x1484efb10 .functor NOT 1, L_0x1484efa30, C4<0>, C4<0>, C4<0>;
L_0x1484efc60 .functor AND 1, L_0x1484efb10, L_0x1484efbc0, C4<1>, C4<1>;
v0x1484aaca0_0 .net *"_ivl_2", 0 0, L_0x1484efa30;  1 drivers
v0x1484aad60_0 .net *"_ivl_3", 0 0, L_0x1484efb10;  1 drivers
v0x1484aae00_0 .net *"_ivl_5", 0 0, L_0x1484efbc0;  1 drivers
L_0x1484ef990 .reduce/or L_0x1484efd90;
S_0x1484aae90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484aa750;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484aae90
v0x1484ab0e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1484ab0e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484ab0e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_150.322 ;
    %load/vec4 v0x1484ab0e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_150.323, 5;
    %load/vec4 v0x1484ab0e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484ab0e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_150.322;
T_150.323 ;
    %end;
S_0x1484ab3f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1484aa590;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1484ab5c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1484ab600 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1484abe70_0 .net "in", 1 0, L_0x1484ef870;  1 drivers
v0x1484abf30_0 .net "out", 0 0, L_0x1484ef740;  alias, 1 drivers
v0x1484abfe0_0 .net "vld", 0 0, L_0x1484ef430;  alias, 1 drivers
L_0x1484ef510 .part L_0x1484ef870, 1, 1;
L_0x1484ef6a0 .part L_0x1484ef870, 0, 1;
S_0x1484ab7d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1484ab3f0;
 .timescale -9 -12;
L_0x1484ef5f0 .functor NOT 1, L_0x1484ef510, C4<0>, C4<0>, C4<0>;
L_0x1484ef740 .functor AND 1, L_0x1484ef5f0, L_0x1484ef6a0, C4<1>, C4<1>;
v0x1484ab990_0 .net *"_ivl_2", 0 0, L_0x1484ef510;  1 drivers
v0x1484aba50_0 .net *"_ivl_3", 0 0, L_0x1484ef5f0;  1 drivers
v0x1484abaf0_0 .net *"_ivl_5", 0 0, L_0x1484ef6a0;  1 drivers
L_0x1484ef430 .reduce/or L_0x1484ef870;
S_0x1484abb80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484ab3f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484abb80
v0x1484abdd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1484abdd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484abdd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_151.324 ;
    %load/vec4 v0x1484abdd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_151.325, 5;
    %load/vec4 v0x1484abdd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484abdd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_151.324;
T_151.325 ;
    %end;
S_0x1484ac5e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484aa1b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484ac5e0
v0x1484ac830_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1484ac830_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484ac830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_152.326 ;
    %load/vec4 v0x1484ac830_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_152.327, 5;
    %load/vec4 v0x1484ac830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484ac830_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_152.326;
T_152.327 ;
    %end;
S_0x1484ad050 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484a72c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484ad050
v0x1484ad2a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x1484ad2a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484ad2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_153.328 ;
    %load/vec4 v0x1484ad2a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_153.329, 5;
    %load/vec4 v0x1484ad2a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484ad2a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_153.328;
T_153.329 ;
    %end;
S_0x1484adac0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1484a0ac0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484adac0
v0x1484add10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x1484add10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484add10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_154.330 ;
    %load/vec4 v0x1484add10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_154.331, 5;
    %load/vec4 v0x1484add10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484add10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_154.330;
T_154.331 ;
    %end;
S_0x1484ae030 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x1484a0710;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1484ae030
v0x1484ae290_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x1484ae290_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1484ae290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_155.332 ;
    %load/vec4 v0x1484ae290_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_155.333, 5;
    %load/vec4 v0x1484ae290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1484ae290_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_155.332;
T_155.333 ;
    %end;
S_0x1484af2c0 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x148474370;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x1484af580 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x14008ab18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484afb40_0 .net/2u *"_ivl_0", 0 0, L_0x14008ab18;  1 drivers
L_0x14008ab60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1484afc00_0 .net/2u *"_ivl_4", 0 0, L_0x14008ab60;  1 drivers
v0x1484afca0_0 .net "a", 6 0, L_0x1484f77e0;  1 drivers
v0x1484afd50_0 .net "ain", 7 0, L_0x1484f74a0;  1 drivers
v0x1484afe10_0 .net "b", 6 0, L_0x1484f6ae0;  1 drivers
v0x1484afef0_0 .net "bin", 7 0, L_0x1484f75c0;  1 drivers
v0x1484aff90_0 .net "c", 7 0, L_0x1484f76e0;  alias, 1 drivers
L_0x1484f74a0 .concat [ 7 1 0 0], L_0x1484f77e0, L_0x14008ab18;
L_0x1484f75c0 .concat [ 7 1 0 0], L_0x1484f6ae0, L_0x14008ab60;
S_0x1484af690 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x1484af2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x1484af850 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x1484af600_0 .net "a", 7 0, L_0x1484f74a0;  alias, 1 drivers
v0x1484af980_0 .net "b", 7 0, L_0x1484f75c0;  alias, 1 drivers
v0x1484afa30_0 .net "c", 7 0, L_0x1484f76e0;  alias, 1 drivers
L_0x1484f76e0 .arith/sub 8, L_0x1484f74a0, L_0x1484f75c0;
S_0x1484b0080 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x148474370;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_0x1484b0240 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000100>;
P_0x1484b0280 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x148504810 .functor NOT 7, L_0x148505330, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x148504ba0 .functor NOT 1, L_0x148504b00, C4<0>, C4<0>, C4<0>;
L_0x148504dd0 .functor OR 1, L_0x148504ba0, L_0x148504cf0, C4<0>, C4<0>;
v0x1484b08f0_0 .net *"_ivl_10", 0 0, L_0x148504ba0;  1 drivers
v0x1484b09a0_0 .net *"_ivl_13", 1 0, L_0x148504c10;  1 drivers
v0x1484b0a50_0 .net *"_ivl_15", 0 0, L_0x148504cf0;  1 drivers
v0x1484b0b00_0 .net *"_ivl_17", 0 0, L_0x148504dd0;  1 drivers
v0x1484b0ba0_0 .net *"_ivl_19", 3 0, L_0x148504ec0;  1 drivers
L_0x14008b2f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1484b0c90_0 .net/2u *"_ivl_20", 3 0, L_0x14008b2f8;  1 drivers
v0x1484b0d40_0 .net *"_ivl_22", 3 0, L_0x148504fa0;  1 drivers
v0x1484b0df0_0 .net *"_ivl_25", 3 0, L_0x1485050e0;  1 drivers
v0x1484b0ea0_0 .net *"_ivl_5", 0 0, L_0x148504900;  1 drivers
v0x1484b0fb0_0 .net *"_ivl_9", 0 0, L_0x148504b00;  1 drivers
v0x1484b1060_0 .net "e_o", 1 0, L_0x148504220;  alias, 1 drivers
v0x1484b1110_0 .net "exp_o", 6 0, L_0x148505330;  1 drivers
v0x1484b11c0_0 .net "exp_oN", 6 0, L_0x1485049a0;  1 drivers
v0x1484b1270_0 .net "exp_oN_tmp", 6 0, L_0x1485042c0;  1 drivers
v0x1484b1330_0 .net "r_o", 3 0, L_0x148505250;  alias, 1 drivers
L_0x148504220 .part L_0x148505330, 0, 2;
L_0x148504900 .part L_0x148505330, 6, 1;
L_0x1485049a0 .functor MUXZ 7, L_0x148505330, L_0x1485042c0, L_0x148504900, C4<>;
L_0x148504b00 .part L_0x148505330, 6, 1;
L_0x148504c10 .part L_0x1485049a0, 0, 2;
L_0x148504cf0 .reduce/or L_0x148504c10;
L_0x148504ec0 .part L_0x1485049a0, 2, 4;
L_0x148504fa0 .arith/sum 4, L_0x148504ec0, L_0x14008b2f8;
L_0x1485050e0 .part L_0x1485049a0, 2, 4;
L_0x148505250 .functor MUXZ 4, L_0x1485050e0, L_0x148504fa0, L_0x148504dd0, C4<>;
S_0x1484b0450 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x1484b0080;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 7 "c";
P_0x1484b0620 .param/l "N" 0 4 263, C4<000000000000000000000000000000110>;
L_0x14008b2b0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x1484b06a0_0 .net/2u *"_ivl_0", 6 0, L_0x14008b2b0;  1 drivers
v0x1484b0760_0 .net "a", 6 0, L_0x148504810;  1 drivers
v0x1484b0800_0 .net "c", 6 0, L_0x1485042c0;  alias, 1 drivers
L_0x1485042c0 .arith/sum 7, L_0x148504810, L_0x14008b2b0;
S_0x1484b68e0 .scope function.vec4.s16, "trunc_posit" "trunc_posit" 3 46, 3 46 0, S_0x1482e2d40;
 .timescale -9 -12;
v0x1484b6b20_0 .var "P", 31 0;
; Variable trunc_posit is vec4 return value of scope S_0x1484b68e0
TD_fault_checker_tb.dut.trunc_posit ;
    %load/vec4 v0x1484b6b20_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %ret/vec4 0, 0, 16;  Assign to trunc_posit (store_vec4_to_lval)
    %end;
    .scope S_0x1482e2d40;
T_157 ;
    %wait E_0x13ee3ecc0;
    %load/vec4 v0x1484b6c40_0;
    %store/vec4 v0x148473ac0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x148473900;
    %load/vec4 v0x1484b6cd0_0;
    %store/vec4 v0x148473ac0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x148473900;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x148474220_0, 0, 32;
    %store/vec4 v0x148473fd0_0, 0, 32;
    %store/vec4 v0x148473f10_0, 0, 32;
    %store/vec4 v0x148473e60_0, 0, 32;
    %store/vec4 v0x148473da0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_trunc_check, S_0x148473be0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1484b7380_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1484b6fd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1484b78d0_0, 0, 32;
    %jmp T_157.1;
T_157.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1484b7380_0, 0, 1;
    %load/vec4 v0x1484b6ef0_0;
    %store/vec4 v0x1484b78d0_0, 0, 32;
T_157.1 ;
    %load/vec4 v0x1484b6ef0_0;
    %store/vec4 v0x1484b74a0_0, 0, 32;
    %load/vec4 v0x1484b6ef0_0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x148472c90_0, 0, 32;
    %store/vec4 v0x148472990_0, 0, 32;
    %store/vec4 v0x148472840_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x1484725c0;
    %store/vec4 v0x1484b7410_0, 0, 7;
    %load/vec4 v0x1484b7380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %load/vec4 v0x1484b78d0_0;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x148472c90_0, 0, 32;
    %store/vec4 v0x148472990_0, 0, 32;
    %store/vec4 v0x148472840_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x1484725c0;
    %store/vec4 v0x1484b7740_0, 0, 7;
    %jmp T_157.3;
T_157.2 ;
    %load/vec4 v0x1484b78d0_0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x148472c90_0, 0, 32;
    %store/vec4 v0x148472990_0, 0, 32;
    %store/vec4 v0x148472840_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x1484725c0;
    %store/vec4 v0x1484b7740_0, 0, 7;
T_157.3 ;
    %load/vec4 v0x1484b7740_0;
    %load/vec4 v0x1484b7410_0;
    %cmp/u;
    %jmp/0xz  T_157.4, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1484b7410_0;
    %pad/u 32;
    %load/vec4 v0x1484b7740_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1484b7080_0, 0, 1;
    %jmp T_157.5;
T_157.4 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1484b7740_0;
    %pad/u 32;
    %load/vec4 v0x1484b7410_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1484b7080_0, 0, 1;
T_157.5 ;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x1482e33c0;
T_158 ;
    %vpi_call 2 42 "$display", "Starting fault_checker testbench." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1484b7a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1484b7ac0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 48 "$display", "Test 1: A=%h, B=%h, true_sum=%h, used_sum=%h, true_scale=%h, used_scale=%h, fault=%b, mode=%b", v0x1484b7a30_0, v0x1484b7ac0_0, v0x1484b7e80_0, v0x1484b8060_0, v0x1484b7dd0_0, v0x1484b7f30_0, v0x1484b7b50_0, v0x1484b7d40_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1484b7a30_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x1484b7ac0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 55 "$display", "Test 2: A=%h, B=%h, true_sum=%h, used_sum=%h, true_scale=%h, used_scale=%h, fault=%b, mode=%b", v0x1484b7a30_0, v0x1484b7ac0_0, v0x1484b7e80_0, v0x1484b8060_0, v0x1484b7dd0_0, v0x1484b7f30_0, v0x1484b7b50_0, v0x1484b7d40_0 {0 0 0};
    %pushi/vec4 4026531841, 0, 32;
    %store/vec4 v0x1484b7a30_0, 0, 32;
    %pushi/vec4 4026531842, 0, 32;
    %store/vec4 v0x1484b7ac0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 62 "$display", "Test 3: A=%h, B=%h, true_sum=%h, used_sum=%h, true_scale=%h, used_scale=%h, fault=%b, mode=%b", v0x1484b7a30_0, v0x1484b7ac0_0, v0x1484b7e80_0, v0x1484b8060_0, v0x1484b7dd0_0, v0x1484b7f30_0, v0x1484b7b50_0, v0x1484b7d40_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1484b7be0_0, 0, 32;
T_158.0 ;
    %load/vec4 v0x1484b7be0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_158.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1484b7c70_0, 0, 32;
T_158.2 ;
    %load/vec4 v0x1484b7c70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_158.3, 5;
    %load/vec4 v0x1484b7be0_0;
    %store/vec4 v0x1484b7a30_0, 0, 32;
    %load/vec4 v0x1484b7c70_0;
    %store/vec4 v0x1484b7ac0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 71 "$display", "Loop Test: A=%h, B=%h, true_sum=%h, used_sum=%h, true_scale=%h, used_scale=%h, fault=%b, mode=%b", v0x1484b7a30_0, v0x1484b7ac0_0, v0x1484b7e80_0, v0x1484b8060_0, v0x1484b7dd0_0, v0x1484b7f30_0, v0x1484b7b50_0, v0x1484b7d40_0 {0 0 0};
    %load/vec4 v0x1484b7c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1484b7c70_0, 0, 32;
    %jmp T_158.2;
T_158.3 ;
    %load/vec4 v0x1484b7be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1484b7be0_0, 0, 32;
    %jmp T_158.0;
T_158.1 ;
    %vpi_call 2 76 "$display", "Testbench finished." {0 0 0};
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_158;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fault_checker_tb.v";
    "fault_checker.v";
    "posit_add.v";
