================================================================================ 
Commit: f1f9effbb884c8a3c7b31533d9ec873828151b57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 17:18:21 2021 -0700 
-------------------------------------------------------------------------------- 
Revert "[ADL-P/M]: Update defaults of Flash settings."

This reverts commit 26309652a799fa6bf8948ca50118777d0382acc9.

Hsd-es-id: 16014849123
Original commit date: Mon Oct 4 04:15:27 2021 -0700
Change-Id: I7973011e4f7a2d07deb6012393ab7176426054cf
Original commit hash: 468ad2ce063ed930618624f25d259822484123d8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: f682e5df66f1b8a9edcdc499ac54347a50e53508 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 17:18:17 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\SerialIo\I2c\Library\BaseSerialIoI2cLib; Part 2 - Multiple Fix in Serial io I2c Lib

- Added Clear Errors on every read/write to make sure TxAbort is clear
- Optimized I2C write and it will now issue 1us delay when Tx fifo is full
- Added additional check for I2C Activity as it turns out checking just for TX Fifo empty was not sufficient
- Added Recovery flows in case Timeout or Tx Abort was faced, in such cases I2C will be reinitialized.
- Moved SerialIoI2cIsTxFifoNotFull to STATIC
- Changed SerialIoI2cPrivateWrite return type to indicate when data was added to TX FIFO

[
Hsd-es-id: 14014880043
Original commit date: Fri Sep 17 13:24:36 2021 -0700
Change-Id: I206e8e41054e9fd71c8c414ecc2eba2d8f5e335b
Original commit hash: 9e82578bb5a93d6dfe0f24ca3eb8c962ff358c75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/SerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.c

================================================================================ 
Commit: 5fafde56dcd1ea52f00a8ef02aed2d5eb57dd277 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 17:18:13 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2411_00

Hsd-es-id: N/A
Original commit date: Mon Oct 4 08:48:29 2021 -0700
Change-Id: I949feec4ead52791a1cee7bc2a5cdeb9170420cf
Original commit hash: 954e8c552c1c855201e745ba5106505d1315bb34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b00c761060088e7623b692c5861bc7fcfe96b89d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 17:18:09 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.215

(cherry picked from commit bea54e65de3509c16f624129033aa2422cb1e6c3)

Mon Oct 4 12:26:13 2021 +0000
Original commit date: Mon Oct 4 12:26:13 2021 +0000
Original commit hash: f1f4adb11f1690be482ae7cbefabf92c6ea34065

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b0e7732d14953b7e4607884b8c7f9c0e8c864c4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 17:18:05 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL P][RPLP][ADLS]V2405_01 daily ADP got hang up at 0054 after rest or S4 reume with release and debug build both, it also impacted V2407 RPLP and V2407 ADLS.

Revert "[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device"
This reverts commit 489b879aac2a2d7d0333b5dca8584a4b7cb860ff.

Hsd-es-id: 15010045803
Original commit date: Mon Oct 4 03:37:22 2021 -0700
Change-Id: I1ceb8b1630506f3d49e0ad389f6389981734708d
Original commit hash: 8cf9837ea659ffe79680c5ddab509da95742a432

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c5f213ba0e928bf8120f407d58bce35405b9285e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 17:18:01 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 4 01:25:12 2021 -0700
Change-Id: I7ce1402651ddb152d47fbb3df49141967b3a54e1
Original commit hash: ad0fa92ce2d0a2f4ccc6191c62afc3997832554e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7fc811cc756b3637d5791ac5a01ee9b505b046e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 17:17:57 2021 -0700 
-------------------------------------------------------------------------------- 
Deprecate BIOS option for GT PSMI

Hsd-es-id: 16014838244
Original commit date: Wed Sep 15 13:10:04 2021 +0530
Change-Id: I783a486327094ecdc6dad51abfd78b0269493280
Original commit hash: 93b02ecdb108a521fcc0803ba6ef34d8a57fac50

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
