$date
	Tue Aug 22 22:40:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_simple_circuit $end
$scope module c1 $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % E $end
$var wire 1 & W1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1%
1$
0#
0"
0!
$end
#5
0$
0%
1#
#10
1$
1%
0#
1"
#15
0$
0%
1#
#20
1$
1%
0#
0"
1!
#25
0$
0%
1#
#30
1$
1%
1&
0#
1"
#35
0%
1#
#40
