
*** Running vivado
    with args -log design_1_crrs_filter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_crrs_filter_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_crrs_filter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/vivado_projects/ip_repo/crrs_filter_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_crrs_filter_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 493.750 ; gain = 94.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_crrs_filter_0_0' [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ip/design_1_crrs_filter_0_0/synth/design_1_crrs_filter_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'crrs_filter_v1_0' [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/hdl/crrs_filter_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'crrs_filter_v1_0_S00_AXI' [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/hdl/crrs_filter_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/hdl/crrs_filter_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/hdl/crrs_filter_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'top' [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/src/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'micclk' [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/src/micclk.v:22]
INFO: [Synth 8-6155] done synthesizing module 'micclk' (1#1) [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/src/micclk.v:22]
INFO: [Synth 8-6157] synthesizing module 'PDM_ROM' [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/src/pdm_rom.v:23]
	Parameter SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'pdm0.mem' is read successfully [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/src/pdm_rom.v:32]
INFO: [Synth 8-6155] done synthesizing module 'PDM_ROM' (2#1) [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/src/pdm_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'CRRS' [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/src/crrs.v:4]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CRRS' (3#1) [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/src/crrs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/src/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/hdl/crrs_filter_v1_0_S00_AXI.v:224]
INFO: [Synth 8-6155] done synthesizing module 'crrs_filter_v1_0_S00_AXI' (5#1) [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/hdl/crrs_filter_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-350] instance 'crrs_filter_v1_0_S00_AXI_inst' of module 'crrs_filter_v1_0_S00_AXI' requires 22 connections, but only 21 given [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/hdl/crrs_filter_v1_0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'crrs_filter_v1_0' (6#1) [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ipshared/7fcc/hdl/crrs_filter_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_crrs_filter_0_0' (7#1) [c:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/bd/design_1/ip/design_1_crrs_filter_0_0/synth/design_1_crrs_filter_0_0.v:57]
WARNING: [Synth 8-3331] design crrs_filter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design crrs_filter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design crrs_filter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design crrs_filter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design crrs_filter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design crrs_filter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 555.461 ; gain = 155.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 555.461 ; gain = 155.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 555.461 ; gain = 155.918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.379 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 881.566 ; gain = 2.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 881.566 ; gain = 482.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 881.566 ; gain = 482.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 881.566 ; gain = 482.023
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ce_pdm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6040] Register i_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 881.566 ; gain = 482.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 33    
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 34    
	                1 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module micclk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module PDM_ROM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module CRRS 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 33    
	                2 Bit    Registers := 32    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module crrs_filter_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/mic_clk/tmp2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/mic_clk/tmp1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/mic_clk/ce_pdm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6040] Register inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3331] design design_1_crrs_filter_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_crrs_filter_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_crrs_filter_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_crrs_filter_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_crrs_filter_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_crrs_filter_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/crrs_filter_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/crrs_filter_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/crrs_filter_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/crrs_filter_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/crrs_filter_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/crrs_filter_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[31]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[30]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[29]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[28]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[27]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[26]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[25]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[24]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[23]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[22]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[21]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[20]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[19]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[18]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[17]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[16]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[15]) is unused and will be removed from module design_1_crrs_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/i_reg_rep[14]) is unused and will be removed from module design_1_crrs_filter_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 881.566 ; gain = 482.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                               | Depth x Width | Implemented As | 
+-------------------------+----------------------------------------------------------+---------------+----------------+
|design_1_crrs_filter_0_0 | inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/pdm_reg | 16384x1       | Block RAM      | 
+-------------------------+----------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance crrs_filter_v1_0_S00_AXI_insti_0/inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/pdm_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 892.949 ; gain = 493.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 893.320 ; gain = 493.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/pdmrom/pdm_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 903.992 ; gain = 504.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 903.992 ; gain = 504.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 903.992 ; gain = 504.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 903.992 ; gain = 504.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 903.992 ; gain = 504.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 903.992 ; gain = 504.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 903.992 ; gain = 504.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_crrs_filter_0_0 | inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff1_reg[31][1] | 32     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|design_1_crrs_filter_0_0 | inst/crrs_filter_v1_0_S00_AXI_inst/top_ip/crrs/ff2_reg[31][6] | 32     | 7     | YES          | NO                 | YES               | 0      | 7       | 
+-------------------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    21|
|2     |LUT1     |     5|
|3     |LUT2     |    22|
|4     |LUT3     |    13|
|5     |LUT4     |    20|
|6     |LUT5     |     7|
|7     |LUT6     |    49|
|8     |RAMB18E1 |     1|
|9     |SRLC32E  |     9|
|10    |FDRE     |   261|
|11    |FDSE     |     1|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |   409|
|2     |  inst                            |crrs_filter_v1_0         |   409|
|3     |    crrs_filter_v1_0_S00_AXI_inst |crrs_filter_v1_0_S00_AXI |   409|
|4     |      top_ip                      |top                      |   246|
|5     |        crrs                      |CRRS                     |   150|
|6     |        mic_clk                   |micclk                   |    22|
|7     |        pdmrom                    |PDM_ROM                  |    74|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 903.992 ; gain = 504.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 903.992 ; gain = 178.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 903.992 ; gain = 504.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 903.992 ; gain = 515.934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.992 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/vivado_projects/test_model5/test_model5.runs/design_1_crrs_filter_0_0_synth_1/design_1_crrs_filter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_crrs_filter_0_0, cache-ID = a6f493c3a8845473
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.992 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/vivado_projects/test_model5/test_model5.runs/design_1_crrs_filter_0_0_synth_1/design_1_crrs_filter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_crrs_filter_0_0_utilization_synth.rpt -pb design_1_crrs_filter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 17 18:26:13 2023...
