$date
	Wed Feb  7 18:07:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module aludeco_tb $end
$var wire 3 ! aluControl [2:0] $end
$var reg 2 " aluOp [1:0] $end
$var reg 3 # f3 [2:0] $end
$var reg 1 $ f7 $end
$var reg 1 % op $end
$scope module uut $end
$var wire 3 & aluControl [2:0] $end
$var wire 2 ' aluOp [1:0] $end
$var wire 1 ( andAux $end
$var wire 3 ) f3 [2:0] $end
$var wire 1 $ f7 $end
$var wire 1 % op $end
$var reg 3 * aluControlAux [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b0 )
0(
b10 '
b0 &
0%
0$
b0 #
b10 "
b0 !
$end
#50
