<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="example" solutionName="ku060_solution" date="2019-10-22T12:07:48.294-0400"/>
        <logs message="@E Simulation failed: SIGSEGV." projectName="example" solutionName="ku060_solution" date="2019-10-22T12:07:48.273-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T21:37:20.640-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T21:30:25.409-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T21:30:08.815-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T20:57:30.871-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T20:55:08.181-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T20:53:50.471-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T20:49:50.143-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T20:48:27.327-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T20:46:53.311-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T20:32:11.962-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T20:27:01.689-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T20:24:57.722-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T20:22:49.910-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T20:21:48.042-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T13:43:39.398-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T13:42:58.031-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-21T12:27:49.628-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-20T14:23:08.538-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-20T14:18:38.465-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-20T13:17:35.831-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-20T13:17:01.242-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T20:08:35.050-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T17:25:58.258-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T17:25:34.782-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T17:24:23.210-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T17:23:08.838-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T17:19:30.116-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T17:01:16.818-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T11:09:16.667-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T10:42:41.751-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T10:42:13.678-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T10:41:01.562-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T10:39:01.458-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T10:38:18.031-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T10:37:40.791-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T01:07:16.665-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T01:06:15.003-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T01:05:45.843-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T01:03:53.980-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T01:03:33.770-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T00:59:10.346-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T00:53:03.323-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T00:51:46.641-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T00:51:04.686-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T00:49:15.275-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="example" solutionName="ku060_solution" date="2019-10-16T00:47:52.080-0400"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'streamSource_V' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.439-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'mergeState_1' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.402-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'prev_buff_user_V' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.369-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'prev_buff_id_V' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.367-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'prev_buff_last_V' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.365-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'prev_buff_keep_V' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.362-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'prev_buff_data_V' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.359-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'count_V' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.357-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'count_V_1' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.355-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'streamSource_V_1' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.352-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'mergeState' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.350-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'reply_1' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.347-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'DetectState_1' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.345-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'tpc' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.341-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'reply' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.338-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'DetectState' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.337-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'init' is power-on initialization." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:03.333-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-104] tr_sum: (DetectState_load == 0 &amp; DetectState_1_load == 0) | (DetectState_load == 0 &amp; DetectState_1_load == 1) | (DetectState_load == 1 &amp; DetectState_1_load == 0) | (DetectState_load == 0 &amp; DetectState_1_load == 2) | (DetectState_load == 1 &amp; DetectState_1_load == 1) | (DetectState_load == 2 &amp; DetectState_1_load == 0) | (DetectState_1_load == 3) | (DetectState_load == 1 &amp; DetectState_1_load == 2) | (DetectState_load == 2 &amp; DetectState_1_load == 1) | (DetectState_load == 3 &amp; DetectState_1_load == 0) | (DetectState_load == 2 &amp; DetectState_1_load == 2) | (DetectState_load == 3 &amp; DetectState_1_load == 1) | (DetectState_load == 3 &amp; DetectState_1_load == 2)" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:02.081-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-104] op_sum: true" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:02.079-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-104] State 66 has incomplete outgoing transitions." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:02.077-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1510_proc' (example/example.cpp:39:7) into Block_codeRepl1510_p." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:01.592-0400" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] example/example.cpp:143: variable-indexed range selection may cause suboptimal QoR." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:32:54.877-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] " projectName="example" solutionName="ku060_solution" date="2019-10-15T01:32:51.142-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] clang: warning: -lpcap: 'linker' input unused when '-E' is present" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:32:50.309-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] " projectName="example" solutionName="ku060_solution" date="2019-10-15T01:32:50.304-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] clang: warning: -lpcap: 'linker' input unused when '-E' is present" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:32:40.605-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] " projectName="example" solutionName="ku060_solution" date="2019-10-15T01:32:40.604-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] clang: warning: -lpcap: 'linker' input unused when '-c' is present&#xA;example/example.cpp:173:16: warning: enumeration values 'parse' and 'none' not handled in switch [-Wswitch]&#xA;                                                        switch (DetectExecState)&#xA;                                                                ^&#xA;1 warning generated." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:32:40.430-0400" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 74168100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 218 / 218 [0.00%] @ &quot;74320000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 74338300 ps : File &quot;/home/ahrfry/example/ku060_solution/sim/verilog/example.autotb.v&quot; Line 644&#xA;## quit" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:06.887-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 73717300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 216 / 218 [0.00%] @ &quot;73869000&quot;&#xA;// RTL Simulation : 217 / 218 [0.00%] @ &quot;73989000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.335-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 73266500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 214 / 218 [0.00%] @ &quot;73418000&quot;&#xA;// RTL Simulation : 215 / 218 [0.00%] @ &quot;73538000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.323-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 72806500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 212 / 218 [0.00%] @ &quot;72968000&quot;&#xA;// RTL Simulation : 213 / 218 [0.00%] @ &quot;73087000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.314-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 72792700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.304-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 72746700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.294-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 72686900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.284-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 72613300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.274-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 72599500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.264-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 72585700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.254-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 72125700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 210 / 218 [0.00%] @ &quot;72287000&quot;&#xA;// RTL Simulation : 211 / 218 [0.00%] @ &quot;72406000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.244-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 72111900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.233-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 72065900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.223-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 72006100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.213-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 71932500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.202-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 71918700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.191-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 71904900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.180-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 71454100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 208 / 218 [0.00%] @ &quot;71606000&quot;&#xA;// RTL Simulation : 209 / 218 [0.00%] @ &quot;71726000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.169-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 71003300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 206 / 218 [0.00%] @ &quot;71155000&quot;&#xA;// RTL Simulation : 207 / 218 [0.00%] @ &quot;71275000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.159-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 70552500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 204 / 218 [0.00%] @ &quot;70704000&quot;&#xA;// RTL Simulation : 205 / 218 [0.00%] @ &quot;70824000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.149-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 70101700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 202 / 218 [0.00%] @ &quot;70254000&quot;&#xA;// RTL Simulation : 203 / 218 [0.00%] @ &quot;70373000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.139-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 69650900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 200 / 218 [0.00%] @ &quot;69803000&quot;&#xA;// RTL Simulation : 201 / 218 [0.00%] @ &quot;69922000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.128-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 69200100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 198 / 218 [0.00%] @ &quot;69352000&quot;&#xA;// RTL Simulation : 199 / 218 [0.00%] @ &quot;69472000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.118-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 68749300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 196 / 218 [0.00%] @ &quot;68901000&quot;&#xA;// RTL Simulation : 197 / 218 [0.00%] @ &quot;69021000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.107-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 68289300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 194 / 218 [0.00%] @ &quot;68450000&quot;&#xA;// RTL Simulation : 195 / 218 [0.00%] @ &quot;68570000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.097-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 68275500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.087-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 68229500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.076-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 68169700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.065-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 68096100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.055-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 68082300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.045-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 68068500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.035-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 67617700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 192 / 218 [0.00%] @ &quot;67770000&quot;&#xA;// RTL Simulation : 193 / 218 [0.00%] @ &quot;67889000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.025-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 67157700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 190 / 218 [0.00%] @ &quot;67319000&quot;&#xA;// RTL Simulation : 191 / 218 [0.00%] @ &quot;67438000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.015-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 67143900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:05.003-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 67097900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.993-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 67038100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.983-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 66964500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.971-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 66950700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.961-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 66936900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.951-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 66476900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 188 / 218 [0.00%] @ &quot;66638000&quot;&#xA;// RTL Simulation : 189 / 218 [0.00%] @ &quot;66758000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.941-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 66463100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.931-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 66417100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.921-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 66357300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.911-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 66283700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.901-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 66269900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.892-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 66256100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.882-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 65796100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 186 / 218 [0.00%] @ &quot;65957000&quot;&#xA;// RTL Simulation : 187 / 218 [0.00%] @ &quot;66077000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.872-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 65782300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.862-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 65736300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.851-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 65676500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.842-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 65602900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.832-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 65589100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.822-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 65575300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.812-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 65115300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 184 / 218 [0.00%] @ &quot;65276000&quot;&#xA;// RTL Simulation : 185 / 218 [0.00%] @ &quot;65396000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.802-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 65101500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.793-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 65055500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.784-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 64995700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.775-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 64922100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.765-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 64908300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.753-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 64894500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.741-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 64443700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 182 / 218 [0.00%] @ &quot;64596000&quot;&#xA;// RTL Simulation : 183 / 218 [0.00%] @ &quot;64715000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.731-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 63983700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 180 / 218 [0.00%] @ &quot;64145000&quot;&#xA;// RTL Simulation : 181 / 218 [0.00%] @ &quot;64264000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.722-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 63969900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.713-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 63923900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.700-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 63864100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.691-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 63790500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.681-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 63776700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.670-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 63762900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.660-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 63302900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 178 / 218 [0.00%] @ &quot;63464000&quot;&#xA;// RTL Simulation : 179 / 218 [0.00%] @ &quot;63584000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.650-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 63289100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.628-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 63243100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.618-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 63183300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.606-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 63109700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.595-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 63095900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.586-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 63082100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.576-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 62631300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 176 / 218 [0.00%] @ &quot;62783000&quot;&#xA;// RTL Simulation : 177 / 218 [0.00%] @ &quot;62903000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.567-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 62180500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 174 / 218 [0.00%] @ &quot;62332000&quot;&#xA;// RTL Simulation : 175 / 218 [0.00%] @ &quot;62452000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.543-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 61729700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 172 / 218 [0.00%] @ &quot;61882000&quot;&#xA;// RTL Simulation : 173 / 218 [0.00%] @ &quot;62001000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.524-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 61278900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 170 / 218 [0.00%] @ &quot;61431000&quot;&#xA;// RTL Simulation : 171 / 218 [0.00%] @ &quot;61550000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.503-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 60828100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 168 / 218 [0.00%] @ &quot;60980000&quot;&#xA;// RTL Simulation : 169 / 218 [0.00%] @ &quot;61100000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.483-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 60377300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 166 / 218 [0.00%] @ &quot;60529000&quot;&#xA;// RTL Simulation : 167 / 218 [0.00%] @ &quot;60649000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.463-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 59926500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 164 / 218 [0.00%] @ &quot;60078000&quot;&#xA;// RTL Simulation : 165 / 218 [0.00%] @ &quot;60198000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.444-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 59475700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 162 / 218 [0.00%] @ &quot;59628000&quot;&#xA;// RTL Simulation : 163 / 218 [0.00%] @ &quot;59747000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.424-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 59024900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 160 / 218 [0.00%] @ &quot;59177000&quot;&#xA;// RTL Simulation : 161 / 218 [0.00%] @ &quot;59296000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.406-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 58574100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 158 / 218 [0.00%] @ &quot;58726000&quot;&#xA;// RTL Simulation : 159 / 218 [0.00%] @ &quot;58846000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.398-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 58114100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 156 / 218 [0.00%] @ &quot;58275000&quot;&#xA;// RTL Simulation : 157 / 218 [0.00%] @ &quot;58395000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.389-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 58100300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.380-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 58054300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.370-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 57994500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.360-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 57920900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.351-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 57907100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.342-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 57893300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.333-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 57442500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 154 / 218 [0.00%] @ &quot;57594000&quot;&#xA;// RTL Simulation : 155 / 218 [0.00%] @ &quot;57714000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.323-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 56991700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 152 / 218 [0.00%] @ &quot;57144000&quot;&#xA;// RTL Simulation : 153 / 218 [0.00%] @ &quot;57263000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.313-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 56531700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 150 / 218 [0.00%] @ &quot;56693000&quot;&#xA;// RTL Simulation : 151 / 218 [0.00%] @ &quot;56812000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.303-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 56517900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.294-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 56471900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.285-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 56412100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.275-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 56338500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.265-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 56324700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.255-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 56310900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.247-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 55860100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 148 / 218 [0.00%] @ &quot;56012000&quot;&#xA;// RTL Simulation : 149 / 218 [0.00%] @ &quot;56132000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.236-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 55400100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 146 / 218 [0.00%] @ &quot;55561000&quot;&#xA;// RTL Simulation : 147 / 218 [0.00%] @ &quot;55681000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.228-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 55386300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.219-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 55340300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.210-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 55280500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.201-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 55206900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.192-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 55193100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.182-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 55179300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.174-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 54728500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 144 / 218 [0.00%] @ &quot;54880000&quot;&#xA;// RTL Simulation : 145 / 218 [0.00%] @ &quot;55000000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.165-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 54277700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 142 / 218 [0.00%] @ &quot;54430000&quot;&#xA;// RTL Simulation : 143 / 218 [0.00%] @ &quot;54549000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.156-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 53826900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 140 / 218 [0.00%] @ &quot;53979000&quot;&#xA;// RTL Simulation : 141 / 218 [0.00%] @ &quot;54098000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.147-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 53366900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 138 / 218 [0.00%] @ &quot;53528000&quot;&#xA;// RTL Simulation : 139 / 218 [0.00%] @ &quot;53648000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.139-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 53353100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.130-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 53307100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.121-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 53247300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.112-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 53173700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.104-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 53159900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.096-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 53146100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.086-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 52695300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 136 / 218 [0.00%] @ &quot;52847000&quot;&#xA;// RTL Simulation : 137 / 218 [0.00%] @ &quot;52967000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.078-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 52244500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 134 / 218 [0.00%] @ &quot;52396000&quot;&#xA;// RTL Simulation : 135 / 218 [0.00%] @ &quot;52516000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.070-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 51793700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 132 / 218 [0.00%] @ &quot;51946000&quot;&#xA;// RTL Simulation : 133 / 218 [0.00%] @ &quot;52065000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.061-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 51342900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 130 / 218 [0.00%] @ &quot;51495000&quot;&#xA;// RTL Simulation : 131 / 218 [0.00%] @ &quot;51614000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.052-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 50892100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 128 / 218 [0.00%] @ &quot;51044000&quot;&#xA;// RTL Simulation : 129 / 218 [0.00%] @ &quot;51164000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.044-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 50441300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 126 / 218 [0.00%] @ &quot;50593000&quot;&#xA;// RTL Simulation : 127 / 218 [0.00%] @ &quot;50713000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.035-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 49981300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 124 / 218 [0.00%] @ &quot;50142000&quot;&#xA;// RTL Simulation : 125 / 218 [0.00%] @ &quot;50262000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.027-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 49967500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:04.020-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 49921500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.925-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 49861700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.917-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 49788100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.910-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 49774300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.901-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 49760500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.893-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 49309700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 122 / 218 [0.00%] @ &quot;49462000&quot;&#xA;// RTL Simulation : 123 / 218 [0.00%] @ &quot;49581000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.885-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 48858900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 120 / 218 [0.00%] @ &quot;49011000&quot;&#xA;// RTL Simulation : 121 / 218 [0.00%] @ &quot;49130000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.865-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 48408100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 118 / 218 [0.00%] @ &quot;48560000&quot;&#xA;// RTL Simulation : 119 / 218 [0.00%] @ &quot;48680000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.845-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 47957300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 116 / 218 [0.00%] @ &quot;48109000&quot;&#xA;// RTL Simulation : 117 / 218 [0.00%] @ &quot;48229000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.823-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 47497300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 114 / 218 [0.00%] @ &quot;47658000&quot;&#xA;// RTL Simulation : 115 / 218 [0.00%] @ &quot;47778000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.814-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 47483500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.807-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 47437500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.799-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 47377700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.791-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 47304100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.784-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 47290300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.776-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 47276500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.768-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 46825700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 112 / 218 [0.00%] @ &quot;46978000&quot;&#xA;// RTL Simulation : 113 / 218 [0.00%] @ &quot;47097000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.757-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 46374900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 110 / 218 [0.00%] @ &quot;46527000&quot;&#xA;// RTL Simulation : 111 / 218 [0.00%] @ &quot;46646000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.737-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 45924100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 108 / 218 [0.00%] @ &quot;46076000&quot;&#xA;// RTL Simulation : 109 / 218 [0.00%] @ &quot;46196000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.723-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 45473300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 106 / 218 [0.00%] @ &quot;45625000&quot;&#xA;// RTL Simulation : 107 / 218 [0.00%] @ &quot;45745000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.698-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 45013300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 104 / 218 [0.00%] @ &quot;45174000&quot;&#xA;// RTL Simulation : 105 / 218 [0.00%] @ &quot;45294000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.690-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 44999500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.682-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 44953500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.674-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 44893700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.666-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 44820100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.658-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 44806300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.645-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 44792500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.637-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 44341700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 102 / 218 [0.00%] @ &quot;44494000&quot;&#xA;// RTL Simulation : 103 / 218 [0.00%] @ &quot;44613000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.629-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 43881700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 100 / 218 [0.00%] @ &quot;44043000&quot;&#xA;// RTL Simulation : 101 / 218 [0.00%] @ &quot;44162000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.620-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 43867900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.612-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 43821900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.604-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 43762100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.596-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 43688500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.589-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 43674700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.580-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 43660900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.570-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 43210100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 98 / 218 [0.00%] @ &quot;43362000&quot;&#xA;// RTL Simulation : 99 / 218 [0.00%] @ &quot;43482000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.557-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 42750100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 96 / 218 [0.00%] @ &quot;42911000&quot;&#xA;// RTL Simulation : 97 / 218 [0.00%] @ &quot;43031000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.545-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 42736300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.537-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 42690300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.530-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 42630500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.523-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 42556900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.514-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 42543100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.506-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 42529300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.498-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 42078500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 94 / 218 [0.00%] @ &quot;42230000&quot;&#xA;// RTL Simulation : 95 / 218 [0.00%] @ &quot;42350000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.489-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41627700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 92 / 218 [0.00%] @ &quot;41780000&quot;&#xA;// RTL Simulation : 93 / 218 [0.00%] @ &quot;41899000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.470-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41176900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 90 / 218 [0.00%] @ &quot;41329000&quot;&#xA;// RTL Simulation : 91 / 218 [0.00%] @ &quot;41448000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.450-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40716900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 88 / 218 [0.00%] @ &quot;40878000&quot;&#xA;// RTL Simulation : 89 / 218 [0.00%] @ &quot;40998000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.437-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40703100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.429-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40657100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.422-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40597300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.415-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40523700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.406-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40509900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.399-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40496100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.392-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40045300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 86 / 218 [0.00%] @ &quot;40197000&quot;&#xA;// RTL Simulation : 87 / 218 [0.00%] @ &quot;40317000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.385-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 39594500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 84 / 218 [0.00%] @ &quot;39746000&quot;&#xA;// RTL Simulation : 85 / 218 [0.00%] @ &quot;39866000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.378-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 39143700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 82 / 218 [0.00%] @ &quot;39296000&quot;&#xA;// RTL Simulation : 83 / 218 [0.00%] @ &quot;39415000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.362-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 38683700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 80 / 218 [0.00%] @ &quot;38845000&quot;&#xA;// RTL Simulation : 81 / 218 [0.00%] @ &quot;38964000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.322-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 38669900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.315-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 38623900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.307-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 38564100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.299-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 38490500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.291-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 38476700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.282-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 38462900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.271-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 38002900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 78 / 218 [0.00%] @ &quot;38164000&quot;&#xA;// RTL Simulation : 79 / 218 [0.00%] @ &quot;38284000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.264-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 37989100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.257-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 37943100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.250-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 37883300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.243-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 37809700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.235-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 37795900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.228-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 37782100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.221-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 37331300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 76 / 218 [0.00%] @ &quot;37483000&quot;&#xA;// RTL Simulation : 77 / 218 [0.00%] @ &quot;37603000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.214-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 36880500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 74 / 218 [0.00%] @ &quot;37032000&quot;&#xA;// RTL Simulation : 75 / 218 [0.00%] @ &quot;37152000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.193-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 36420500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 72 / 218 [0.00%] @ &quot;36582000&quot;&#xA;// RTL Simulation : 73 / 218 [0.00%] @ &quot;36701000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.175-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 36406700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.169-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 36360700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.163-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 36300900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.155-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 36227300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.148-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 36213500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.140-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 36199700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.133-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 35748900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 70 / 218 [0.00%] @ &quot;35901000&quot;&#xA;// RTL Simulation : 71 / 218 [0.00%] @ &quot;36020000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.125-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 35298100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 68 / 218 [0.00%] @ &quot;35450000&quot;&#xA;// RTL Simulation : 69 / 218 [0.00%] @ &quot;35570000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.104-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 34847300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 66 / 218 [0.00%] @ &quot;34999000&quot;&#xA;// RTL Simulation : 67 / 218 [0.00%] @ &quot;35119000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.083-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 34396500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 64 / 218 [0.00%] @ &quot;34548000&quot;&#xA;// RTL Simulation : 65 / 218 [0.00%] @ &quot;34668000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.062-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 33945700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 62 / 218 [0.00%] @ &quot;34098000&quot;&#xA;// RTL Simulation : 63 / 218 [0.00%] @ &quot;34217000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.043-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 33494900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 60 / 218 [0.00%] @ &quot;33647000&quot;&#xA;// RTL Simulation : 61 / 218 [0.00%] @ &quot;33766000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.023-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 33044100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 58 / 218 [0.00%] @ &quot;33196000&quot;&#xA;// RTL Simulation : 59 / 218 [0.00%] @ &quot;33316000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:03.001-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 32593300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 56 / 218 [0.00%] @ &quot;32745000&quot;&#xA;// RTL Simulation : 57 / 218 [0.00%] @ &quot;32865000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.978-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 32133300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 54 / 218 [0.00%] @ &quot;32294000&quot;&#xA;// RTL Simulation : 55 / 218 [0.00%] @ &quot;32414000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.959-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 32119500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.949-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 32073500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.942-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 32013700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.934-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 31940100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.929-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 31926300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.923-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 31912500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.916-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 31461700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 52 / 218 [0.00%] @ &quot;31614000&quot;&#xA;// RTL Simulation : 53 / 218 [0.00%] @ &quot;31733000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.910-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 31001700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 50 / 218 [0.00%] @ &quot;31163000&quot;&#xA;// RTL Simulation : 51 / 218 [0.00%] @ &quot;31282000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.890-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 30987900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.884-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 30941900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.877-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 30882100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.871-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 30808500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.863-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 30794700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.856-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 30780900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.850-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 30330100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 48 / 218 [0.00%] @ &quot;30482000&quot;&#xA;// RTL Simulation : 49 / 218 [0.00%] @ &quot;30602000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.842-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 29879300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 46 / 218 [0.00%] @ &quot;30031000&quot;&#xA;// RTL Simulation : 47 / 218 [0.00%] @ &quot;30151000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.822-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 29428500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 44 / 218 [0.00%] @ &quot;29580000&quot;&#xA;// RTL Simulation : 45 / 218 [0.00%] @ &quot;29700000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.802-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 28968500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 42 / 218 [0.00%] @ &quot;29130000&quot;&#xA;// RTL Simulation : 43 / 218 [0.00%] @ &quot;29249000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.783-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 28954700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.772-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 28908700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.764-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 28848900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.758-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 28775300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.752-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 28761500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.745-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 28747700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.739-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 28296900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 40 / 218 [0.00%] @ &quot;28449000&quot;&#xA;// RTL Simulation : 41 / 218 [0.00%] @ &quot;28568000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.733-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 27846100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 38 / 218 [0.00%] @ &quot;27998000&quot;&#xA;// RTL Simulation : 39 / 218 [0.00%] @ &quot;28118000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.714-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 27386100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 36 / 218 [0.00%] @ &quot;27547000&quot;&#xA;// RTL Simulation : 37 / 218 [0.00%] @ &quot;27667000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.693-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 27372300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.681-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 27326300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.675-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 27266500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.668-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 27192900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.663-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 27179100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.657-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 27165300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.652-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 26714500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 34 / 218 [0.00%] @ &quot;26866000&quot;&#xA;// RTL Simulation : 35 / 218 [0.00%] @ &quot;26986000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.646-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 26263700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 32 / 218 [0.00%] @ &quot;26416000&quot;&#xA;// RTL Simulation : 33 / 218 [0.00%] @ &quot;26535000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.623-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 25812900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 30 / 218 [0.00%] @ &quot;25965000&quot;&#xA;// RTL Simulation : 31 / 218 [0.00%] @ &quot;26084000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.604-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 25352900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 28 / 218 [0.00%] @ &quot;25514000&quot;&#xA;// RTL Simulation : 29 / 218 [0.00%] @ &quot;25634000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.586-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 25339100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.575-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 25293100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.566-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 25233300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.560-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 25159700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.553-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 25145900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.547-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 25132100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.540-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 24681300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 26 / 218 [0.00%] @ &quot;24833000&quot;&#xA;// RTL Simulation : 27 / 218 [0.00%] @ &quot;24953000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.534-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 24221300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 24 / 218 [0.00%] @ &quot;24382000&quot;&#xA;// RTL Simulation : 25 / 218 [0.00%] @ &quot;24502000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.520-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 24207500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.513-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 24161500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.502-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 24101700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.495-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 24028100 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.487-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 24014300 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.479-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 24000500 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.473-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 23549700 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 22 / 218 [0.00%] @ &quot;23702000&quot;&#xA;// RTL Simulation : 23 / 218 [0.00%] @ &quot;23821000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.467-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 23098900 ps  Iteration: 4  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 20 / 218 [0.00%] @ &quot;23251000&quot;&#xA;// RTL Simulation : 21 / 218 [0.00%] @ &quot;23370000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.449-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_faddfsub_zec_U11/example_ap_faddfsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 218 [0.00%] @ &quot;113000&quot;&#xA;// RTL Simulation : 1 / 218 [0.00%] @ &quot;19152000&quot;&#xA;// RTL Simulation : 2 / 218 [0.00%] @ &quot;19451000&quot;&#xA;// RTL Simulation : 3 / 218 [0.00%] @ &quot;19571000&quot;&#xA;// RTL Simulation : 4 / 218 [0.00%] @ &quot;19870000&quot;&#xA;// RTL Simulation : 5 / 218 [0.00%] @ &quot;19989000&quot;&#xA;// RTL Simulation : 6 / 218 [0.00%] @ &quot;20288000&quot;&#xA;// RTL Simulation : 7 / 218 [0.00%] @ &quot;20408000&quot;&#xA;// RTL Simulation : 8 / 218 [0.00%] @ &quot;20707000&quot;&#xA;// RTL Simulation : 9 / 218 [0.00%] @ &quot;20827000&quot;&#xA;// RTL Simulation : 10 / 218 [0.00%] @ &quot;21126000&quot;&#xA;// RTL Simulation : 11 / 218 [0.00%] @ &quot;21245000&quot;&#xA;// RTL Simulation : 12 / 218 [0.00%] @ &quot;21544000&quot;&#xA;// RTL Simulation : 13 / 218 [0.00%] @ &quot;21664000&quot;&#xA;// RTL Simulation : 14 / 218 [0.00%] @ &quot;21963000&quot;&#xA;// RTL Simulation : 15 / 218 [0.00%] @ &quot;22082000&quot;&#xA;// RTL Simulation : 16 / 218 [0.00%] @ &quot;22381000&quot;&#xA;// RTL Simulation : 17 / 218 [0.00%] @ &quot;22501000&quot;&#xA;// RTL Simulation : 18 / 218 [0.00%] @ &quot;22800000&quot;&#xA;// RTL Simulation : 19 / 218 [0.00%] @ &quot;22920000&quot;" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:02.428-0400" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_example_top/AESL_inst_example/Block_codeRepl1510_p_U0/example_fsub_32nsAem_U12/example_ap_fsub_6_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:35:01.569-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into read_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:191]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling package floating_point_v7_1_3.vt2mutils&#xA;Compiling package floating_point_v7_1_3.vt2mcomps&#xA;Compiling module xil_defaultlib.Block_codeRepl151bkb_ram&#xA;Compiling module xil_defaultlib.Block_codeRepl151bkb(DataWidth=1...&#xA;Compiling module xil_defaultlib.Block_codeRepl151cud_ram&#xA;Compiling module xil_defaultlib.Block_codeRepl151cud(DataWidth=3...&#xA;Compiling module xil_defaultlib.Block_codeRepl151dEe_ram&#xA;Compiling module xil_defaultlib.Block_codeRepl151dEe(DataWidth=1...&#xA;Compiling module xil_defaultlib.Block_codeRepl151eOg_ram&#xA;Compiling module xil_defaultlib.Block_codeRepl151eOg(DataWidth=3...&#xA;Compiling module xil_defaultlib.Block_codeRepl151g8j_ram&#xA;Compiling module xil_defaultlib.Block_codeRepl151g8j(DataWidth=2...&#xA;Compiling module xil_defaultlib.Block_codeRepl151jbC_ram&#xA;Compiling module xil_defaultlib.Block_codeRepl151jbC(DataWidth=3...&#xA;Compiling module xil_defaultlib.Block_codeRepl151tde_ram&#xA;Compiling module xil_defaultlib.Block_codeRepl151tde(DataWidth=1...&#xA;Compiling module xil_defaultlib.Block_codeRepl151udo_ram&#xA;Compiling module xil_defaultlib.Block_codeRepl151udo(DataWidth=4...&#xA;Compiling module xil_defaultlib.Block_codeRepl151vdy_ram&#xA;Compiling module xil_defaultlib.Block_codeRepl151vdy(DataWidth=3...&#xA;Compiling module xil_defaultlib.Block_codeRepl151xdS_ram&#xA;Compiling module xil_defaultlib.Block_codeRepl151xdS(DataWidth=4...&#xA;Compiling module xil_defaultlib.Block_codeRepl151yd2_ram&#xA;Compiling module xil_defaultlib.Block_codeRepl151yd2(DataWidth=3...&#xA;Compiling module xil_defaultlib.axi_stream_pass_alt&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,bcascreg=0,breg...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=3)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;kin...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;kintex...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=4,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=4,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;kin...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;kintex...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture example_ap_faddfsub_6_full_dsp_32_arch of entity xil_defaultlib.example_ap_faddfsub_6_full_dsp_32 [example_ap_faddfsub_6_full_dsp_3...]&#xA;Compiling module xil_defaultlib.example_faddfsub_zec(ID=1)&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;kintex...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture example_ap_fsub_6_full_dsp_32_arch of entity xil_defaultlib.example_ap_fsub_6_full_dsp_32 [example_ap_fsub_6_full_dsp_32_de...]&#xA;Compiling module xil_defaultlib.example_fsub_32nsAem(ID=1)&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;kinte...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,fast_input=true)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;k...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;kinte...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture example_ap_fmul_3_max_dsp_32_arch of entity xil_defaultlib.example_ap_fmul_3_max_dsp_32 [example_ap_fmul_3_max_dsp_32_def...]&#xA;Compiling module xil_defaultlib.example_fmul_32nsBew(ID=1)&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0,fast_in...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=26,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,fast_input=true)...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=26)\]&#xA;Compiling architecture virtex of entity floating_point_v7_1_3.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;k...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10,fast_input=true)...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=13,fast_input=true...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=12)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=12,fast_input=true...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=12,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=12,fast_in...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0,fast_in...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture virtex of entity floating_point_v7_1_3.flt_div [\flt_div(c_xdevicefamily=&quot;kintex...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture example_ap_fdiv_14_no_dsp_32_arch of entity xil_defaultlib.example_ap_fdiv_14_no_dsp_32 [example_ap_fdiv_14_no_dsp_32_def...]&#xA;Compiling module xil_defaultlib.example_fdiv_32nsCeG(ID=1)&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=31,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_zero_det [\norm_zero_det(data_width=7,norm...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily=&quot;kintexu&quot;,...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily=&quot;kintexu&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.shift_msb_first [\shift_msb_first(a_width=32,resu...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=3)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture example_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.example_ap_sitofp_4_no_dsp_32 [example_ap_sitofp_4_no_dsp_32_de...]&#xA;Compiling module xil_defaultlib.example_sitofp_32DeQ(ID=1)&#xA;Compiling module xil_defaultlib.Block_codeRepl151Ee0_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151Ee0&#xA;Compiling module xil_defaultlib.Block_codeRepl151Ffa_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151Ffa&#xA;Compiling module xil_defaultlib.Block_codeRepl151Gfk_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151Gfk&#xA;Compiling module xil_defaultlib.Block_codeRepl151Hfu_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151Hfu&#xA;Compiling module xil_defaultlib.Block_codeRepl151IfE_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151IfE&#xA;Compiling module xil_defaultlib.Block_codeRepl151JfO_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151JfO&#xA;Compiling module xil_defaultlib.Block_codeRepl151KfY_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151KfY&#xA;Compiling module xil_defaultlib.Block_codeRepl151Lf8_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151Lf8&#xA;Compiling module xil_defaultlib.Block_codeRepl151Mgi_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151Mgi&#xA;Compiling module xil_defaultlib.Block_codeRepl151Ngs_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151Ngs&#xA;Compiling module xil_defaultlib.Block_codeRepl151OgC_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151OgC&#xA;Compiling module xil_defaultlib.Block_codeRepl151PgM_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151PgM&#xA;Compiling module xil_defaultlib.Block_codeRepl151QgW_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151QgW&#xA;Compiling module xil_defaultlib.Block_codeRepl151Rg6_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151Rg6&#xA;Compiling module xil_defaultlib.Block_codeRepl151Shg_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151Shg&#xA;Compiling module xil_defaultlib.Block_codeRepl151Thq_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151Thq&#xA;Compiling module xil_defaultlib.Block_codeRepl151UhA_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151UhA&#xA;Compiling module xil_defaultlib.Block_codeRepl151VhK_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151VhK&#xA;Compiling module xil_defaultlib.Block_codeRepl151WhU_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151WhU&#xA;Compiling module xil_defaultlib.Block_codeRepl151Xh4_shiftReg(DA...&#xA;Compiling module xil_defaultlib.Block_codeRepl151Xh4&#xA;Compiling module xil_defaultlib.Block_codeRepl1510_p&#xA;Compiling module xil_defaultlib.example&#xA;Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=256)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=32)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=1)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=3)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=12)&#xA;Compiling module xil_defaultlib.AESL_axi_s_prt_nw2sbu&#xA;Compiling module xil_defaultlib.fifo(DEPTH=0,WIDTH=256)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=0,WIDTH=32)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=0,WIDTH=1)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=0,WIDTH=3)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=0,WIDTH=12)&#xA;Compiling module xil_defaultlib.AESL_axi_s_prt_cx2sbu&#xA;Compiling module xil_defaultlib.AESL_axi_s_mlx2sbu&#xA;Compiling module xil_defaultlib.AESL_axi_s_sbu2prt_cx&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=256)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=32)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=1)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=3)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=12)&#xA;Compiling module xil_defaultlib.AESL_axi_s_sbu2prt_nw&#xA;Compiling module xil_defaultlib.AESL_axi_s_sbu2mlx&#xA;Compiling module xil_defaultlib.apatb_example_top&#xA;Built simulation snapshot example&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017&#xA;  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/ahrfry/example/ku060_solution/sim/verilog/xsim.dir/example/webtalk/xsim_webtalk.tcl -notrace" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:54.221-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into read_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:190]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.074-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into write_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:189]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.069-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into read_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:146]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.065-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into read_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:145]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.061-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into write_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:144]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.057-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into read_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:135]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.054-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into read_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:134]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.050-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into read_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:124]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.044-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into write_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:123]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.040-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into write_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:114]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.036-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into read_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:112]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.033-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into write_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:110]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.028-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into read_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:102]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.024-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into read_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:101]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.020-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into write_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:100]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.016-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into read_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:84]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.013-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into read_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:83]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.008-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into write_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:82]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.004-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into read_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:66]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:42.001-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into write_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:40]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.997-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-597] element index -1 into write_address is out of bounds [/home/ahrfry/example/ku060_solution/sim/verilog/AESL_fifo.v:39]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.993-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [/home/ahrfry/example/ku060_solution/sim/verilog/ip/xil_defaultlib/example_ap_sitofp_4_no_dsp_32.vhd:185]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.989-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.909-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.906-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.890-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.885-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.871-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [/home/ahrfry/example/ku060_solution/sim/verilog/ip/xil_defaultlib/example_ap_fdiv_14_no_dsp_32.vhd:189]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.860-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.550-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.547-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.544-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.537-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.509-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.485-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.482-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [/home/ahrfry/example/ku060_solution/sim/verilog/ip/xil_defaultlib/example_ap_fmul_3_max_dsp_32.vhd:189]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.462-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.146-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.143-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.053-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.050-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.046-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.044-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.040-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.036-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.033-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.030-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.028-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.024-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.020-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:41.009-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [/home/ahrfry/example/ku060_solution/sim/verilog/ip/xil_defaultlib/example_ap_fsub_6_full_dsp_32.vhd:189]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:40.662-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:39.807-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:39.804-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [/home/ahrfry/example/ku060_solution/sim/verilog/ip/xil_defaultlib/example_ap_faddfsub_6_full_dsp_32.vhd:193]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:39.709-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.711-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.705-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.417-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.414-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.411-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.409-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.405-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.396-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.383-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.376-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.336-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.317-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.301-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.293-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.291-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.288-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.200-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.197-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:38.088-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:37.816-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:36.870-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="example" solutionName="ku060_solution" date="2019-10-15T01:34:35.148-0400" type="Warning"/>
        <logs message="WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging." projectName="example" solutionName="ku060_solution" date="2019-10-15T01:33:34.690-0400" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="WARNING: Hls::stream 'parser2topic' contains leftover data, which may result in RTL simulation hanging." projectName="example" solutionName="ku060_solution" date="2019-10-16T17:35:22.674-0400" type="Warning"/>
        <logs message="WARNING: Hls::stream 'parser2topic' contains leftover data, which may result in RTL simulation hanging." projectName="example" solutionName="ku060_solution" date="2019-10-16T17:26:44.146-0400" type="Warning"/>
      </csimLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
