//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Tue Mar 12 14:37:46 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\microsemiproj\dmci_ux2\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\clock_gen.v "
// file 6 "\c:\microsemiproj\dmci_ux2\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v "
// file 7 "\c:\microsemiproj\dmci_ux2\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\tx_async.v "
// file 8 "\c:\microsemiproj\dmci_ux2\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v "
// file 9 "\c:\microsemiproj\dmci_ux2\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\coreuart.v "
// file 10 "\c:\microsemiproj\dmci_ux2\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\coreuartapb.v "
// file 11 "\c:\microsemiproj\dmci_ux2\component\work\coreuartapb_c0\coreuartapb_c0.v "
// file 12 "\c:\microsemiproj\dmci_ux2\component\work\io_inputs\io_inputs_0\io_inputs_io_inputs_0_io.v "
// file 13 "\c:\microsemiproj\dmci_ux2\component\work\io_inputs\io_inputs.v "
// file 14 "\c:\microsemiproj\dmci_ux2\component\work\io_outputs\io_outputs_0\io_outputs_io_outputs_0_io.v "
// file 15 "\c:\microsemiproj\dmci_ux2\component\work\io_outputs\io_outputs.v "
// file 16 "\c:\microsemiproj\dmci_ux2\component\work\io_txbuf\io_txbuf_0\io_txbuf_io_txbuf_0_io.v "
// file 17 "\c:\microsemiproj\dmci_ux2\component\work\io_txbuf\io_txbuf.v "
// file 18 "\c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\ccc_0\ux2fpga_sb_ccc_0_fccc.v "
// file 19 "\c:\microsemiproj\dmci_ux2\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 20 "\c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v "
// file 21 "\c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb_mss\ux2fpga_sb_mss_syn.v "
// file 22 "\c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb_mss\ux2fpga_sb_mss.v "
// file 23 "\c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 24 "\c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 25 "\c:\microsemiproj\dmci_ux2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 26 "\c:\microsemiproj\dmci_ux2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 27 "\c:\microsemiproj\dmci_ux2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v "
// file 28 "\c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\ux2fpga_sb.v "
// file 29 "\c:\microsemiproj\dmci_ux2\component\work\ux2fpga\ux2fpga.v "
// file 30 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std.vhd "
// file 31 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 32 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std1164.vhd "
// file 33 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std_textio.vhd "
// file 34 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\numeric.vhd "
// file 35 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\umr_capim.vhd "
// file 36 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\arith.vhd "
// file 37 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\unsigned.vhd "
// file 38 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\hyperents.vhd "
// file 39 "\c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd "
// file 40 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\nlconst.dat "
// file 41 "\c:\microsemiproj\dmci_ux2\designer\ux2fpga\synthesis.fdc "
// file 42 "\c:/microsemiproj/dmci_ux2/designer/ux2fpga/synthesis.fdc "

`timescale 100 ps/100 ps
module CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (
  CUARTO1OI,
  CUARTl0OI,
  CUARTll_1z,
  CUARTIl,
  Ux2FPGA_sb_0_FIC_0_CLK
)
;
input [7:3] CUARTO1OI ;
input [7:0] CUARTl0OI ;
output CUARTll_1z ;
output CUARTIl ;
input Ux2FPGA_sb_0_FIC_0_CLK ;
wire CUARTll_1z ;
wire CUARTIl ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire [12:0] CUARTO0;
wire [12:0] CUARTO0_s;
wire [3:0] CUARTO1_Z;
wire [3:0] CUARTO1_3;
wire [11:0] CUARTO0_cry;
wire [0:0] CUARTO0_RNICQQB3_Y;
wire [1:1] CUARTO0_RNI8R2A5_Y;
wire [2:2] CUARTO0_RNI6UA87_Y;
wire [3:3] CUARTO0_RNI63J69_Y;
wire [4:4] CUARTO0_RNI8AR4B_Y;
wire [5:5] CUARTO0_RNICJ33D_Y;
wire [6:6] CUARTO0_RNIIUB1F_Y;
wire [7:7] CUARTO0_RNIQBKVG_Y;
wire [8:8] CUARTO0_RNI3CEMI_Y;
wire [9:9] CUARTO0_RNIEE8DK_Y;
wire [10:10] CUARTO0_RNI2UNFM_Y;
wire [12:12] CUARTO0_RNO_FCO;
wire [12:12] CUARTO0_RNO_Y;
wire [11:11] CUARTO0_RNIOF7IO_Y;
wire VCC ;
wire GND ;
wire CUARTO07_1_RNIIRID1_Y ;
wire CUARTl0_Z ;
wire CUARTl08 ;
wire CUARTO0_cry_cy ;
wire CUARTO07_1_RNIIRID1_S ;
wire CUARTO07_1 ;
wire CUARTO07_7 ;
wire CUARTO07_8 ;
wire CO0 ;
// @5:1011
  SLE \genblk1.CUARTO0[12]  (
	.Q(CUARTO0[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1011
  SLE \genblk1.CUARTO0[11]  (
	.Q(CUARTO0[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1011
  SLE \genblk1.CUARTO0[10]  (
	.Q(CUARTO0[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1011
  SLE \genblk1.CUARTO0[9]  (
	.Q(CUARTO0[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1011
  SLE \genblk1.CUARTO0[8]  (
	.Q(CUARTO0[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1011
  SLE \genblk1.CUARTO0[7]  (
	.Q(CUARTO0[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1011
  SLE \genblk1.CUARTO0[6]  (
	.Q(CUARTO0[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1011
  SLE \genblk1.CUARTO0[5]  (
	.Q(CUARTO0[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1011
  SLE \genblk1.CUARTO0[4]  (
	.Q(CUARTO0[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1011
  SLE \genblk1.CUARTO0[3]  (
	.Q(CUARTO0[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1011
  SLE \genblk1.CUARTO0[2]  (
	.Q(CUARTO0[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1011
  SLE \genblk1.CUARTO0[1]  (
	.Q(CUARTO0[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1011
  SLE \genblk1.CUARTO0[0]  (
	.Q(CUARTO0[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1011
  SLE \genblk1.CUARTI0  (
	.Q(CUARTIl),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO07_1_RNIIRID1_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1092
  SLE \CUARTO1[3]  (
	.Q(CUARTO1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO1_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1092
  SLE \CUARTO1[2]  (
	.Q(CUARTO1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO1_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1092
  SLE \CUARTO1[1]  (
	.Q(CUARTO1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO1_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1092
  SLE \CUARTO1[0]  (
	.Q(CUARTO1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO1_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1092
  SLE CUARTl0 (
	.Q(CUARTl0_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTl08),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1053
  ARI1 \genblk1.CUARTIOI.CUARTO07_1_RNIIRID1  (
	.FCO(CUARTO0_cry_cy),
	.S(CUARTO07_1_RNIIRID1_S),
	.Y(CUARTO07_1_RNIIRID1_Y),
	.B(CUARTO07_1),
	.C(CUARTO07_7),
	.D(CUARTO07_8),
	.A(CUARTO0[2]),
	.FCI(VCC)
);
defparam \genblk1.CUARTIOI.CUARTO07_1_RNIIRID1 .INIT=20'h40080;
// @5:1053
  ARI1 \genblk1.CUARTO0_RNICQQB3[0]  (
	.FCO(CUARTO0_cry[0]),
	.S(CUARTO0_s[0]),
	.Y(CUARTO0_RNICQQB3_Y[0]),
	.B(CUARTl0OI[0]),
	.C(CUARTO07_1_RNIIRID1_Y),
	.D(CUARTO0[0]),
	.A(VCC),
	.FCI(CUARTO0_cry_cy)
);
defparam \genblk1.CUARTO0_RNICQQB3[0] .INIT=20'h64700;
// @5:1053
  ARI1 \genblk1.CUARTO0_RNI8R2A5[1]  (
	.FCO(CUARTO0_cry[1]),
	.S(CUARTO0_s[1]),
	.Y(CUARTO0_RNI8R2A5_Y[1]),
	.B(CUARTl0OI[1]),
	.C(CUARTO07_1_RNIIRID1_Y),
	.D(CUARTO0[1]),
	.A(VCC),
	.FCI(CUARTO0_cry[0])
);
defparam \genblk1.CUARTO0_RNI8R2A5[1] .INIT=20'h64700;
// @5:1053
  ARI1 \genblk1.CUARTO0_RNI6UA87[2]  (
	.FCO(CUARTO0_cry[2]),
	.S(CUARTO0_s[2]),
	.Y(CUARTO0_RNI6UA87_Y[2]),
	.B(CUARTl0OI[2]),
	.C(CUARTO07_1_RNIIRID1_Y),
	.D(CUARTO0[2]),
	.A(VCC),
	.FCI(CUARTO0_cry[1])
);
defparam \genblk1.CUARTO0_RNI6UA87[2] .INIT=20'h64700;
// @5:1053
  ARI1 \genblk1.CUARTO0_RNI63J69[3]  (
	.FCO(CUARTO0_cry[3]),
	.S(CUARTO0_s[3]),
	.Y(CUARTO0_RNI63J69_Y[3]),
	.B(CUARTl0OI[3]),
	.C(CUARTO07_1_RNIIRID1_Y),
	.D(CUARTO0[3]),
	.A(VCC),
	.FCI(CUARTO0_cry[2])
);
defparam \genblk1.CUARTO0_RNI63J69[3] .INIT=20'h64700;
// @5:1053
  ARI1 \genblk1.CUARTO0_RNI8AR4B[4]  (
	.FCO(CUARTO0_cry[4]),
	.S(CUARTO0_s[4]),
	.Y(CUARTO0_RNI8AR4B_Y[4]),
	.B(CUARTl0OI[4]),
	.C(CUARTO07_1_RNIIRID1_Y),
	.D(CUARTO0[4]),
	.A(VCC),
	.FCI(CUARTO0_cry[3])
);
defparam \genblk1.CUARTO0_RNI8AR4B[4] .INIT=20'h64700;
// @5:1053
  ARI1 \genblk1.CUARTO0_RNICJ33D[5]  (
	.FCO(CUARTO0_cry[5]),
	.S(CUARTO0_s[5]),
	.Y(CUARTO0_RNICJ33D_Y[5]),
	.B(CUARTl0OI[5]),
	.C(CUARTO07_1_RNIIRID1_Y),
	.D(CUARTO0[5]),
	.A(VCC),
	.FCI(CUARTO0_cry[4])
);
defparam \genblk1.CUARTO0_RNICJ33D[5] .INIT=20'h64700;
// @5:1053
  ARI1 \genblk1.CUARTO0_RNIIUB1F[6]  (
	.FCO(CUARTO0_cry[6]),
	.S(CUARTO0_s[6]),
	.Y(CUARTO0_RNIIUB1F_Y[6]),
	.B(CUARTl0OI[6]),
	.C(CUARTO07_1_RNIIRID1_Y),
	.D(CUARTO0[6]),
	.A(VCC),
	.FCI(CUARTO0_cry[5])
);
defparam \genblk1.CUARTO0_RNIIUB1F[6] .INIT=20'h64700;
// @5:1053
  ARI1 \genblk1.CUARTO0_RNIQBKVG[7]  (
	.FCO(CUARTO0_cry[7]),
	.S(CUARTO0_s[7]),
	.Y(CUARTO0_RNIQBKVG_Y[7]),
	.B(CUARTl0OI[7]),
	.C(CUARTO07_1_RNIIRID1_Y),
	.D(CUARTO0[7]),
	.A(VCC),
	.FCI(CUARTO0_cry[6])
);
defparam \genblk1.CUARTO0_RNIQBKVG[7] .INIT=20'h64700;
// @5:1053
  ARI1 \genblk1.CUARTO0_RNI3CEMI[8]  (
	.FCO(CUARTO0_cry[8]),
	.S(CUARTO0_s[8]),
	.Y(CUARTO0_RNI3CEMI_Y[8]),
	.B(CUARTO1OI[3]),
	.C(CUARTO07_1_RNIIRID1_Y),
	.D(CUARTO0[8]),
	.A(VCC),
	.FCI(CUARTO0_cry[7])
);
defparam \genblk1.CUARTO0_RNI3CEMI[8] .INIT=20'h64700;
// @5:1053
  ARI1 \genblk1.CUARTO0_RNIEE8DK[9]  (
	.FCO(CUARTO0_cry[9]),
	.S(CUARTO0_s[9]),
	.Y(CUARTO0_RNIEE8DK_Y[9]),
	.B(CUARTO1OI[4]),
	.C(CUARTO07_1_RNIIRID1_Y),
	.D(CUARTO0[9]),
	.A(VCC),
	.FCI(CUARTO0_cry[8])
);
defparam \genblk1.CUARTO0_RNIEE8DK[9] .INIT=20'h64700;
// @5:1053
  ARI1 \genblk1.CUARTO0_RNI2UNFM[10]  (
	.FCO(CUARTO0_cry[10]),
	.S(CUARTO0_s[10]),
	.Y(CUARTO0_RNI2UNFM_Y[10]),
	.B(CUARTO1OI[5]),
	.C(CUARTO07_1_RNIIRID1_Y),
	.D(CUARTO0[10]),
	.A(VCC),
	.FCI(CUARTO0_cry[9])
);
defparam \genblk1.CUARTO0_RNI2UNFM[10] .INIT=20'h64700;
// @5:1053
  ARI1 \genblk1.CUARTO0_RNO[12]  (
	.FCO(CUARTO0_RNO_FCO[12]),
	.S(CUARTO0_s[12]),
	.Y(CUARTO0_RNO_Y[12]),
	.B(CUARTO1OI[7]),
	.C(CUARTO07_1_RNIIRID1_Y),
	.D(CUARTO0[12]),
	.A(VCC),
	.FCI(CUARTO0_cry[11])
);
defparam \genblk1.CUARTO0_RNO[12] .INIT=20'h44700;
// @5:1053
  ARI1 \genblk1.CUARTO0_RNIOF7IO[11]  (
	.FCO(CUARTO0_cry[11]),
	.S(CUARTO0_s[11]),
	.Y(CUARTO0_RNIOF7IO_Y[11]),
	.B(CUARTO1OI[6]),
	.C(CUARTO07_1_RNIIRID1_Y),
	.D(CUARTO0[11]),
	.A(VCC),
	.FCI(CUARTO0_cry[10])
);
defparam \genblk1.CUARTO0_RNIOF7IO[11] .INIT=20'h64700;
// @5:1053
  CFG4 \genblk1.CUARTIOI.CUARTO07_1  (
	.A(CUARTO0[4]),
	.B(CUARTO0[3]),
	.C(CUARTO0[1]),
	.D(CUARTO0[0]),
	.Y(CUARTO07_1)
);
defparam \genblk1.CUARTIOI.CUARTO07_1 .INIT=16'h0001;
// @5:1180
  CFG2 CUARTll (
	.A(CUARTIl),
	.B(CUARTl0_Z),
	.Y(CUARTll_1z)
);
defparam CUARTll.INIT=4'h8;
// @5:1132
  CFG2 \CUARTlOI.CUARTO1_3_1.CO0  (
	.A(CUARTIl),
	.B(CUARTO1_Z[0]),
	.Y(CO0)
);
defparam \CUARTlOI.CUARTO1_3_1.CO0 .INIT=4'h8;
// @5:1132
  CFG2 \CUARTlOI.CUARTO1_3_1.SUM[0]  (
	.A(CUARTIl),
	.B(CUARTO1_Z[0]),
	.Y(CUARTO1_3[0])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[0] .INIT=4'h6;
// @5:1053
  CFG4 \genblk1.CUARTIOI.CUARTO07_8  (
	.A(CUARTO0[8]),
	.B(CUARTO0[7]),
	.C(CUARTO0[6]),
	.D(CUARTO0[5]),
	.Y(CUARTO07_8)
);
defparam \genblk1.CUARTIOI.CUARTO07_8 .INIT=16'h0001;
// @5:1053
  CFG4 \genblk1.CUARTIOI.CUARTO07_7  (
	.A(CUARTO0[12]),
	.B(CUARTO0[11]),
	.C(CUARTO0[10]),
	.D(CUARTO0[9]),
	.Y(CUARTO07_7)
);
defparam \genblk1.CUARTIOI.CUARTO07_7 .INIT=16'h0001;
// @5:1151
  CFG4 \CUARTlOI.CUARTl08  (
	.A(CUARTO1_Z[2]),
	.B(CUARTO1_Z[3]),
	.C(CUARTO1_Z[1]),
	.D(CUARTO1_Z[0]),
	.Y(CUARTl08)
);
defparam \CUARTlOI.CUARTl08 .INIT=16'h8000;
// @5:1132
  CFG2 \CUARTlOI.CUARTO1_3_1.SUM[1]  (
	.A(CO0),
	.B(CUARTO1_Z[1]),
	.Y(CUARTO1_3[1])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[1] .INIT=4'h6;
// @5:1132
  CFG3 \CUARTlOI.CUARTO1_3_1.SUM[2]  (
	.A(CUARTO1_Z[1]),
	.B(CO0),
	.C(CUARTO1_Z[2]),
	.Y(CUARTO1_3[2])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[2] .INIT=8'h78;
// @5:1132
  CFG4 \CUARTlOI.CUARTO1_3_1.SUM[3]  (
	.A(CUARTO1_Z[1]),
	.B(CO0),
	.C(CUARTO1_Z[3]),
	.D(CUARTO1_Z[2]),
	.Y(CUARTO1_3[3])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[3] .INIT=16'h78F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (
  CUARTO1OI_0,
  CUARTO1I,
  CUARTII1,
  CUARTlI1,
  CUARTO1I4,
  CUARTll,
  CoreUARTapb_C0_0_TX,
  CUARTO1I4_i,
  Ux2FPGA_sb_0_FIC_0_CLK,
  TXRDY_OUT_PRE_INV0_0_i,
  TXRDY_OUT_PRE_INV0_0
)
;
input CUARTO1OI_0 ;
input [7:0] CUARTO1I ;
input CUARTII1 ;
input CUARTlI1 ;
input CUARTO1I4 ;
input CUARTll ;
output CoreUARTapb_C0_0_TX ;
input CUARTO1I4_i ;
input Ux2FPGA_sb_0_FIC_0_CLK ;
output TXRDY_OUT_PRE_INV0_0_i ;
output TXRDY_OUT_PRE_INV0_0 ;
wire CUARTO1OI_0 ;
wire CUARTII1 ;
wire CUARTlI1 ;
wire CUARTO1I4 ;
wire CUARTll ;
wire CoreUARTapb_C0_0_TX ;
wire CUARTO1I4_i ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire TXRDY_OUT_PRE_INV0_0_i ;
wire TXRDY_OUT_PRE_INV0_0 ;
wire [2:0] CUARTlI0l_Z;
wire [2:2] CUARTlI0l_ns;
wire [2:2] CUARTlI0lce_Z;
wire [7:0] CUARTIl0l_Z;
wire [3:1] CUARTll0l_Z;
wire [0:0] CUARTll0l_3;
wire [0:0] CUARTlI0l_ns_i_a3_1_1_Z;
wire [0:0] CUARTlI0l_ns_i_0_Z;
wire VCC ;
wire GND ;
wire N_167_i ;
wire N_165_i ;
wire CUARTOl0l_1_sqmuxa_i_Z ;
wire CUARTll1_4 ;
wire CUARTI00l6 ;
wire CUARTO00l_Z ;
wire N_216_i ;
wire N_96_i ;
wire CUARTOl0l_0_sqmuxa ;
wire N_94_i ;
wire N_92_i ;
wire N_90_i ;
wire CO0 ;
wire CUARTll1_2_u_2_1_wmux_3_FCO ;
wire CUARTll1_2_u_2_1_wmux_3_S ;
wire CUARTll1_2 ;
wire CUARTll1_2_u_2_1_0_y1 ;
wire CUARTll1_2_u_2_1_0_y3 ;
wire CUARTll1_2_u_2_1_co1_0 ;
wire CUARTll1_2_u_2_1_wmux_2_S ;
wire CUARTll1_2_u_2_1_y0_0 ;
wire CUARTll1_2_u_2_1_co0_0 ;
wire CUARTll1_2_u_2_1_wmux_1_S ;
wire CUARTll1_2_u_2_1_0_co1 ;
wire CUARTll1_2_u_2_1_wmux_0_S ;
wire CUARTll1_2_u_2_1_0_y0 ;
wire CUARTll1_2_u_2_1_0_co0 ;
wire CUARTll1_2_u_2_1_0_wmux_S ;
wire N_175_3 ;
wire N_175_2 ;
wire N_97 ;
wire N_99 ;
wire N_103 ;
wire N_171 ;
wire N_104 ;
wire CUARTll1_3_m ;
wire N_174 ;
wire N_177 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
  CFG1 CUARTOl0l_RNIN3N7 (
	.A(TXRDY_OUT_PRE_INV0_0),
	.Y(TXRDY_OUT_PRE_INV0_0_i)
);
defparam CUARTOl0l_RNIN3N7.INIT=2'h1;
// @7:301
  SLE \CUARTlI0l[2]  (
	.Q(CUARTlI0l_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTlI0l_ns[2]),
	.EN(CUARTlI0lce_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:301
  SLE \CUARTlI0l[1]  (
	.Q(CUARTlI0l_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_167_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:301
  SLE \CUARTlI0l[0]  (
	.Q(CUARTlI0l_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_165_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:215
  SLE CUARTOl0l (
	.Q(TXRDY_OUT_PRE_INV0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO1I4_i),
	.EN(CUARTOl0l_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:672
  SLE CUARTll1 (
	.Q(CoreUARTapb_C0_0_TX),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTll1_4),
	.EN(CUARTI00l6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:808
  SLE CUARTO00l (
	.Q(CUARTO00l_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_216_i),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:301
  SLE \CUARTIl0l[1]  (
	.Q(CUARTIl0l_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO1I[1]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:301
  SLE \CUARTIl0l[0]  (
	.Q(CUARTIl0l_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO1I[0]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:605
  SLE \CUARTll0l[3]  (
	.Q(CUARTll0l_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_94_i),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:605
  SLE \CUARTll0l[2]  (
	.Q(CUARTll0l_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_92_i),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:605
  SLE \CUARTll0l[1]  (
	.Q(CUARTll0l_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_90_i),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:605
  SLE \CUARTll0l[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTll0l_3[0]),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:301
  SLE \CUARTIl0l[7]  (
	.Q(CUARTIl0l_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO1I[7]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:301
  SLE \CUARTIl0l[6]  (
	.Q(CUARTIl0l_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO1I[6]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:301
  SLE \CUARTIl0l[5]  (
	.Q(CUARTIl0l_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO1I[5]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:301
  SLE \CUARTIl0l[4]  (
	.Q(CUARTIl0l_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO1I[4]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:301
  SLE \CUARTIl0l[3]  (
	.Q(CUARTIl0l_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO1I[3]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:301
  SLE \CUARTIl0l[2]  (
	.Q(CUARTIl0l_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO1I[2]),
	.EN(CUARTOl0l_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 \CUARTl10l.CUARTll1_2_u_2_1_wmux_3  (
	.FCO(CUARTll1_2_u_2_1_wmux_3_FCO),
	.S(CUARTll1_2_u_2_1_wmux_3_S),
	.Y(CUARTll1_2),
	.B(CUARTll1_2_u_2_1_0_y1),
	.C(CUARTll0l_Z[2]),
	.D(VCC),
	.A(CUARTll1_2_u_2_1_0_y3),
	.FCI(CUARTll1_2_u_2_1_co1_0)
);
defparam \CUARTl10l.CUARTll1_2_u_2_1_wmux_3 .INIT=20'h0EC2C;
  ARI1 \CUARTl10l.CUARTll1_2_u_2_1_wmux_2  (
	.FCO(CUARTll1_2_u_2_1_co1_0),
	.S(CUARTll1_2_u_2_1_wmux_2_S),
	.Y(CUARTll1_2_u_2_1_0_y3),
	.B(CUARTll0l_Z[1]),
	.C(CUARTIl0l_Z[6]),
	.D(CUARTIl0l_Z[7]),
	.A(CUARTll1_2_u_2_1_y0_0),
	.FCI(CUARTll1_2_u_2_1_co0_0)
);
defparam \CUARTl10l.CUARTll1_2_u_2_1_wmux_2 .INIT=20'h0F588;
  ARI1 \CUARTl10l.CUARTll1_2_u_2_1_wmux_1  (
	.FCO(CUARTll1_2_u_2_1_co0_0),
	.S(CUARTll1_2_u_2_1_wmux_1_S),
	.Y(CUARTll1_2_u_2_1_y0_0),
	.B(CUARTll0l_Z[1]),
	.C(CUARTIl0l_Z[4]),
	.D(CUARTIl0l_Z[5]),
	.A(CO0),
	.FCI(CUARTll1_2_u_2_1_0_co1)
);
defparam \CUARTl10l.CUARTll1_2_u_2_1_wmux_1 .INIT=20'h0FA44;
  ARI1 \CUARTl10l.CUARTll1_2_u_2_1_wmux_0  (
	.FCO(CUARTll1_2_u_2_1_0_co1),
	.S(CUARTll1_2_u_2_1_wmux_0_S),
	.Y(CUARTll1_2_u_2_1_0_y1),
	.B(CUARTll0l_Z[1]),
	.C(CUARTIl0l_Z[2]),
	.D(CUARTIl0l_Z[3]),
	.A(CUARTll1_2_u_2_1_0_y0),
	.FCI(CUARTll1_2_u_2_1_0_co0)
);
defparam \CUARTl10l.CUARTll1_2_u_2_1_wmux_0 .INIT=20'h0F588;
  ARI1 \CUARTl10l.CUARTll1_2_u_2_1_0_wmux  (
	.FCO(CUARTll1_2_u_2_1_0_co0),
	.S(CUARTll1_2_u_2_1_0_wmux_S),
	.Y(CUARTll1_2_u_2_1_0_y0),
	.B(CUARTll0l_Z[1]),
	.C(CUARTIl0l_Z[0]),
	.D(CUARTIl0l_Z[1]),
	.A(CO0),
	.FCI(VCC)
);
defparam \CUARTl10l.CUARTll1_2_u_2_1_0_wmux .INIT=20'h0FA44;
// @7:215
  CFG4 CUARTOl0l_1_sqmuxa_i (
	.A(CUARTlI0l_Z[0]),
	.B(CUARTlI0l_Z[1]),
	.C(CUARTO1I4),
	.D(CUARTll),
	.Y(CUARTOl0l_1_sqmuxa_i_Z)
);
defparam CUARTOl0l_1_sqmuxa_i.INIT=16'hF4F0;
// @7:301
  CFG4 \CUARTlI0l_ns_0[2]  (
	.A(CUARTlI0l_Z[1]),
	.B(CUARTll0l_Z[1]),
	.C(N_175_3),
	.D(N_175_2),
	.Y(CUARTlI0l_ns[2])
);
defparam \CUARTlI0l_ns_0[2] .INIT=16'h8000;
// @7:265
  CFG3 CUARTOl0l_0_sqmuxa_0_a3 (
	.A(CUARTll),
	.B(CUARTlI0l_Z[1]),
	.C(CUARTlI0l_Z[0]),
	.Y(CUARTOl0l_0_sqmuxa)
);
defparam CUARTOl0l_0_sqmuxa_0_a3.INIT=8'h08;
// @7:301
  CFG2 \CUARTlI0lce[2]  (
	.A(CUARTll),
	.B(CUARTlI0l_Z[0]),
	.Y(CUARTlI0lce_Z[2])
);
defparam \CUARTlI0lce[2] .INIT=4'h8;
// @7:644
  CFG2 \CUARTI10l.CUARTll0l_3_i_o4[1]  (
	.A(CUARTll0l_Z[1]),
	.B(CO0),
	.Y(N_97)
);
defparam \CUARTI10l.CUARTll0l_3_i_o4[1] .INIT=4'h7;
// @7:301
  CFG2 CUARTlI0l_s3_i_o3 (
	.A(CUARTlI0l_Z[0]),
	.B(CUARTlI0l_Z[1]),
	.Y(N_99)
);
defparam CUARTlI0l_s3_i_o3.INIT=4'h7;
// @7:265
  CFG2 CUARTOl0l_0_sqmuxa_0_o2 (
	.A(CUARTll),
	.B(CUARTlI0l_Z[1]),
	.Y(N_103)
);
defparam CUARTOl0l_0_sqmuxa_0_o2.INIT=4'h7;
// @7:301
  CFG2 \CUARTlI0l_ns_i_o3_0[0]  (
	.A(CUARTlI0l_Z[1]),
	.B(CUARTlI0l_Z[2]),
	.Y(N_171)
);
defparam \CUARTlI0l_ns_i_o3_0[0] .INIT=4'hE;
// @7:301
  CFG2 \CUARTlI0l_ns_i_a3_2[1]  (
	.A(CUARTll0l_Z[2]),
	.B(CUARTll0l_Z[3]),
	.Y(N_175_2)
);
defparam \CUARTlI0l_ns_i_a3_2[1] .INIT=4'h2;
// @7:729
  CFG3 un1_CUARTlI0l_1_0_m3 (
	.A(CUARTlI0l_Z[2]),
	.B(CUARTlI0l_Z[1]),
	.C(CUARTlI0l_Z[0]),
	.Y(N_104)
);
defparam un1_CUARTlI0l_1_0_m3.INIT=8'hB1;
// @7:301
  CFG3 \CUARTlI0l_ns_i_a3_1_1[0]  (
	.A(CUARTlI1),
	.B(N_175_2),
	.C(CUARTll0l_Z[1]),
	.Y(CUARTlI0l_ns_i_a3_1_1_Z[0])
);
defparam \CUARTlI0l_ns_i_a3_1_1[0] .INIT=8'h80;
// @7:729
  CFG4 \CUARTl10l.CUARTll1_4_iv_RNO  (
	.A(CUARTO00l_Z),
	.B(CUARTO1OI_0),
	.C(CUARTlI0l_Z[2]),
	.D(CUARTlI0l_Z[0]),
	.Y(CUARTll1_3_m)
);
defparam \CUARTl10l.CUARTll1_4_iv_RNO .INIT=16'h0060;
// @7:301
  CFG4 \CUARTlI0l_ns_i_a3_0[0]  (
	.A(CUARTlI0l_Z[0]),
	.B(CUARTll),
	.C(CUARTlI0l_Z[2]),
	.D(CUARTlI0l_Z[1]),
	.Y(N_174)
);
defparam \CUARTlI0l_ns_i_a3_0[0] .INIT=16'h008A;
// @7:644
  CFG2 \CUARTI10l.CUARTll0l_3_a3[0]  (
	.A(N_99),
	.B(CO0),
	.Y(CUARTll0l_3[0])
);
defparam \CUARTI10l.CUARTll0l_3_a3[0] .INIT=4'h1;
// @7:347
  CFG2 \CUARTO10l.CUARTI00l6_0  (
	.A(CUARTll),
	.B(N_171),
	.Y(CUARTI00l6)
);
defparam \CUARTO10l.CUARTI00l6_0 .INIT=4'hB;
// @7:301
  CFG4 \CUARTlI0l_ns_i_a3_3[1]  (
	.A(CO0),
	.B(CUARTlI0l_Z[0]),
	.C(CUARTII1),
	.D(CUARTll),
	.Y(N_175_3)
);
defparam \CUARTlI0l_ns_i_a3_3[1] .INIT=16'h8400;
// @7:301
  CFG4 \CUARTlI0l_ns_i_a3[1]  (
	.A(CUARTlI0l_Z[1]),
	.B(CUARTll0l_Z[1]),
	.C(N_175_3),
	.D(N_175_2),
	.Y(N_177)
);
defparam \CUARTlI0l_ns_i_a3[1] .INIT=16'h8000;
// @7:808
  CFG3 CUARTO00l_RNO (
	.A(CUARTll1_2),
	.B(CUARTO00l_Z),
	.C(CUARTlI0l_Z[2]),
	.Y(N_216_i)
);
defparam CUARTO00l_RNO.INIT=8'h06;
// @7:301
  CFG4 \CUARTlI0l_ns_i_0[0]  (
	.A(N_171),
	.B(CUARTll),
	.C(TXRDY_OUT_PRE_INV0_0),
	.D(CUARTlI0l_Z[0]),
	.Y(CUARTlI0l_ns_i_0_Z[0])
);
defparam \CUARTlI0l_ns_i_0[0] .INIT=16'h5072;
// @7:729
  CFG4 \CUARTl10l.CUARTll1_4_iv  (
	.A(N_104),
	.B(CUARTll1_3_m),
	.C(N_99),
	.D(CUARTll1_2),
	.Y(CUARTll1_4)
);
defparam \CUARTl10l.CUARTll1_4_iv .INIT=16'hEFEE;
// @7:605
  CFG3 \CUARTll0l_RNO[1]  (
	.A(CO0),
	.B(CUARTll0l_Z[1]),
	.C(N_99),
	.Y(N_90_i)
);
defparam \CUARTll0l_RNO[1] .INIT=8'h06;
// @7:301
  CFG4 \CUARTlI0l_RNO[1]  (
	.A(CUARTlI0l_Z[0]),
	.B(N_177),
	.C(CUARTlI0l_Z[2]),
	.D(CUARTlI0l_Z[1]),
	.Y(N_167_i)
);
defparam \CUARTlI0l_RNO[1] .INIT=16'h0302;
// @7:808
  CFG4 CUARTO00l_RNO_0 (
	.A(CUARTlI0l_Z[0]),
	.B(CUARTlI0l_Z[2]),
	.C(N_103),
	.D(CUARTlI1),
	.Y(N_96_i)
);
defparam CUARTO00l_RNO_0.INIT=16'h8A88;
// @7:605
  CFG4 \CUARTll0l_RNO[3]  (
	.A(CUARTll0l_Z[2]),
	.B(CUARTll0l_Z[3]),
	.C(N_99),
	.D(N_97),
	.Y(N_94_i)
);
defparam \CUARTll0l_RNO[3] .INIT=16'h0C06;
// @7:605
  CFG3 \CUARTll0l_RNO[2]  (
	.A(CUARTll0l_Z[2]),
	.B(N_97),
	.C(N_99),
	.Y(N_92_i)
);
defparam \CUARTll0l_RNO[2] .INIT=8'h09;
// @7:301
  CFG4 \CUARTlI0l_RNO[0]  (
	.A(CUARTlI0l_ns_i_0_Z[0]),
	.B(CUARTlI0l_ns_i_a3_1_1_Z[0]),
	.C(N_175_3),
	.D(N_174),
	.Y(N_165_i)
);
defparam \CUARTlI0l_RNO[0] .INIT=16'h0015;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (
  CUARTO1OI_0,
  CUARTOIII,
  CUARTlI1,
  CUARTII1,
  RX_c,
  PARITY_ERR,
  CUARTllI,
  CUARTI00_1z,
  FRAMING_ERR,
  OVERFLOW,
  CUARTIl,
  Ux2FPGA_sb_0_FIC_0_CLK,
  CUARTOOl
)
;
input CUARTO1OI_0 ;
output [7:0] CUARTOIII ;
input CUARTlI1 ;
input CUARTII1 ;
input RX_c ;
output PARITY_ERR ;
output CUARTllI ;
output CUARTI00_1z ;
output FRAMING_ERR ;
output OVERFLOW ;
input CUARTIl ;
input Ux2FPGA_sb_0_FIC_0_CLK ;
input CUARTOOl ;
wire CUARTO1OI_0 ;
wire CUARTlI1 ;
wire CUARTII1 ;
wire RX_c ;
wire PARITY_ERR ;
wire CUARTllI ;
wire CUARTI00_1z ;
wire FRAMING_ERR ;
wire OVERFLOW ;
wire CUARTIl ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire CUARTOOl ;
wire [1:0] CUARTll0_Z;
wire [1:1] CUARTll0ce_Z;
wire [0:0] CUARTll0_ns;
wire [3:0] CUARTIOll_Z;
wire [3:1] CUARTIlIl_Z;
wire [8:0] CUARTO0Il_Z;
wire [8:0] CUARTO0Il_11;
wire [2:0] CUARTI1Il_Z;
wire [3:0] CUARTl0Il_Z;
wire [3:0] CUARTl0Il_4;
wire [7:7] CUARTlOl_2;
wire [2:2] CUARTll0_d;
wire [0:0] CUARTIlIl_3_i_a2_0_1;
wire [7:7] CUARTO0Il_9_1;
wire [7:7] CUARTO0Il_9_2;
wire CUARTOOl_i ;
wire VCC ;
wire i9_mux_0 ;
wire GND ;
wire CUARTIO0_1_sqmuxa_i ;
wire CUARTll0_0_sqmuxa ;
wire CUARTIO0_1_sqmuxa_Z ;
wire CUARTIO0_5_sn_N_5_i ;
wire CUARTO11_1_sqmuxa_i_Z ;
wire CUARTI01_0_sqmuxa_Z ;
wire un1_CUARTI0115_i ;
wire CUARTI00_1_sqmuxa ;
wire CUARTl1Il_Z ;
wire CUARTl1Il_4 ;
wire CUARTO1Il_1_sqmuxa_i_Z ;
wire CUARTOOll_Z ;
wire CUARTOOll_0_sqmuxa ;
wire CUARTI0Il_Z ;
wire CUARTI0Il_4 ;
wire CUARTI11_12 ;
wire CUARTI11_1_sqmuxa_i_Z ;
wire N_89_i ;
wire CO0 ;
wire N_87_i ;
wire un1_CUARTI1Il6_1_0_Z ;
wire CUARTlOl_1_sqmuxa_Z ;
wire N_93_i ;
wire N_91_i ;
wire CUARTl0Il_0_sqmuxa ;
wire CUARTll0_s0_0_a2_Z ;
wire N_113 ;
wire CUARTIO0_5_1 ;
wire CUARTll0_15_d ;
wire CUARTO1Il_1_sqmuxa_i_1_Z ;
wire CUARTI0I8_1 ;
wire CUARTIO0_5_sn_N_4 ;
wire CUARTI115 ;
wire CUARTll018_NE_i_1 ;
wire CUARTll018 ;
wire m18_1_1 ;
wire m18_1 ;
wire N_27_mux ;
wire N_30_mux ;
wire CUARTI1115 ;
wire CUARTOOll_0_sqmuxa_0_a2_0_Z ;
wire CUARTIO0_0_sqmuxa_Z ;
wire CUARTOOll_0_sqmuxa_1 ;
wire N_98 ;
wire i1_mux ;
wire un1_CUARTI1131_1_Z ;
wire N_111 ;
wire N_126 ;
wire CUARTI0Il5 ;
wire CUARTI0Il_2 ;
wire un1_CUARTI11_0_sqmuxa_i ;
wire un1_CUARTI11_0_sqmuxa_1_i ;
wire N_96 ;
wire CO1 ;
wire N_222 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_5 ;
wire N_4 ;
  CFG1 CUARTOOl_i_0 (
	.A(CUARTOOl),
	.Y(CUARTOOl_i)
);
defparam CUARTOOl_i_0.INIT=2'h1;
// @6:871
  SLE \CUARTll0[1]  (
	.Q(CUARTll0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(i9_mux_0),
	.EN(CUARTll0ce_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:871
  SLE \CUARTll0[0]  (
	.Q(CUARTll0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTll0_ns[0]),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:754
  SLE \CUARTIOll[3]  (
	.Q(CUARTIOll_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTIO0_1_sqmuxa_i),
	.EN(CUARTll0_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:754
  SLE \CUARTIOll[1]  (
	.Q(CUARTIOll_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTIO0_1_sqmuxa_Z),
	.EN(CUARTll0_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:754
  SLE \CUARTIOll[0]  (
	.Q(CUARTIOll_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTIO0_5_sn_N_5_i),
	.EN(CUARTll0_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:575
  SLE CUARTO11 (
	.Q(OVERFLOW),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTOOl_i),
	.EN(CUARTO11_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:653
  SLE CUARTI01 (
	.Q(FRAMING_ERR),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTI01_0_sqmuxa_Z),
	.EN(un1_CUARTI0115_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:871
  SLE CUARTI00 (
	.Q(CUARTI00_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTI00_1_sqmuxa),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:871
  SLE CUARTl1Il (
	.Q(CUARTl1Il_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTl1Il_4),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1613
  SLE CUARTO1Il (
	.Q(CUARTllI),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTOOl_i),
	.EN(CUARTO1Il_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:871
  SLE CUARTOOll (
	.Q(CUARTOOll_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTOOll_0_sqmuxa),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1339
  SLE CUARTI0Il (
	.Q(CUARTI0Il_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTI0Il_4),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1430
  SLE CUARTI11 (
	.Q(PARITY_ERR),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTI11_12),
	.EN(CUARTI11_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:472
  SLE \CUARTIlIl[1]  (
	.Q(CUARTIlIl_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_89_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:472
  SLE \CUARTIlIl[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_87_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1154
  SLE \CUARTO0Il[8]  (
	.Q(CUARTO0Il_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_11[8]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1154
  SLE \CUARTO0Il[7]  (
	.Q(CUARTO0Il_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_11[7]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1154
  SLE \CUARTO0Il[6]  (
	.Q(CUARTO0Il_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_11[6]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1154
  SLE \CUARTO0Il[5]  (
	.Q(CUARTO0Il_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_11[5]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1154
  SLE \CUARTO0Il[4]  (
	.Q(CUARTO0Il_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_11[4]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1154
  SLE \CUARTO0Il[3]  (
	.Q(CUARTO0Il_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_11[3]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1154
  SLE \CUARTO0Il[2]  (
	.Q(CUARTO0Il_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_11[2]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1154
  SLE \CUARTO0Il[1]  (
	.Q(CUARTO0Il_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_11[1]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1154
  SLE \CUARTO0Il[0]  (
	.Q(CUARTO0Il_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_11[0]),
	.EN(un1_CUARTI1Il6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:299
  SLE \CUARTI1Il[2]  (
	.Q(CUARTI1Il_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(RX_c),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:299
  SLE \CUARTI1Il[1]  (
	.Q(CUARTI1Il_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTI1Il_Z[2]),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:299
  SLE \CUARTI1Il[0]  (
	.Q(CUARTI1Il_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTI1Il_Z[1]),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1154
  SLE \CUARTl0Il[0]  (
	.Q(CUARTl0Il_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTl0Il_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:871
  SLE \CUARTlOl[7]  (
	.Q(CUARTOIII[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTlOl_2[7]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:871
  SLE \CUARTlOl[6]  (
	.Q(CUARTOIII[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[6]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:871
  SLE \CUARTlOl[5]  (
	.Q(CUARTOIII[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[5]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:871
  SLE \CUARTlOl[4]  (
	.Q(CUARTOIII[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[4]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:871
  SLE \CUARTlOl[3]  (
	.Q(CUARTOIII[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[3]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:871
  SLE \CUARTlOl[2]  (
	.Q(CUARTOIII[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[2]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:871
  SLE \CUARTlOl[1]  (
	.Q(CUARTOIII[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[1]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:871
  SLE \CUARTlOl[0]  (
	.Q(CUARTOIII[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTO0Il_Z[0]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:472
  SLE \CUARTIlIl[3]  (
	.Q(CUARTIlIl_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_93_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:472
  SLE \CUARTIlIl[2]  (
	.Q(CUARTIlIl_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_91_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1154
  SLE \CUARTl0Il[3]  (
	.Q(CUARTl0Il_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTl0Il_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1154
  SLE \CUARTl0Il[2]  (
	.Q(CUARTl0Il_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTl0Il_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:1154
  SLE \CUARTl0Il[1]  (
	.Q(CUARTl0Il_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTl0Il_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:866
  CFG3 CUARTl0Il_0_sqmuxa_0_a2 (
	.A(CUARTll0_Z[0]),
	.B(CUARTll0_Z[1]),
	.C(CUARTIl),
	.Y(CUARTl0Il_0_sqmuxa)
);
defparam CUARTl0Il_0_sqmuxa_0_a2.INIT=8'h10;
// @6:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_a2[3]  (
	.A(CUARTI1Il_Z[0]),
	.B(CUARTI1Il_Z[1]),
	.C(CUARTI1Il_Z[2]),
	.D(CUARTll0_s0_0_a2_Z),
	.Y(N_113)
);
defparam \CUARTlIll.CUARTIlIl_3_i_a2[3] .INIT=16'hE800;
// @6:1613
  CFG4 CUARTO1Il_1_sqmuxa_i (
	.A(CUARTIO0_5_1),
	.B(CUARTll0_15_d),
	.C(CUARTOOl),
	.D(CUARTO1Il_1_sqmuxa_i_1_Z),
	.Y(CUARTO1Il_1_sqmuxa_i_Z)
);
defparam CUARTO1Il_1_sqmuxa_i.INIT=16'hFAFE;
// @6:1613
  CFG4 CUARTO1Il_1_sqmuxa_i_1 (
	.A(CUARTII1),
	.B(CUARTI0I8_1),
	.C(CUARTIO0_5_sn_N_4),
	.D(CUARTI115),
	.Y(CUARTO1Il_1_sqmuxa_i_1_Z)
);
defparam CUARTO1Il_1_sqmuxa_i_1.INIT=16'h2F7F;
// @6:871
  CFG4 \CUARTllll.CUARTll018_NE_i  (
	.A(CUARTIOll_Z[1]),
	.B(CUARTl0Il_Z[2]),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTll018_NE_i_1),
	.Y(CUARTll018)
);
defparam \CUARTllll.CUARTll018_NE_i .INIT=16'h0081;
// @6:871
  CFG4 \CUARTllll.CUARTll018_NE_i_1  (
	.A(CUARTIOll_Z[3]),
	.B(CUARTIOll_Z[0]),
	.C(CUARTl0Il_Z[3]),
	.D(CUARTl0Il_Z[0]),
	.Y(CUARTll018_NE_i_1)
);
defparam \CUARTllll.CUARTll018_NE_i_1 .INIT=16'h7BDE;
// @6:871
  CFG4 \CUARTll0_ns_1_0_.m18_1  (
	.A(CUARTll0_Z[0]),
	.B(CUARTll0_Z[1]),
	.C(m18_1_1),
	.D(CUARTll018),
	.Y(m18_1)
);
defparam \CUARTll0_ns_1_0_.m18_1 .INIT=16'h98BA;
// @6:871
  CFG4 \CUARTll0_ns_1_0_.m18_1_1  (
	.A(CUARTIlIl_Z[2]),
	.B(CUARTIlIl_Z[1]),
	.C(CUARTIlIl_Z[3]),
	.D(CO0),
	.Y(m18_1_1)
);
defparam \CUARTll0_ns_1_0_.m18_1_1 .INIT=16'h0010;
// @6:871
  CFG4 \CUARTll0_ns_1_0_.m18_2  (
	.A(CUARTll0_Z[1]),
	.B(N_27_mux),
	.C(N_30_mux),
	.D(m18_1),
	.Y(CUARTll0_ns[0])
);
defparam \CUARTll0_ns_1_0_.m18_2 .INIT=16'hF588;
// @6:100
  CFG2 CUARTIO0_1_sqmuxa_i_0 (
	.A(CUARTII1),
	.B(CUARTlI1),
	.Y(CUARTIO0_1_sqmuxa_i)
);
defparam CUARTIO0_1_sqmuxa_i_0.INIT=4'hE;
// @6:1683
  CFG4 \CUARTO1ll.CUARTIO0_5_u_1_0  (
	.A(CUARTIO0_5_sn_N_4),
	.B(CUARTIl),
	.C(CUARTI1115),
	.D(CUARTll0_15_d),
	.Y(CUARTIO0_5_1)
);
defparam \CUARTO1ll.CUARTIO0_5_u_1_0 .INIT=16'h4000;
// @6:1406
  CFG2 CUARTOOll_0_sqmuxa_0_a2_0 (
	.A(CUARTIlIl_Z[2]),
	.B(CUARTIlIl_Z[3]),
	.Y(CUARTOOll_0_sqmuxa_0_a2_0_Z)
);
defparam CUARTOOll_0_sqmuxa_0_a2_0.INIT=4'h8;
// @6:871
  CFG2 \CUARTll0ce[1]  (
	.A(CUARTIl),
	.B(CUARTll0_Z[0]),
	.Y(CUARTll0ce_Z[1])
);
defparam \CUARTll0ce[1] .INIT=4'h8;
// @6:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[0]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[1]),
	.Y(CUARTO0Il_11[0])
);
defparam \CUARTO0ll.CUARTO0Il_11[0] .INIT=4'h4;
// @6:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[1]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[2]),
	.Y(CUARTO0Il_11[1])
);
defparam \CUARTO0ll.CUARTO0Il_11[1] .INIT=4'h4;
// @6:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[2]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[3]),
	.Y(CUARTO0Il_11[2])
);
defparam \CUARTO0ll.CUARTO0Il_11[2] .INIT=4'h4;
// @6:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[3]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[4]),
	.Y(CUARTO0Il_11[3])
);
defparam \CUARTO0ll.CUARTO0Il_11[3] .INIT=4'h4;
// @6:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[4]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[5]),
	.Y(CUARTO0Il_11[4])
);
defparam \CUARTO0ll.CUARTO0Il_11[4] .INIT=4'h4;
// @6:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[5]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[6]),
	.Y(CUARTO0Il_11[5])
);
defparam \CUARTO0ll.CUARTO0Il_11[5] .INIT=4'h4;
// @6:871
  CFG2 CUARTll0_s0_0_a2 (
	.A(CUARTll0_Z[1]),
	.B(CUARTll0_Z[0]),
	.Y(CUARTll0_s0_0_a2_Z)
);
defparam CUARTll0_s0_0_a2.INIT=4'h1;
// @6:100
  CFG2 CUARTIO0_0_sqmuxa (
	.A(CUARTII1),
	.B(CUARTlI1),
	.Y(CUARTIO0_0_sqmuxa_Z)
);
defparam CUARTIO0_0_sqmuxa.INIT=4'h8;
// @6:231
  CFG2 CUARTI01_0_sqmuxa (
	.A(CUARTIl),
	.B(CUARTOOll_Z),
	.Y(CUARTI01_0_sqmuxa_Z)
);
defparam CUARTI01_0_sqmuxa.INIT=4'h8;
// @6:1014
  CFG2 \CUARTllll.CUARTlOl_2[7]  (
	.A(CUARTII1),
	.B(CUARTO0Il_Z[7]),
	.Y(CUARTlOl_2[7])
);
defparam \CUARTllll.CUARTlOl_2[7] .INIT=4'h8;
// @6:100
  CFG2 CUARTIO0_1_sqmuxa (
	.A(CUARTII1),
	.B(CUARTlI1),
	.Y(CUARTIO0_1_sqmuxa_Z)
);
defparam CUARTIO0_1_sqmuxa.INIT=4'h1;
// @6:871
  CFG2 CUARTll0_s1_0_a2 (
	.A(CUARTll0_Z[1]),
	.B(CUARTll0_Z[0]),
	.Y(CUARTll0_15_d)
);
defparam CUARTll0_s1_0_a2.INIT=4'h4;
// @6:871
  CFG2 CUARTll0_s2_0_a2 (
	.A(CUARTll0_Z[1]),
	.B(CUARTll0_Z[0]),
	.Y(CUARTll0_d[2])
);
defparam CUARTll0_s2_0_a2.INIT=4'h2;
// @6:1406
  CFG2 CUARTOOll_0_sqmuxa_0_a2_1 (
	.A(CUARTIlIl_Z[1]),
	.B(CO0),
	.Y(CUARTOOll_0_sqmuxa_1)
);
defparam CUARTOOll_0_sqmuxa_0_a2_1.INIT=4'h2;
// @6:1712
  CFG4 \CUARTO1ll.CUARTI0I8_1  (
	.A(CUARTl0Il_Z[3]),
	.B(CUARTl0Il_Z[2]),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTl0Il_Z[0]),
	.Y(CUARTI0I8_1)
);
defparam \CUARTO1ll.CUARTI0I8_1 .INIT=16'h0200;
// @6:515
  CFG3 \CUARTlIll.CUARTIlIl_3_i_a2_0_1_0[0]  (
	.A(CUARTll0_Z[1]),
	.B(CUARTIlIl_Z[3]),
	.C(CUARTll0_Z[0]),
	.Y(CUARTIlIl_3_i_a2_0_1[0])
);
defparam \CUARTlIll.CUARTIlIl_3_i_a2_0_1_0[0] .INIT=8'h20;
// @6:871
  CFG4 \CUARTll0_ns_1_0_.m8  (
	.A(CUARTIlIl_Z[2]),
	.B(CUARTIlIl_Z[1]),
	.C(CUARTIlIl_Z[3]),
	.D(CO0),
	.Y(N_27_mux)
);
defparam \CUARTll0_ns_1_0_.m8 .INIT=16'h8000;
// @6:1496
  CFG4 \CUARTl0ll.CUARTI115  (
	.A(CUARTl0Il_Z[3]),
	.B(CUARTl0Il_Z[2]),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTl0Il_Z[0]),
	.Y(CUARTI115)
);
defparam \CUARTl0ll.CUARTI115 .INIT=16'h4000;
// @6:1543
  CFG4 \CUARTl0ll.CUARTI1115  (
	.A(CUARTl0Il_Z[3]),
	.B(CUARTl0Il_Z[2]),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTl0Il_Z[0]),
	.Y(CUARTI1115)
);
defparam \CUARTl0ll.CUARTI1115 .INIT=16'h0002;
// @6:515
  CFG3 \CUARTlIll.CUARTIlIl_3_i_o2[2]  (
	.A(CUARTIlIl_Z[1]),
	.B(CO0),
	.C(CUARTIlIl_Z[2]),
	.Y(N_98)
);
defparam \CUARTlIll.CUARTIlIl_3_i_o2[2] .INIT=8'h7F;
// @6:100
  CFG3 \CUARTO1ll.CUARTIO0_5_sn_m3  (
	.A(CUARTlI1),
	.B(CUARTII1),
	.C(CUARTIl),
	.Y(CUARTIO0_5_sn_N_4)
);
defparam \CUARTO1ll.CUARTIO0_5_sn_m3 .INIT=8'h90;
// @6:100
  CFG2 \CUARTIOll_RNO[0]  (
	.A(CUARTII1),
	.B(CUARTlI1),
	.Y(CUARTIO0_5_sn_N_5_i)
);
defparam \CUARTIOll_RNO[0] .INIT=4'h9;
// @6:871
  CFG3 \CUARTll0_ns_1_0_.m12  (
	.A(CUARTI1Il_Z[1]),
	.B(CUARTI1Il_Z[0]),
	.C(CUARTI1Il_Z[2]),
	.Y(i1_mux)
);
defparam \CUARTll0_ns_1_0_.m12 .INIT=8'h17;
// @6:1251
  CFG4 \CUARTO0ll.CUARTO0Il_9_3_1[7]  (
	.A(CUARTO0Il_Z[7]),
	.B(CUARTO0Il_Z[8]),
	.C(CUARTII1),
	.D(CUARTlI1),
	.Y(CUARTO0Il_9_1[7])
);
defparam \CUARTO0ll.CUARTO0Il_9_3_1[7] .INIT=16'hC00A;
// @6:1464
  CFG3 un1_CUARTI1131_1 (
	.A(CUARTlI1),
	.B(CUARTIl),
	.C(N_27_mux),
	.Y(un1_CUARTI1131_1_Z)
);
defparam un1_CUARTI1131_1.INIT=8'h7F;
// @6:954
  CFG4 CUARTlOl_1_sqmuxa (
	.A(CUARTll0_15_d),
	.B(CUARTll018),
	.C(CUARTllI),
	.D(CUARTIl),
	.Y(CUARTlOl_1_sqmuxa_Z)
);
defparam CUARTlOl_1_sqmuxa.INIT=16'h0800;
// @6:954
  CFG3 \CUARTllll.CUARTl1Il_4  (
	.A(CUARTll018),
	.B(CUARTllI),
	.C(CUARTll0_15_d),
	.Y(CUARTl1Il_4)
);
defparam \CUARTllll.CUARTl1Il_4 .INIT=8'h80;
// @6:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_a2[0]  (
	.A(CUARTIlIl_Z[1]),
	.B(CUARTll0_s0_0_a2_Z),
	.C(CUARTIlIl_Z[3]),
	.D(CUARTIlIl_Z[2]),
	.Y(N_111)
);
defparam \CUARTlIll.CUARTIlIl_3_i_a2[0] .INIT=16'h0040;
// @6:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_a2_0[3]  (
	.A(CO0),
	.B(CUARTIlIl_Z[2]),
	.C(CUARTIlIl_Z[1]),
	.D(CUARTll0_s0_0_a2_Z),
	.Y(N_126)
);
defparam \CUARTlIll.CUARTIlIl_3_i_a2_0[3] .INIT=16'h0100;
// @6:1384
  CFG2 \CUARTI0ll.CUARTI0Il5  (
	.A(N_27_mux),
	.B(CUARTlI1),
	.Y(CUARTI0Il5)
);
defparam \CUARTI0ll.CUARTI0Il5 .INIT=4'h8;
// @6:1406
  CFG2 CUARTI00_1_sqmuxa_0_a2 (
	.A(N_27_mux),
	.B(CUARTll0_d[2]),
	.Y(CUARTI00_1_sqmuxa)
);
defparam CUARTI00_1_sqmuxa_0_a2.INIT=4'h8;
// @6:575
  CFG3 CUARTO11_1_sqmuxa_i (
	.A(CUARTOOl),
	.B(CUARTl1Il_Z),
	.C(CUARTIl),
	.Y(CUARTO11_1_sqmuxa_i_Z)
);
defparam CUARTO11_1_sqmuxa_i.INIT=8'hEA;
// @6:653
  CFG3 CUARTI01_RNO (
	.A(CUARTOOl),
	.B(CUARTOOll_Z),
	.C(CUARTIl),
	.Y(un1_CUARTI0115_i)
);
defparam CUARTI01_RNO.INIT=8'hEA;
// @6:871
  CFG4 \CUARTll0_ns_1_0_.m16  (
	.A(CUARTIlIl_Z[2]),
	.B(CUARTIlIl_Z[3]),
	.C(i1_mux),
	.D(CUARTOOll_0_sqmuxa_1),
	.Y(N_30_mux)
);
defparam \CUARTll0_ns_1_0_.m16 .INIT=16'hD0F0;
// @6:1399
  CFG2 \CUARTI0ll.CUARTI0Il_2  (
	.A(i1_mux),
	.B(CUARTI0Il_Z),
	.Y(CUARTI0Il_2)
);
defparam \CUARTI0ll.CUARTI0Il_2 .INIT=4'h9;
// @6:1406
  CFG4 CUARTOOll_0_sqmuxa_0_a2 (
	.A(CUARTOOll_0_sqmuxa_0_a2_0_Z),
	.B(CUARTOOll_0_sqmuxa_1),
	.C(CUARTll0_d[2]),
	.D(i1_mux),
	.Y(CUARTOOll_0_sqmuxa)
);
defparam CUARTOOll_0_sqmuxa_0_a2.INIT=16'h8000;
// @6:963
  CFG2 CUARTll0_0_sqmuxa_0_a2 (
	.A(N_126),
	.B(CUARTIlIl_Z[3]),
	.Y(CUARTll0_0_sqmuxa)
);
defparam CUARTll0_0_sqmuxa_0_a2.INIT=4'h8;
// @6:1485
  CFG4 un1_CUARTI11_0_sqmuxa (
	.A(CUARTO1OI_0),
	.B(CUARTII1),
	.C(CUARTI115),
	.D(CUARTI1115),
	.Y(un1_CUARTI11_0_sqmuxa_i)
);
defparam un1_CUARTI11_0_sqmuxa.INIT=16'hA820;
// @6:1485
  CFG4 un1_CUARTI11_0_sqmuxa_1 (
	.A(CUARTO1OI_0),
	.B(CUARTII1),
	.C(CUARTI115),
	.D(CUARTI1115),
	.Y(un1_CUARTI11_0_sqmuxa_1_i)
);
defparam un1_CUARTI11_0_sqmuxa_1.INIT=16'h5410;
// @6:927
  CFG3 un1_CUARTI1Il6_1_0 (
	.A(CUARTIl),
	.B(CUARTl0Il_0_sqmuxa),
	.C(N_27_mux),
	.Y(un1_CUARTI1Il6_1_0_Z)
);
defparam un1_CUARTI1Il6_1_0.INIT=8'hEC;
// @6:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_o2[0]  (
	.A(CUARTIlIl_Z[1]),
	.B(CUARTIlIl_Z[2]),
	.C(N_113),
	.D(CUARTIlIl_3_i_a2_0_1[0]),
	.Y(N_96)
);
defparam \CUARTlIll.CUARTIlIl_3_i_o2[0] .INIT=16'hF8F0;
// @6:1199
  CFG4 \CUARTO0ll.CUARTl0Il_4[0]  (
	.A(CUARTIl),
	.B(CUARTl0Il_Z[0]),
	.C(N_27_mux),
	.D(CUARTl0Il_0_sqmuxa),
	.Y(CUARTl0Il_4[0])
);
defparam \CUARTO0ll.CUARTl0Il_4[0] .INIT=16'h006C;
// @6:1199
  CFG4 \CUARTO0ll.CUARTO0Il_11[6]  (
	.A(CUARTIO0_1_sqmuxa_Z),
	.B(CUARTO0Il_Z[7]),
	.C(CUARTll0_s0_0_a2_Z),
	.D(i1_mux),
	.Y(CUARTO0Il_11[6])
);
defparam \CUARTO0ll.CUARTO0Il_11[6] .INIT=16'h040E;
// @6:1199
  CFG4 \CUARTO0ll.CUARTO0Il_11[8]  (
	.A(CUARTIO0_0_sqmuxa_Z),
	.B(CUARTO0Il_Z[8]),
	.C(CUARTll0_s0_0_a2_Z),
	.D(i1_mux),
	.Y(CUARTO0Il_11[8])
);
defparam \CUARTO0ll.CUARTO0Il_11[8] .INIT=16'h040E;
// @6:871
  CFG3 \CUARTll0_ns_1_0_.m20  (
	.A(CUARTll0_Z[1]),
	.B(N_30_mux),
	.C(CUARTll018),
	.Y(i9_mux_0)
);
defparam \CUARTll0_ns_1_0_.m20 .INIT=8'hD8;
// @6:1245
  CFG4 \un1_CUARTl0Il_1.CO1  (
	.A(CUARTIl),
	.B(N_27_mux),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTl0Il_Z[0]),
	.Y(CO1)
);
defparam \un1_CUARTl0Il_1.CO1 .INIT=16'h8000;
// @6:1245
  CFG4 \un1_CUARTl0Il_1.SUM[1]  (
	.A(CUARTIl),
	.B(N_27_mux),
	.C(CUARTl0Il_Z[1]),
	.D(CUARTl0Il_Z[0]),
	.Y(N_222)
);
defparam \un1_CUARTl0Il_1.SUM[1] .INIT=16'h78F0;
// @6:1251
  CFG3 \CUARTO0ll.CUARTO0Il_9_3_2[7]  (
	.A(CUARTlI1),
	.B(CUARTII1),
	.C(i1_mux),
	.Y(CUARTO0Il_9_2[7])
);
defparam \CUARTO0ll.CUARTO0Il_9_3_2[7] .INIT=8'h06;
// @6:1199
  CFG2 \CUARTO0ll.CUARTl0Il_4[1]  (
	.A(N_222),
	.B(CUARTl0Il_0_sqmuxa),
	.Y(CUARTl0Il_4[1])
);
defparam \CUARTO0ll.CUARTl0Il_4[1] .INIT=4'h2;
// @6:1404
  CFG4 \CUARTI0ll.CUARTI0Il_4_u  (
	.A(CUARTI0Il_2),
	.B(CUARTI0Il5),
	.C(CUARTI0Il_Z),
	.D(CUARTll0_d[2]),
	.Y(CUARTI0Il_4)
);
defparam \CUARTI0ll.CUARTI0Il_4_u .INIT=16'h00B8;
// @6:1430
  CFG4 CUARTI11_1_sqmuxa_i (
	.A(un1_CUARTI1131_1_Z),
	.B(un1_CUARTI11_0_sqmuxa_1_i),
	.C(un1_CUARTI11_0_sqmuxa_i),
	.D(CUARTOOl),
	.Y(CUARTI11_1_sqmuxa_i_Z)
);
defparam CUARTI11_1_sqmuxa_i.INIT=16'hFF54;
// @6:1595
  CFG4 \CUARTl0ll.CUARTI11_12_iv  (
	.A(un1_CUARTI11_0_sqmuxa_i),
	.B(CUARTOOl),
	.C(CUARTI0Il_2),
	.D(un1_CUARTI11_0_sqmuxa_1_i),
	.Y(CUARTI11_12)
);
defparam \CUARTl0ll.CUARTI11_12_iv .INIT=16'h3202;
// @6:472
  CFG3 \CUARTIlIl_RNO[1]  (
	.A(CO0),
	.B(CUARTIlIl_Z[1]),
	.C(N_96),
	.Y(N_89_i)
);
defparam \CUARTIlIl_RNO[1] .INIT=8'h06;
// @6:472
  CFG3 \CUARTIlIl_RNO[0]  (
	.A(N_96),
	.B(CO0),
	.C(N_111),
	.Y(N_87_i)
);
defparam \CUARTIlIl_RNO[0] .INIT=8'h01;
// @6:472
  CFG4 \CUARTIlIl_RNO[3]  (
	.A(N_98),
	.B(CUARTIlIl_Z[3]),
	.C(N_113),
	.D(N_126),
	.Y(N_93_i)
);
defparam \CUARTIlIl_RNO[3] .INIT=16'h0009;
// @6:472
  CFG4 \CUARTIlIl_RNO[2]  (
	.A(CO0),
	.B(CUARTIlIl_Z[2]),
	.C(CUARTIlIl_Z[1]),
	.D(N_96),
	.Y(N_91_i)
);
defparam \CUARTIlIl_RNO[2] .INIT=16'h006C;
// @6:1199
  CFG3 \CUARTO0ll.CUARTl0Il_4[2]  (
	.A(CUARTl0Il_Z[2]),
	.B(CUARTl0Il_0_sqmuxa),
	.C(CO1),
	.Y(CUARTl0Il_4[2])
);
defparam \CUARTO0ll.CUARTl0Il_4[2] .INIT=8'h12;
// @6:1199
  CFG3 \CUARTO0ll.CUARTO0Il_11[7]  (
	.A(CUARTO0Il_9_2[7]),
	.B(CUARTO0Il_9_1[7]),
	.C(CUARTll0_s0_0_a2_Z),
	.Y(CUARTO0Il_11[7])
);
defparam \CUARTO0ll.CUARTO0Il_11[7] .INIT=8'h0E;
// @6:1199
  CFG4 \CUARTO0ll.CUARTl0Il_4[3]  (
	.A(CUARTl0Il_Z[2]),
	.B(CUARTl0Il_Z[3]),
	.C(CO1),
	.D(CUARTl0Il_0_sqmuxa),
	.Y(CUARTl0Il_4[3])
);
defparam \CUARTO0ll.CUARTl0Il_4[3] .INIT=16'h006C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s (
  CUARTOIII,
  CUARTO1OI,
  CUARTl0OI,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR,
  OVERFLOW,
  FRAMING_ERR,
  PARITY_ERR,
  RX_c,
  TXRDY_OUT_PRE_INV0_0,
  TXRDY_OUT_PRE_INV0_0_i,
  CoreUARTapb_C0_0_TX,
  CUARTlI1,
  CUARTII1,
  popfeedthru_unused,
  N_61,
  popfeedthru_unused_8,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  Ux2FPGA_sb_0_FIC_0_CLK,
  CoreUARTapb_C0_0_RXRDY
)
;
output [7:0] CUARTOIII ;
input [7:2] CUARTO1OI ;
input [7:0] CUARTl0OI ;
input [4:2] Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR ;
output OVERFLOW ;
output FRAMING_ERR ;
output PARITY_ERR ;
input RX_c ;
output TXRDY_OUT_PRE_INV0_0 ;
output TXRDY_OUT_PRE_INV0_0_i ;
output CoreUARTapb_C0_0_TX ;
input CUARTlI1 ;
input CUARTII1 ;
input popfeedthru_unused ;
input N_61 ;
input popfeedthru_unused_8 ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input Ux2FPGA_sb_0_FIC_0_CLK ;
output CoreUARTapb_C0_0_RXRDY ;
wire OVERFLOW ;
wire FRAMING_ERR ;
wire PARITY_ERR ;
wire RX_c ;
wire TXRDY_OUT_PRE_INV0_0 ;
wire TXRDY_OUT_PRE_INV0_0_i ;
wire CoreUARTapb_C0_0_TX ;
wire CUARTlI1 ;
wire CUARTII1 ;
wire popfeedthru_unused ;
wire N_61 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire CoreUARTapb_C0_0_RXRDY ;
wire [7:0] CUARTO1I_Z;
wire VCC ;
wire CUARTllI ;
wire RXRDY5 ;
wire GND ;
wire CUARTO1I4 ;
wire CUARTO1I4_0_a2_1 ;
wire CUARTO1I4_i ;
wire CUARTI00 ;
wire un1_CUARTOOl_0_a2_1 ;
wire CUARTOOl ;
wire CUARTll ;
wire CUARTIl ;
// @9:774
  SLE \genblk1.RXRDY  (
	.Q(CoreUARTapb_C0_0_RXRDY),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTllI),
	.EN(RXRDY5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:405
  SLE \CUARTO1I[7]  (
	.Q(CUARTO1I_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:405
  SLE \CUARTO1I[6]  (
	.Q(CUARTO1I_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:405
  SLE \CUARTO1I[5]  (
	.Q(CUARTO1I_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:405
  SLE \CUARTO1I[4]  (
	.Q(CUARTO1I_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:405
  SLE \CUARTO1I[3]  (
	.Q(CUARTO1I_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:405
  SLE \CUARTO1I[2]  (
	.Q(CUARTO1I_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:405
  SLE \CUARTO1I[1]  (
	.Q(CUARTO1I_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:405
  SLE \CUARTO1I[0]  (
	.Q(CUARTO1I_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(CUARTO1I4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:458
  CFG4 \CUARTl10.CUARTO1I4_0_a2_i  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4]),
	.B(popfeedthru_unused_8),
	.C(CUARTO1I4_0_a2_1),
	.D(N_61),
	.Y(CUARTO1I4_i)
);
defparam \CUARTl10.CUARTO1I4_0_a2_i .INIT=16'hFFBF;
// @9:817
  CFG2 \genblk1.RXRDY5  (
	.A(CUARTllI),
	.B(CUARTI00),
	.Y(RXRDY5)
);
defparam \genblk1.RXRDY5 .INIT=4'hD;
// @9:458
  CFG3 \CUARTl10.CUARTO1I4_0_a2_1  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.B(popfeedthru_unused),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.Y(CUARTO1I4_0_a2_1)
);
defparam \CUARTl10.CUARTO1I4_0_a2_1 .INIT=8'h04;
// @9:569
  CFG3 un1_CUARTOOl_0_a2_1_0 (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.B(popfeedthru_unused),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.Y(un1_CUARTOOl_0_a2_1)
);
defparam un1_CUARTOOl_0_a2_1_0.INIT=8'h02;
// @9:458
  CFG4 \CUARTl10.CUARTO1I4_0_a2  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4]),
	.B(popfeedthru_unused_8),
	.C(CUARTO1I4_0_a2_1),
	.D(N_61),
	.Y(CUARTO1I4)
);
defparam \CUARTl10.CUARTO1I4_0_a2 .INIT=16'h0040;
// @9:569
  CFG4 un1_CUARTOOl_0_a2 (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4]),
	.B(popfeedthru_unused_8),
	.C(un1_CUARTOOl_0_a2_1),
	.D(N_61),
	.Y(CUARTOOl)
);
defparam un1_CUARTOOl_0_a2.INIT=16'h0040;
// @9:1395
  CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s CUARTOO1 (
	.CUARTO1OI(CUARTO1OI[7:3]),
	.CUARTl0OI(CUARTl0OI[7:0]),
	.CUARTll_1z(CUARTll),
	.CUARTIl(CUARTIl),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK)
);
// @9:1441
  CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s CUARTIO1 (
	.CUARTO1OI_0(CUARTO1OI[2]),
	.CUARTO1I(CUARTO1I_Z[7:0]),
	.CUARTII1(CUARTII1),
	.CUARTlI1(CUARTlI1),
	.CUARTO1I4(CUARTO1I4),
	.CUARTll(CUARTll),
	.CoreUARTapb_C0_0_TX(CoreUARTapb_C0_0_TX),
	.CUARTO1I4_i(CUARTO1I4_i),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.TXRDY_OUT_PRE_INV0_0_i(TXRDY_OUT_PRE_INV0_0_i),
	.TXRDY_OUT_PRE_INV0_0(TXRDY_OUT_PRE_INV0_0)
);
// @9:1527
  CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s CUARTO01 (
	.CUARTO1OI_0(CUARTO1OI[2]),
	.CUARTOIII(CUARTOIII[7:0]),
	.CUARTlI1(CUARTlI1),
	.CUARTII1(CUARTII1),
	.RX_c(RX_c),
	.PARITY_ERR(PARITY_ERR),
	.CUARTllI(CUARTllI),
	.CUARTI00_1z(CUARTI00),
	.FRAMING_ERR(FRAMING_ERR),
	.OVERFLOW(OVERFLOW),
	.CUARTIl(CUARTIl),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.CUARTOOl(CUARTOOl)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA,
  CoreUARTapb_C0_0_TX,
  TXRDY_OUT_PRE_INV0_0_i,
  RX_c,
  N_61,
  popfeedthru_unused,
  popfeedthru_unused_8,
  CoreUARTapb_C0_0_RXRDY,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  Ux2FPGA_sb_0_FIC_0_CLK
)
;
input [4:2] Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR ;
output [7:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA ;
output CoreUARTapb_C0_0_TX ;
output TXRDY_OUT_PRE_INV0_0_i ;
input RX_c ;
input N_61 ;
input popfeedthru_unused ;
input popfeedthru_unused_8 ;
output CoreUARTapb_C0_0_RXRDY ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_5 ;
input Ux2FPGA_sb_0_FIC_0_CLK ;
wire CoreUARTapb_C0_0_TX ;
wire TXRDY_OUT_PRE_INV0_0_i ;
wire RX_c ;
wire N_61 ;
wire popfeedthru_unused ;
wire popfeedthru_unused_8 ;
wire CoreUARTapb_C0_0_RXRDY ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire [7:0] CUARTl0OI_Z;
wire [7:0] CUARTl1OI;
wire [7:2] CUARTO1OI_Z;
wire [7:5] CUARTl1OI_5_1;
wire [7:0] CUARTOIII;
wire [4:0] CUARTl1OI_5_1_1_Z;
wire [4:0] CUARTl1OI_5_1_Z;
wire VCC ;
wire CUARTl0OI5 ;
wire GND ;
wire CUARTlI1 ;
wire CUARTO1OI5 ;
wire CUARTII1 ;
wire un1_CUARTl1OI23_i ;
wire TXRDY_OUT_PRE_INV0_0 ;
wire OVERFLOW ;
wire FRAMING_ERR ;
wire PARITY_ERR ;
wire CUARTO1OI5_2 ;
wire un1_CUARTl1OI23_0_0_Z ;
wire CUARTO1OI5_3 ;
// @10:728
  SLE \CUARTl0OI[2]  (
	.Q(CUARTl0OI_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:728
  SLE \CUARTl0OI[1]  (
	.Q(CUARTl0OI_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:728
  SLE \CUARTl0OI[0]  (
	.Q(CUARTl0OI_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:806
  SLE \CUARTO1OI[1]  (
	.Q(CUARTlI1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:806
  SLE \CUARTO1OI[0]  (
	.Q(CUARTII1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:669
  SLE \CUARTOOII[7]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTl1OI[7]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:669
  SLE \CUARTOOII[6]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTl1OI[6]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:669
  SLE \CUARTOOII[5]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTl1OI[5]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:669
  SLE \CUARTOOII[4]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTl1OI[4]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:669
  SLE \CUARTOOII[3]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTl1OI[3]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:669
  SLE \CUARTOOII[2]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTl1OI[2]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:669
  SLE \CUARTOOII[1]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTl1OI[1]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:669
  SLE \CUARTOOII[0]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(CUARTl1OI[0]),
	.EN(un1_CUARTl1OI23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:728
  SLE \CUARTl0OI[7]  (
	.Q(CUARTl0OI_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:728
  SLE \CUARTl0OI[6]  (
	.Q(CUARTl0OI_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:728
  SLE \CUARTl0OI[5]  (
	.Q(CUARTl0OI_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:728
  SLE \CUARTl0OI[4]  (
	.Q(CUARTl0OI_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:728
  SLE \CUARTl0OI[3]  (
	.Q(CUARTl0OI_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(CUARTl0OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:806
  SLE \CUARTO1OI[7]  (
	.Q(CUARTO1OI_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:806
  SLE \CUARTO1OI[6]  (
	.Q(CUARTO1OI_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:806
  SLE \CUARTO1OI[5]  (
	.Q(CUARTO1OI_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:806
  SLE \CUARTO1OI[4]  (
	.Q(CUARTO1OI_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:806
  SLE \CUARTO1OI[3]  (
	.Q(CUARTO1OI_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:806
  SLE \CUARTO1OI[2]  (
	.Q(CUARTO1OI_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(CUARTO1OI5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:536
  CFG4 \CUARTl1OI_5[6]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.B(CUARTl1OI_5_1[6]),
	.C(CUARTO1OI_Z[6]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.Y(CUARTl1OI[6])
);
defparam \CUARTl1OI_5[6] .INIT=16'hB188;
// @10:536
  CFG4 \CUARTl1OI_5_1_0[6]  (
	.A(CUARTl0OI_Z[6]),
	.B(CUARTOIII[6]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4]),
	.Y(CUARTl1OI_5_1[6])
);
defparam \CUARTl1OI_5_1_0[6] .INIT=16'h05C5;
// @10:536
  CFG4 \CUARTl1OI_5[5]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.B(CUARTl1OI_5_1[5]),
	.C(CUARTO1OI_Z[5]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.Y(CUARTl1OI[5])
);
defparam \CUARTl1OI_5[5] .INIT=16'hB188;
// @10:536
  CFG4 \CUARTl1OI_5_1_0[5]  (
	.A(CUARTl0OI_Z[5]),
	.B(CUARTOIII[5]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4]),
	.Y(CUARTl1OI_5_1[5])
);
defparam \CUARTl1OI_5_1_0[5] .INIT=16'h05C5;
// @10:536
  CFG4 \CUARTl1OI_5[7]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.B(CUARTl1OI_5_1[7]),
	.C(CUARTO1OI_Z[7]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.Y(CUARTl1OI[7])
);
defparam \CUARTl1OI_5[7] .INIT=16'hB188;
// @10:536
  CFG4 \CUARTl1OI_5_1_0[7]  (
	.A(CUARTl0OI_Z[7]),
	.B(CUARTOIII[7]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4]),
	.Y(CUARTl1OI_5_1[7])
);
defparam \CUARTl1OI_5_1_0[7] .INIT=16'h05C5;
// @10:536
  CFG4 \CUARTl1OI_5_1[0]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.D(CUARTl1OI_5_1_1_Z[0]),
	.Y(CUARTl1OI_5_1_Z[0])
);
defparam \CUARTl1OI_5_1[0] .INIT=16'hC0D2;
// @10:536
  CFG3 \CUARTl1OI_5_1_1[0]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.B(CUARTOIII[0]),
	.C(TXRDY_OUT_PRE_INV0_0),
	.Y(CUARTl1OI_5_1_1_Z[0])
);
defparam \CUARTl1OI_5_1_1[0] .INIT=8'h27;
// @10:536
  CFG4 \CUARTl1OI_5_1[3]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.D(CUARTl1OI_5_1_1_Z[3]),
	.Y(CUARTl1OI_5_1_Z[3])
);
defparam \CUARTl1OI_5_1[3] .INIT=16'hC0D2;
// @10:536
  CFG3 \CUARTl1OI_5_1_1[3]  (
	.A(CUARTOIII[3]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.C(OVERFLOW),
	.Y(CUARTl1OI_5_1_1_Z[3])
);
defparam \CUARTl1OI_5_1_1[3] .INIT=8'h47;
// @10:536
  CFG4 \CUARTl1OI_5_1[4]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.D(CUARTl1OI_5_1_1_Z[4]),
	.Y(CUARTl1OI_5_1_Z[4])
);
defparam \CUARTl1OI_5_1[4] .INIT=16'hC0D2;
// @10:536
  CFG3 \CUARTl1OI_5_1_1[4]  (
	.A(CUARTOIII[4]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.C(FRAMING_ERR),
	.Y(CUARTl1OI_5_1_1_Z[4])
);
defparam \CUARTl1OI_5_1_1[4] .INIT=8'h47;
// @10:536
  CFG4 \CUARTl1OI_5_1[1]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.D(CUARTl1OI_5_1_1_Z[1]),
	.Y(CUARTl1OI_5_1_Z[1])
);
defparam \CUARTl1OI_5_1[1] .INIT=16'hC0D2;
// @10:536
  CFG3 \CUARTl1OI_5_1_1[1]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.B(CUARTOIII[1]),
	.C(CoreUARTapb_C0_0_RXRDY),
	.Y(CUARTl1OI_5_1_1_Z[1])
);
defparam \CUARTl1OI_5_1_1[1] .INIT=8'h27;
// @10:536
  CFG4 \CUARTl1OI_5_1[2]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.D(CUARTl1OI_5_1_1_Z[2]),
	.Y(CUARTl1OI_5_1_Z[2])
);
defparam \CUARTl1OI_5_1[2] .INIT=16'hC0D2;
// @10:536
  CFG3 \CUARTl1OI_5_1_1[2]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.B(CUARTOIII[2]),
	.C(PARITY_ERR),
	.Y(CUARTl1OI_5_1_1_Z[2])
);
defparam \CUARTl1OI_5_1_1[2] .INIT=8'h27;
// @10:536
  CFG4 \CUARTl1OI_5_2[2]  (
	.A(CUARTO1OI_Z[2]),
	.B(CUARTl0OI_Z[2]),
	.C(CUARTl1OI_5_1_Z[2]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.Y(CUARTl1OI[2])
);
defparam \CUARTl1OI_5_2[2] .INIT=16'hACF0;
// @10:536
  CFG4 \CUARTl1OI_5_2[1]  (
	.A(CUARTl0OI_Z[1]),
	.B(CUARTlI1),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.D(CUARTl1OI_5_1_Z[1]),
	.Y(CUARTl1OI[1])
);
defparam \CUARTl1OI_5_2[1] .INIT=16'hCFA0;
// @10:536
  CFG4 \CUARTl1OI_5_2[4]  (
	.A(CUARTO1OI_Z[4]),
	.B(CUARTl0OI_Z[4]),
	.C(CUARTl1OI_5_1_Z[4]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.Y(CUARTl1OI[4])
);
defparam \CUARTl1OI_5_2[4] .INIT=16'hACF0;
// @10:536
  CFG4 \CUARTl1OI_5_2[3]  (
	.A(CUARTO1OI_Z[3]),
	.B(CUARTl0OI_Z[3]),
	.C(CUARTl1OI_5_1_Z[3]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.Y(CUARTl1OI[3])
);
defparam \CUARTl1OI_5_2[3] .INIT=16'hACF0;
// @10:536
  CFG4 \CUARTl1OI_5_2[0]  (
	.A(CUARTl0OI_Z[0]),
	.B(CUARTII1),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.D(CUARTl1OI_5_1_Z[0]),
	.Y(CUARTl1OI[0])
);
defparam \CUARTl1OI_5_2[0] .INIT=16'hCFA0;
// @10:839
  CFG2 \CUARTOOlI.CUARTO1OI5_2  (
	.A(popfeedthru_unused_8),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.Y(CUARTO1OI5_2)
);
defparam \CUARTOOlI.CUARTO1OI5_2 .INIT=4'h8;
// @10:536
  CFG3 un1_CUARTl1OI23_0_0 (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.B(popfeedthru_unused),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4]),
	.Y(un1_CUARTl1OI23_0_0_Z)
);
defparam un1_CUARTl1OI23_0_0.INIT=8'hEC;
// @10:839
  CFG2 \CUARTOOlI.CUARTO1OI5_3  (
	.A(N_61),
	.B(popfeedthru_unused),
	.Y(CUARTO1OI5_3)
);
defparam \CUARTOOlI.CUARTO1OI5_3 .INIT=4'h4;
// @10:839
  CFG4 \CUARTOOlI.CUARTO1OI5  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4]),
	.C(CUARTO1OI5_3),
	.D(CUARTO1OI5_2),
	.Y(CUARTO1OI5)
);
defparam \CUARTOOlI.CUARTO1OI5 .INIT=16'h2000;
// @10:761
  CFG4 \CUARTl1II.CUARTl0OI5  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4]),
	.C(CUARTO1OI5_3),
	.D(CUARTO1OI5_2),
	.Y(CUARTl0OI5)
);
defparam \CUARTl1II.CUARTl0OI5 .INIT=16'h1000;
// @10:669
  CFG4 un1_CUARTl1OI23_0_0_RNITO221 (
	.A(un1_CUARTl1OI23_0_0_Z),
	.B(N_61),
	.C(PARITY_ERR),
	.D(popfeedthru_unused_8),
	.Y(un1_CUARTl1OI23_i)
);
defparam un1_CUARTl1OI23_0_0_RNITO221.INIT=16'h1011;
// @10:1112
  CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s CUARTlOlI (
	.CUARTOIII(CUARTOIII[7:0]),
	.CUARTO1OI(CUARTO1OI_Z[7:2]),
	.CUARTl0OI(CUARTl0OI_Z[7:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4:2]),
	.OVERFLOW(OVERFLOW),
	.FRAMING_ERR(FRAMING_ERR),
	.PARITY_ERR(PARITY_ERR),
	.RX_c(RX_c),
	.TXRDY_OUT_PRE_INV0_0(TXRDY_OUT_PRE_INV0_0),
	.TXRDY_OUT_PRE_INV0_0_i(TXRDY_OUT_PRE_INV0_0_i),
	.CoreUARTapb_C0_0_TX(CoreUARTapb_C0_0_TX),
	.CUARTlI1(CUARTlI1),
	.CUARTII1(CUARTII1),
	.popfeedthru_unused(popfeedthru_unused),
	.N_61(N_61),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.CoreUARTapb_C0_0_RXRDY(CoreUARTapb_C0_0_RXRDY)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0 */

module CoreUARTapb_C0 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR,
  Ux2FPGA_sb_0_FIC_0_CLK,
  popfeedthru_unused_5,
  popfeedthru_unused_6,
  popfeedthru_unused_7,
  popfeedthru_unused_0,
  popfeedthru_unused_1,
  popfeedthru_unused_2,
  popfeedthru_unused_3,
  popfeedthru_unused_4,
  CoreUARTapb_C0_0_RXRDY,
  popfeedthru_unused_8,
  popfeedthru_unused,
  N_61,
  RX_c,
  TXRDY_OUT_PRE_INV0_0_i,
  CoreUARTapb_C0_0_TX
)
;
output [7:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA ;
input [4:2] Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR ;
input Ux2FPGA_sb_0_FIC_0_CLK ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_4 ;
output CoreUARTapb_C0_0_RXRDY ;
input popfeedthru_unused_8 ;
input popfeedthru_unused ;
input N_61 ;
input RX_c ;
output TXRDY_OUT_PRE_INV0_0_i ;
output CoreUARTapb_C0_0_TX ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_4 ;
wire CoreUARTapb_C0_0_RXRDY ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused ;
wire N_61 ;
wire RX_c ;
wire TXRDY_OUT_PRE_INV0_0_i ;
wire CoreUARTapb_C0_0_TX ;
wire GND ;
wire VCC ;
// @11:141
  CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0 CoreUARTapb_C0_0 (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4:2]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[7:0]),
	.CoreUARTapb_C0_0_TX(CoreUARTapb_C0_0_TX),
	.TXRDY_OUT_PRE_INV0_0_i(TXRDY_OUT_PRE_INV0_0_i),
	.RX_c(RX_c),
	.N_61(N_61),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.CoreUARTapb_C0_0_RXRDY(CoreUARTapb_C0_0_RXRDY),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0 */

module IO_OUTPUTS_IO_OUTPUTS_0_IO (
  PAD_IN_0,
  Y_net_0
)
;
input [8:0] PAD_IN_0 ;
output [8:0] Y_net_0 ;
wire GND ;
wire VCC ;
// @14:21
(* IOSTD="LVCMOS33" *)  INBUF U0_7 (
	.Y(Y_net_0[7]),
	.PAD(PAD_IN_0[7])
);
defparam U0_7.IOSTD="LVCMOS33";
// @14:20
(* IOSTD="LVCMOS33" *)  INBUF U0_1 (
	.Y(Y_net_0[1]),
	.PAD(PAD_IN_0[1])
);
defparam U0_1.IOSTD="LVCMOS33";
// @14:19
(* IOSTD="LVCMOS33" *)  INBUF U0_2 (
	.Y(Y_net_0[2]),
	.PAD(PAD_IN_0[2])
);
defparam U0_2.IOSTD="LVCMOS33";
// @14:18
(* IOSTD="LVCMOS33" *)  INBUF U0_5 (
	.Y(Y_net_0[5]),
	.PAD(PAD_IN_0[5])
);
defparam U0_5.IOSTD="LVCMOS33";
// @14:17
(* IOSTD="LVCMOS33" *)  INBUF U0_6 (
	.Y(Y_net_0[6]),
	.PAD(PAD_IN_0[6])
);
defparam U0_6.IOSTD="LVCMOS33";
// @14:16
(* IOSTD="LVCMOS33" *)  INBUF U0_3 (
	.Y(Y_net_0[3]),
	.PAD(PAD_IN_0[3])
);
defparam U0_3.IOSTD="LVCMOS33";
// @14:15
(* IOSTD="LVCMOS33" *)  INBUF U0_8 (
	.Y(Y_net_0[8]),
	.PAD(PAD_IN_0[8])
);
defparam U0_8.IOSTD="LVCMOS33";
// @14:14
(* IOSTD="LVCMOS33" *)  INBUF U0_0 (
	.Y(Y_net_0[0]),
	.PAD(PAD_IN_0[0])
);
defparam U0_0.IOSTD="LVCMOS33";
// @14:13
(* IOSTD="LVCMOS33" *)  INBUF U0_4 (
	.Y(Y_net_0[4]),
	.PAD(PAD_IN_0[4])
);
defparam U0_4.IOSTD="LVCMOS33";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IO_OUTPUTS_IO_OUTPUTS_0_IO */

module IO_OUTPUTS (
  Y_net_0,
  PAD_IN_0
)
;
output [8:0] Y_net_0 ;
input [8:0] PAD_IN_0 ;
wire GND ;
wire VCC ;
// @15:77
  IO_OUTPUTS_IO_OUTPUTS_0_IO IO_OUTPUTS_0 (
	.PAD_IN_0(PAD_IN_0[8:0]),
	.Y_net_0(Y_net_0[8:0])
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IO_OUTPUTS */

module IO_INPUTS_IO_INPUTS_0_IO (
  PAD_OUT,
  Ux2FPGA_sb_0_GPIO_4_M2F,
  Ux2FPGA_sb_0_GPIO_7_M2F,
  Ux2FPGA_sb_0_GPIO_6_M2F,
  Ux2FPGA_sb_0_GPIO_5_M2F
)
;
output [3:0] PAD_OUT ;
input Ux2FPGA_sb_0_GPIO_4_M2F ;
input Ux2FPGA_sb_0_GPIO_7_M2F ;
input Ux2FPGA_sb_0_GPIO_6_M2F ;
input Ux2FPGA_sb_0_GPIO_5_M2F ;
wire Ux2FPGA_sb_0_GPIO_4_M2F ;
wire Ux2FPGA_sb_0_GPIO_7_M2F ;
wire Ux2FPGA_sb_0_GPIO_6_M2F ;
wire Ux2FPGA_sb_0_GPIO_5_M2F ;
wire GND ;
wire VCC ;
// @12:16
(* IOSTD="LVCMOS33" *)  OUTBUF U0_1 (
	.PAD(PAD_OUT[1]),
	.D(Ux2FPGA_sb_0_GPIO_5_M2F)
);
defparam U0_1.IOSTD="LVCMOS33";
// @12:15
(* IOSTD="LVCMOS33" *)  OUTBUF U0_2 (
	.PAD(PAD_OUT[2]),
	.D(Ux2FPGA_sb_0_GPIO_6_M2F)
);
defparam U0_2.IOSTD="LVCMOS33";
// @12:14
(* IOSTD="LVCMOS33" *)  OUTBUF U0_3 (
	.PAD(PAD_OUT[3]),
	.D(Ux2FPGA_sb_0_GPIO_7_M2F)
);
defparam U0_3.IOSTD="LVCMOS33";
// @12:13
(* IOSTD="LVCMOS33" *)  OUTBUF U0_0 (
	.PAD(PAD_OUT[0]),
	.D(Ux2FPGA_sb_0_GPIO_4_M2F)
);
defparam U0_0.IOSTD="LVCMOS33";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IO_INPUTS_IO_INPUTS_0_IO */

module IO_INPUTS (
  PAD_OUT,
  Ux2FPGA_sb_0_GPIO_5_M2F,
  Ux2FPGA_sb_0_GPIO_6_M2F,
  Ux2FPGA_sb_0_GPIO_7_M2F,
  Ux2FPGA_sb_0_GPIO_4_M2F
)
;
output [3:0] PAD_OUT ;
input Ux2FPGA_sb_0_GPIO_5_M2F ;
input Ux2FPGA_sb_0_GPIO_6_M2F ;
input Ux2FPGA_sb_0_GPIO_7_M2F ;
input Ux2FPGA_sb_0_GPIO_4_M2F ;
wire Ux2FPGA_sb_0_GPIO_5_M2F ;
wire Ux2FPGA_sb_0_GPIO_6_M2F ;
wire Ux2FPGA_sb_0_GPIO_7_M2F ;
wire Ux2FPGA_sb_0_GPIO_4_M2F ;
wire GND ;
wire VCC ;
// @13:77
  IO_INPUTS_IO_INPUTS_0_IO IO_INPUTS_0 (
	.PAD_OUT(PAD_OUT[3:0]),
	.Ux2FPGA_sb_0_GPIO_4_M2F(Ux2FPGA_sb_0_GPIO_4_M2F),
	.Ux2FPGA_sb_0_GPIO_7_M2F(Ux2FPGA_sb_0_GPIO_7_M2F),
	.Ux2FPGA_sb_0_GPIO_6_M2F(Ux2FPGA_sb_0_GPIO_6_M2F),
	.Ux2FPGA_sb_0_GPIO_5_M2F(Ux2FPGA_sb_0_GPIO_5_M2F)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IO_INPUTS */

module IO_TXBuf_IO_TXBuf_0_IO (
  Tx_0,
  TXRDY_OUT_PRE_INV0_0_i,
  CoreUARTapb_C0_0_TX
)
;
output Tx_0 ;
input TXRDY_OUT_PRE_INV0_0_i ;
input CoreUARTapb_C0_0_TX ;
wire Tx_0 ;
wire TXRDY_OUT_PRE_INV0_0_i ;
wire CoreUARTapb_C0_0_TX ;
wire GND ;
wire VCC ;
// @16:15
(* IOSTD="LVCMOS33" *)  TRIBUFF U0_0 (
	.PAD(Tx_0),
	.D(CoreUARTapb_C0_0_TX),
	.E(TXRDY_OUT_PRE_INV0_0_i)
);
defparam U0_0.IOSTD="LVCMOS33";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IO_TXBuf_IO_TXBuf_0_IO */

module IO_TXBuf (
  Tx_0,
  CoreUARTapb_C0_0_TX,
  TXRDY_OUT_PRE_INV0_0_i
)
;
output Tx_0 ;
input CoreUARTapb_C0_0_TX ;
input TXRDY_OUT_PRE_INV0_0_i ;
wire Tx_0 ;
wire CoreUARTapb_C0_0_TX ;
wire TXRDY_OUT_PRE_INV0_0_i ;
wire GND ;
wire VCC ;
// @17:68
  IO_TXBuf_IO_TXBuf_0_IO IO_TXBuf_0 (
	.Tx_0(Tx_0),
	.TXRDY_OUT_PRE_INV0_0_i(TXRDY_OUT_PRE_INV0_0_i),
	.CoreUARTapb_C0_0_TX(CoreUARTapb_C0_0_TX)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IO_TXBuf */

module Ux2FPGA_sb_CCC_0_FCCC (
  CLK0_c,
  LOCK,
  Ux2FPGA_sb_0_FIC_0_CLK
)
;
input CLK0_c ;
output LOCK ;
output Ux2FPGA_sb_0_FIC_0_CLK ;
wire CLK0_c ;
wire LOCK ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @18:18
  CLKINT GL0_INST (
	.Y(Ux2FPGA_sb_0_FIC_0_CLK),
	.A(GL0_net)
);
// @18:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(CLK0_c),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044D74000318C6318C1F18C61F00404040400301;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Ux2FPGA_sb_CCC_0_FCCC */

(* PSEL_SL16="5'b10000" , PSEL_SL15="5'b01111" , PSEL_SL14="5'b01110" , PSEL_SL13="5'b01101" , PSEL_SL12="5'b01100" , PSEL_SL11="5'b01011" , PSEL_SL10="5'b01010" , PSEL_SL9="5'b01001" , PSEL_SL8="5'b01000" , PSEL_SL7="5'b00111" , PSEL_SL6="5'b00110" , PSEL_SL5="5'b00101" , PSEL_SL4="5'b00100" , PSEL_SL3="5'b00011" , PSEL_SL2="5'b00010" , PSEL_SL1="5'b00001" , PSEL_SL0="5'b00000" *)module COREAPB3_MUXPTOB3 (
  Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR,
  PSELSBUS_i_0_0,
  PREADY_0_iv_i,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY,
  N_32,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0,
  N_61,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY,
  N_150,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY,
  N_63,
  N_58,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx,
  Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
output [23:0] Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA ;
input [7:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA ;
input [15:12] Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR ;
output PSELSBUS_i_0_0 ;
output PREADY_0_iv_i ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY ;
input N_32 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0 ;
input N_61 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY ;
input N_150 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY ;
output N_63 ;
input N_58 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx ;
input Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire PSELSBUS_i_0_0 ;
wire PREADY_0_iv_i ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY ;
wire N_32 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0 ;
wire N_61 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY ;
wire N_150 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY ;
wire N_63 ;
wire N_58 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx ;
wire Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire [23:8] PRDATA_0_iv_1_0_Z;
wire [23:6] PRDATA_0_iv_1_Z;
wire [23:6] PRDATA_0_iv_0_Z;
wire [23:6] PRDATA_0_iv_2_Z;
wire [7:0] PRDATA_0_iv_0_3_Z;
wire [7:0] PRDATA_0_iv_0_2_Z;
wire [7:0] PRDATA_0_iv_0_1_Z;
wire [7:0] PRDATA_0_iv_0_0_Z;
wire [6:6] PRDATA_0_iv_3_Z;
wire [7:0] PRDATA_0_iv_0_4_Z;
wire [6:6] PRDATA_0_iv_4_Z;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY_i_m_Z ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY_i_m_Z ;
wire PREADY_0_iv_2_tz_Z ;
wire PREADY_0_iv_1_tz_Z ;
wire PREADY_0_iv_2_0_Z ;
wire PREADY_0_iv_1_0_Z ;
wire GND ;
wire VCC ;
// @25:95
  CFG3 \PSELSBUS_i_0_o2[2]  (
	.A(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[14]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[15]),
	.Y(PSELSBUS_i_0_0)
);
defparam \PSELSBUS_i_0_o2[2] .INIT=8'hF7;
// @25:89
  CFG4 \PRDATA_0_iv[22]  (
	.A(PRDATA_0_iv_1_0_Z[22]),
	.B(PRDATA_0_iv_1_Z[22]),
	.C(PRDATA_0_iv_0_Z[22]),
	.D(PRDATA_0_iv_2_Z[22]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[22])
);
defparam \PRDATA_0_iv[22] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[22]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[22]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[22]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[22])
);
defparam \PRDATA_0_iv_1_0[22] .INIT=16'h153F;
// @25:89
  CFG4 \PRDATA_0_iv[9]  (
	.A(PRDATA_0_iv_1_0_Z[9]),
	.B(PRDATA_0_iv_1_Z[9]),
	.C(PRDATA_0_iv_0_Z[9]),
	.D(PRDATA_0_iv_2_Z[9]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[9])
);
defparam \PRDATA_0_iv[9] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[9]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[9]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[9]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[9])
);
defparam \PRDATA_0_iv_1_0[9] .INIT=16'h153F;
// @25:89
  CFG4 \PRDATA_0_iv[11]  (
	.A(PRDATA_0_iv_1_0_Z[11]),
	.B(PRDATA_0_iv_1_Z[11]),
	.C(PRDATA_0_iv_0_Z[11]),
	.D(PRDATA_0_iv_2_Z[11]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[11])
);
defparam \PRDATA_0_iv[11] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[11]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[11]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[11]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[11])
);
defparam \PRDATA_0_iv_1_0[11] .INIT=16'h153F;
// @25:89
  CFG4 \PRDATA_0_iv[10]  (
	.A(PRDATA_0_iv_1_0_Z[10]),
	.B(PRDATA_0_iv_1_Z[10]),
	.C(PRDATA_0_iv_0_Z[10]),
	.D(PRDATA_0_iv_2_Z[10]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[10])
);
defparam \PRDATA_0_iv[10] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[10]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[10]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[10]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[10])
);
defparam \PRDATA_0_iv_1_0[10] .INIT=16'h153F;
// @25:89
  CFG4 \PRDATA_0_iv[13]  (
	.A(PRDATA_0_iv_1_0_Z[13]),
	.B(PRDATA_0_iv_0_Z[13]),
	.C(PRDATA_0_iv_1_Z[13]),
	.D(PRDATA_0_iv_2_Z[13]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13])
);
defparam \PRDATA_0_iv[13] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[13]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[13]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[13]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[13])
);
defparam \PRDATA_0_iv_1_0[13] .INIT=16'h153F;
// @25:89
  CFG4 \PRDATA_0_iv[12]  (
	.A(PRDATA_0_iv_1_0_Z[12]),
	.B(PRDATA_0_iv_1_Z[12]),
	.C(PRDATA_0_iv_0_Z[12]),
	.D(PRDATA_0_iv_2_Z[12]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12])
);
defparam \PRDATA_0_iv[12] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[12]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[12]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[12]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[12])
);
defparam \PRDATA_0_iv_1_0[12] .INIT=16'h135F;
// @25:89
  CFG4 \PRDATA_0_iv[14]  (
	.A(PRDATA_0_iv_1_0_Z[14]),
	.B(PRDATA_0_iv_1_Z[14]),
	.C(PRDATA_0_iv_0_Z[14]),
	.D(PRDATA_0_iv_2_Z[14]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[14])
);
defparam \PRDATA_0_iv[14] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[14]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[14]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[14]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[14])
);
defparam \PRDATA_0_iv_1_0[14] .INIT=16'h153F;
// @25:89
  CFG4 \PRDATA_0_iv[16]  (
	.A(PRDATA_0_iv_1_0_Z[16]),
	.B(PRDATA_0_iv_0_Z[16]),
	.C(PRDATA_0_iv_1_Z[16]),
	.D(PRDATA_0_iv_2_Z[16]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[16])
);
defparam \PRDATA_0_iv[16] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[16]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[16]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[16]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[16])
);
defparam \PRDATA_0_iv_1_0[16] .INIT=16'h153F;
// @25:89
  CFG4 \PRDATA_0_iv[15]  (
	.A(PRDATA_0_iv_1_0_Z[15]),
	.B(PRDATA_0_iv_0_Z[15]),
	.C(PRDATA_0_iv_1_Z[15]),
	.D(PRDATA_0_iv_2_Z[15]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15])
);
defparam \PRDATA_0_iv[15] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[15]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[15]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[15]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[15])
);
defparam \PRDATA_0_iv_1_0[15] .INIT=16'h153F;
// @25:89
  CFG4 \PRDATA_0_iv[18]  (
	.A(PRDATA_0_iv_1_0_Z[18]),
	.B(PRDATA_0_iv_1_Z[18]),
	.C(PRDATA_0_iv_0_Z[18]),
	.D(PRDATA_0_iv_2_Z[18]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[18])
);
defparam \PRDATA_0_iv[18] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[18]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[18]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[18]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[18])
);
defparam \PRDATA_0_iv_1_0[18] .INIT=16'h153F;
// @25:89
  CFG4 \PRDATA_0_iv[17]  (
	.A(PRDATA_0_iv_1_0_Z[17]),
	.B(PRDATA_0_iv_1_Z[17]),
	.C(PRDATA_0_iv_0_Z[17]),
	.D(PRDATA_0_iv_2_Z[17]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[17])
);
defparam \PRDATA_0_iv[17] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[17]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[17]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[17]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[17])
);
defparam \PRDATA_0_iv_1_0[17] .INIT=16'h153F;
// @25:89
  CFG4 \PRDATA_0_iv[19]  (
	.A(PRDATA_0_iv_1_0_Z[19]),
	.B(PRDATA_0_iv_1_Z[19]),
	.C(PRDATA_0_iv_0_Z[19]),
	.D(PRDATA_0_iv_2_Z[19]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[19])
);
defparam \PRDATA_0_iv[19] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[19]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[19]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[19]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[19])
);
defparam \PRDATA_0_iv_1_0[19] .INIT=16'h153F;
// @25:89
  CFG4 \PRDATA_0_iv[21]  (
	.A(PRDATA_0_iv_1_0_Z[21]),
	.B(PRDATA_0_iv_1_Z[21]),
	.C(PRDATA_0_iv_0_Z[21]),
	.D(PRDATA_0_iv_2_Z[21]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[21])
);
defparam \PRDATA_0_iv[21] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[21]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[21]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[21]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[21])
);
defparam \PRDATA_0_iv_1_0[21] .INIT=16'h153F;
// @25:89
  CFG4 \PRDATA_0_iv[20]  (
	.A(PRDATA_0_iv_1_0_Z[20]),
	.B(PRDATA_0_iv_1_Z[20]),
	.C(PRDATA_0_iv_0_Z[20]),
	.D(PRDATA_0_iv_2_Z[20]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[20])
);
defparam \PRDATA_0_iv[20] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[20]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[20]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[20]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[20])
);
defparam \PRDATA_0_iv_1_0[20] .INIT=16'h153F;
// @25:89
  CFG4 \PRDATA_0_iv[23]  (
	.A(PRDATA_0_iv_1_0_Z[23]),
	.B(PRDATA_0_iv_0_Z[23]),
	.C(PRDATA_0_iv_1_Z[23]),
	.D(PRDATA_0_iv_2_Z[23]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23])
);
defparam \PRDATA_0_iv[23] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[23]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[23]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[23]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[23])
);
defparam \PRDATA_0_iv_1_0[23] .INIT=16'h153F;
// @25:89
  CFG4 \PRDATA_0_iv[8]  (
	.A(PRDATA_0_iv_1_0_Z[8]),
	.B(PRDATA_0_iv_1_Z[8]),
	.C(PRDATA_0_iv_0_Z[8]),
	.D(PRDATA_0_iv_2_Z[8]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[8])
);
defparam \PRDATA_0_iv[8] .INIT=16'hFFFD;
// @25:89
  CFG4 \PRDATA_0_iv_1_0[8]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[8]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[8]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Y(PRDATA_0_iv_1_0_Z[8])
);
defparam \PRDATA_0_iv_1_0[8] .INIT=16'h153F;
// @25:97
  CFG2 iPRDATA29_1_i_o2 (
	.A(N_58),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[13]),
	.Y(N_63)
);
defparam iPRDATA29_1_i_o2.INIT=4'hB;
// @25:116
  CFG4 Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY_i_m (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[14]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY),
	.C(N_58),
	.D(N_150),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY_i_m_Z)
);
defparam Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY_i_m.INIT=16'h0100;
// @25:116
  CFG4 Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY_i_m (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[13]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY),
	.C(PSELSBUS_i_0_0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[12]),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY_i_m_Z)
);
defparam Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY_i_m.INIT=16'h0002;
// @25:116
  CFG4 PREADY_0_iv_2_tz (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[13]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[12]),
	.Y(PREADY_0_iv_2_tz_Z)
);
defparam PREADY_0_iv_2_tz.INIT=16'h0503;
// @25:116
  CFG4 PREADY_0_iv_1_tz (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[14]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[12]),
	.Y(PREADY_0_iv_1_tz_Z)
);
defparam PREADY_0_iv_1_tz.INIT=16'h0503;
// @25:89
  CFG4 \PRDATA_0_iv_0_3[2]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[2]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[2]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_0_3_Z[2])
);
defparam \PRDATA_0_iv_0_3[2] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_0_2[2]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[2]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[2]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.Y(PRDATA_0_iv_0_2_Z[2])
);
defparam \PRDATA_0_iv_0_2[2] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0_1[2]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[2]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[2]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.D(N_61),
	.Y(PRDATA_0_iv_0_1_Z[2])
);
defparam \PRDATA_0_iv_0_1[2] .INIT=16'hA0EC;
// @25:89
  CFG4 \PRDATA_0_iv_0_0[2]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[2]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[2]),
	.Y(PRDATA_0_iv_0_0_Z[2])
);
defparam \PRDATA_0_iv_0_0[2] .INIT=16'h7350;
// @25:89
  CFG4 \PRDATA_0_iv_0_3[3]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[3]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[3]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_0_3_Z[3])
);
defparam \PRDATA_0_iv_0_3[3] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_0_2[3]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[3]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[3]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.Y(PRDATA_0_iv_0_2_Z[3])
);
defparam \PRDATA_0_iv_0_2[3] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0_1[3]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[3]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[3]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.D(N_61),
	.Y(PRDATA_0_iv_0_1_Z[3])
);
defparam \PRDATA_0_iv_0_1[3] .INIT=16'hA0EC;
// @25:89
  CFG4 \PRDATA_0_iv_0_0[3]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[3]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[3]),
	.Y(PRDATA_0_iv_0_0_Z[3])
);
defparam \PRDATA_0_iv_0_0[3] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_0_3[0]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[0]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[0]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.Y(PRDATA_0_iv_0_3_Z[0])
);
defparam \PRDATA_0_iv_0_3[0] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0_2[0]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[0]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[0]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.Y(PRDATA_0_iv_0_2_Z[0])
);
defparam \PRDATA_0_iv_0_2[0] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0_1[0]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[0]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[0]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.D(N_61),
	.Y(PRDATA_0_iv_0_1_Z[0])
);
defparam \PRDATA_0_iv_0_1[0] .INIT=16'hA0EC;
// @25:89
  CFG4 \PRDATA_0_iv_0_0[0]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[0]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[0]),
	.Y(PRDATA_0_iv_0_0_Z[0])
);
defparam \PRDATA_0_iv_0_0[0] .INIT=16'h7350;
// @25:89
  CFG4 \PRDATA_0_iv_0_3[7]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[7]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[7]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_0_3_Z[7])
);
defparam \PRDATA_0_iv_0_3[7] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_0_2[7]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[7]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[7]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.Y(PRDATA_0_iv_0_2_Z[7])
);
defparam \PRDATA_0_iv_0_2[7] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0_1[7]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[7]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[7]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.D(N_61),
	.Y(PRDATA_0_iv_0_1_Z[7])
);
defparam \PRDATA_0_iv_0_1[7] .INIT=16'hA0EC;
// @25:89
  CFG4 \PRDATA_0_iv_0_0[7]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[7]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[7]),
	.Y(PRDATA_0_iv_0_0_Z[7])
);
defparam \PRDATA_0_iv_0_0[7] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_0_3[1]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[1]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[1]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_0_3_Z[1])
);
defparam \PRDATA_0_iv_0_3[1] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_0_2[1]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[1]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[1]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.Y(PRDATA_0_iv_0_2_Z[1])
);
defparam \PRDATA_0_iv_0_2[1] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0_1[1]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[1]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[1]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.D(N_61),
	.Y(PRDATA_0_iv_0_1_Z[1])
);
defparam \PRDATA_0_iv_0_1[1] .INIT=16'hA0EC;
// @25:89
  CFG4 \PRDATA_0_iv_0_0[1]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[1]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[1]),
	.Y(PRDATA_0_iv_0_0_Z[1])
);
defparam \PRDATA_0_iv_0_0[1] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_0_3[5]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[5]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[5]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_0_3_Z[5])
);
defparam \PRDATA_0_iv_0_3[5] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_0_2[5]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[5]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[5]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.Y(PRDATA_0_iv_0_2_Z[5])
);
defparam \PRDATA_0_iv_0_2[5] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_0_1[5]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[5]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[5]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.D(N_61),
	.Y(PRDATA_0_iv_0_1_Z[5])
);
defparam \PRDATA_0_iv_0_1[5] .INIT=16'hA0EC;
// @25:89
  CFG4 \PRDATA_0_iv_0_0[5]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[5]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[5]),
	.Y(PRDATA_0_iv_0_0_Z[5])
);
defparam \PRDATA_0_iv_0_0[5] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_3[6]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[6]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[6]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_3_Z[6])
);
defparam \PRDATA_0_iv_3[6] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_2[6]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[6]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[6]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.Y(PRDATA_0_iv_2_Z[6])
);
defparam \PRDATA_0_iv_2[6] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_1[6]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[6]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[6]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.D(N_61),
	.Y(PRDATA_0_iv_1_Z[6])
);
defparam \PRDATA_0_iv_1[6] .INIT=16'hA0EC;
// @25:89
  CFG4 \PRDATA_0_iv_0[6]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[6]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[6]),
	.Y(PRDATA_0_iv_0_Z[6])
);
defparam \PRDATA_0_iv_0[6] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_0_3[4]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[4]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[4]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_0_3_Z[4])
);
defparam \PRDATA_0_iv_0_3[4] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_0_2[4]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[4]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[4]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_0_2_Z[4])
);
defparam \PRDATA_0_iv_0_2[4] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0_1[4]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[4]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[4]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(N_61),
	.Y(PRDATA_0_iv_0_1_Z[4])
);
defparam \PRDATA_0_iv_0_1[4] .INIT=16'hA0EC;
// @25:89
  CFG4 \PRDATA_0_iv_0_0[4]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[4]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[4]),
	.Y(PRDATA_0_iv_0_0_Z[4])
);
defparam \PRDATA_0_iv_0_0[4] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_2[17]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[17]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[17]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_2_Z[17])
);
defparam \PRDATA_0_iv_2[17] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_1[17]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[17]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[17]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[17])
);
defparam \PRDATA_0_iv_1[17] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[17]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[17]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[17]),
	.Y(PRDATA_0_iv_0_Z[17])
);
defparam \PRDATA_0_iv_0[17] .INIT=16'h7350;
// @25:89
  CFG4 \PRDATA_0_iv_2[10]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[10]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[10]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_2_Z[10])
);
defparam \PRDATA_0_iv_2[10] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_1[10]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[10]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[10]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[10])
);
defparam \PRDATA_0_iv_1[10] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[10]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[10]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[10]),
	.Y(PRDATA_0_iv_0_Z[10])
);
defparam \PRDATA_0_iv_0[10] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_2[15]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[15]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[15]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.Y(PRDATA_0_iv_2_Z[15])
);
defparam \PRDATA_0_iv_2[15] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_1[15]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[15]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[15]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[15])
);
defparam \PRDATA_0_iv_1[15] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[15]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[15]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[15]),
	.Y(PRDATA_0_iv_0_Z[15])
);
defparam \PRDATA_0_iv_0[15] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_2[12]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[12]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[12]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.Y(PRDATA_0_iv_2_Z[12])
);
defparam \PRDATA_0_iv_2[12] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_1[12]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[12]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[12]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[12])
);
defparam \PRDATA_0_iv_1[12] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[12]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[12]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[12]),
	.Y(PRDATA_0_iv_0_Z[12])
);
defparam \PRDATA_0_iv_0[12] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_2[11]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[11]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[11]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_2_Z[11])
);
defparam \PRDATA_0_iv_2[11] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_1[11]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[11]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[11]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[11])
);
defparam \PRDATA_0_iv_1[11] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[11]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[11]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[11]),
	.Y(PRDATA_0_iv_0_Z[11])
);
defparam \PRDATA_0_iv_0[11] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_2[14]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[14]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[14]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_2_Z[14])
);
defparam \PRDATA_0_iv_2[14] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_1[14]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[14]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[14]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[14])
);
defparam \PRDATA_0_iv_1[14] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[14]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[14]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[14]),
	.Y(PRDATA_0_iv_0_Z[14])
);
defparam \PRDATA_0_iv_0[14] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_2[16]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[16]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[16]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.Y(PRDATA_0_iv_2_Z[16])
);
defparam \PRDATA_0_iv_2[16] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_1[16]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[16]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[16]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[16])
);
defparam \PRDATA_0_iv_1[16] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[16]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[16]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[16]),
	.Y(PRDATA_0_iv_0_Z[16])
);
defparam \PRDATA_0_iv_0[16] .INIT=16'h7350;
// @25:89
  CFG4 \PRDATA_0_iv_2[13]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[13]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[13]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.Y(PRDATA_0_iv_2_Z[13])
);
defparam \PRDATA_0_iv_2[13] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_1[13]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[13]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[13]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[13])
);
defparam \PRDATA_0_iv_1[13] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[13]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[13]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[13]),
	.Y(PRDATA_0_iv_0_Z[13])
);
defparam \PRDATA_0_iv_0[13] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_2[18]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[18]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[18]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_2_Z[18])
);
defparam \PRDATA_0_iv_2[18] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_1[18]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[18]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[18]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[18])
);
defparam \PRDATA_0_iv_1[18] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[18]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[18]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[18]),
	.Y(PRDATA_0_iv_0_Z[18])
);
defparam \PRDATA_0_iv_0[18] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_2[19]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[19]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[19]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_2_Z[19])
);
defparam \PRDATA_0_iv_2[19] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_1[19]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[19]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[19]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[19])
);
defparam \PRDATA_0_iv_1[19] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[19]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[19]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[19]),
	.Y(PRDATA_0_iv_0_Z[19])
);
defparam \PRDATA_0_iv_0[19] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_2[22]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[22]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[22]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_2_Z[22])
);
defparam \PRDATA_0_iv_2[22] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_1[22]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[22]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[22]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[22])
);
defparam \PRDATA_0_iv_1[22] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[22]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[22]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[22]),
	.Y(PRDATA_0_iv_0_Z[22])
);
defparam \PRDATA_0_iv_0[22] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_2[21]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[21]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[21]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_2_Z[21])
);
defparam \PRDATA_0_iv_2[21] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_1[21]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[21]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[21]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[21])
);
defparam \PRDATA_0_iv_1[21] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[21]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[21]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[21]),
	.Y(PRDATA_0_iv_0_Z[21])
);
defparam \PRDATA_0_iv_0[21] .INIT=16'h7350;
// @25:89
  CFG4 \PRDATA_0_iv_2[9]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[9]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[9]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_2_Z[9])
);
defparam \PRDATA_0_iv_2[9] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_1[9]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[9]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[9]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[9])
);
defparam \PRDATA_0_iv_1[9] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[9]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[9]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[9]),
	.Y(PRDATA_0_iv_0_Z[9])
);
defparam \PRDATA_0_iv_0[9] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_2[8]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[8]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[8]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_2_Z[8])
);
defparam \PRDATA_0_iv_2[8] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_1[8]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[8]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[8]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[8])
);
defparam \PRDATA_0_iv_1[8] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[8]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[8]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[8]),
	.Y(PRDATA_0_iv_0_Z[8])
);
defparam \PRDATA_0_iv_0[8] .INIT=16'h7350;
// @25:89
  CFG4 \PRDATA_0_iv_2[23]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[23]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[23]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.Y(PRDATA_0_iv_2_Z[23])
);
defparam \PRDATA_0_iv_2[23] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_1[23]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[23]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[23]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[23])
);
defparam \PRDATA_0_iv_1[23] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[23]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[23]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[23]),
	.Y(PRDATA_0_iv_0_Z[23])
);
defparam \PRDATA_0_iv_0[23] .INIT=16'h7530;
// @25:89
  CFG4 \PRDATA_0_iv_2[20]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[20]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[20]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Y(PRDATA_0_iv_2_Z[20])
);
defparam \PRDATA_0_iv_2[20] .INIT=16'hEAC0;
// @25:89
  CFG4 \PRDATA_0_iv_1[20]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[20]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[20]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Y(PRDATA_0_iv_1_Z[20])
);
defparam \PRDATA_0_iv_1[20] .INIT=16'hECA0;
// @25:89
  CFG4 \PRDATA_0_iv_0[20]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.B(N_32),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[20]),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[20]),
	.Y(PRDATA_0_iv_0_Z[20])
);
defparam \PRDATA_0_iv_0[20] .INIT=16'h7530;
// @25:116
  CFG4 PREADY_0_iv_2_0 (
	.A(PREADY_0_iv_2_tz_Z),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.D(PSELSBUS_i_0_0),
	.Y(PREADY_0_iv_2_0_Z)
);
defparam PREADY_0_iv_2_0.INIT=16'h03AB;
// @25:116
  CFG4 PREADY_0_iv_1_0 (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY),
	.B(PREADY_0_iv_1_tz_Z),
	.C(N_63),
	.D(N_32),
	.Y(PREADY_0_iv_1_0_Z)
);
defparam PREADY_0_iv_1_0.INIT=16'h0C5D;
// @25:89
  CFG3 \PRDATA_0_iv_0_4[2]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.B(PRDATA_0_iv_0_0_Z[2]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[2]),
	.Y(PRDATA_0_iv_0_4_Z[2])
);
defparam \PRDATA_0_iv_0_4[2] .INIT=8'hEC;
// @25:89
  CFG3 \PRDATA_0_iv_0_4[3]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.B(PRDATA_0_iv_0_0_Z[3]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[3]),
	.Y(PRDATA_0_iv_0_4_Z[3])
);
defparam \PRDATA_0_iv_0_4[3] .INIT=8'hEC;
// @25:89
  CFG3 \PRDATA_0_iv_0_4[0]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.B(PRDATA_0_iv_0_0_Z[0]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[0]),
	.Y(PRDATA_0_iv_0_4_Z[0])
);
defparam \PRDATA_0_iv_0_4[0] .INIT=8'hEC;
// @25:89
  CFG3 \PRDATA_0_iv_0_4[7]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.B(PRDATA_0_iv_0_0_Z[7]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[7]),
	.Y(PRDATA_0_iv_0_4_Z[7])
);
defparam \PRDATA_0_iv_0_4[7] .INIT=8'hEC;
// @25:89
  CFG3 \PRDATA_0_iv_0_4[1]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.B(PRDATA_0_iv_0_0_Z[1]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[1]),
	.Y(PRDATA_0_iv_0_4_Z[1])
);
defparam \PRDATA_0_iv_0_4[1] .INIT=8'hEC;
// @25:89
  CFG3 \PRDATA_0_iv_0_4[5]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.B(PRDATA_0_iv_0_0_Z[5]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[5]),
	.Y(PRDATA_0_iv_0_4_Z[5])
);
defparam \PRDATA_0_iv_0_4[5] .INIT=8'hEC;
// @25:89
  CFG3 \PRDATA_0_iv_4[6]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.B(PRDATA_0_iv_0_Z[6]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[6]),
	.Y(PRDATA_0_iv_4_Z[6])
);
defparam \PRDATA_0_iv_4[6] .INIT=8'hEC;
// @25:89
  CFG3 \PRDATA_0_iv_0_4[4]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.B(PRDATA_0_iv_0_0_Z[4]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[4]),
	.Y(PRDATA_0_iv_0_4_Z[4])
);
defparam \PRDATA_0_iv_0_4[4] .INIT=8'hEC;
// @25:89
  CFG4 \PRDATA_0_iv[6]  (
	.A(PRDATA_0_iv_3_Z[6]),
	.B(PRDATA_0_iv_4_Z[6]),
	.C(PRDATA_0_iv_1_Z[6]),
	.D(PRDATA_0_iv_2_Z[6]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6])
);
defparam \PRDATA_0_iv[6] .INIT=16'hFFFE;
// @25:89
  CFG4 \PRDATA_0_iv_0[4]  (
	.A(PRDATA_0_iv_0_3_Z[4]),
	.B(PRDATA_0_iv_0_4_Z[4]),
	.C(PRDATA_0_iv_0_1_Z[4]),
	.D(PRDATA_0_iv_0_2_Z[4]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4])
);
defparam \PRDATA_0_iv_0[4] .INIT=16'hFFFE;
// @25:89
  CFG4 \PRDATA_0_iv_0[5]  (
	.A(PRDATA_0_iv_0_4_Z[5]),
	.B(PRDATA_0_iv_0_3_Z[5]),
	.C(PRDATA_0_iv_0_1_Z[5]),
	.D(PRDATA_0_iv_0_2_Z[5]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5])
);
defparam \PRDATA_0_iv_0[5] .INIT=16'hFFFE;
// @25:89
  CFG4 \PRDATA_0_iv_0[3]  (
	.A(PRDATA_0_iv_0_3_Z[3]),
	.B(PRDATA_0_iv_0_4_Z[3]),
	.C(PRDATA_0_iv_0_1_Z[3]),
	.D(PRDATA_0_iv_0_2_Z[3]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3])
);
defparam \PRDATA_0_iv_0[3] .INIT=16'hFFFE;
// @25:89
  CFG4 \PRDATA_0_iv_0[1]  (
	.A(PRDATA_0_iv_0_3_Z[1]),
	.B(PRDATA_0_iv_0_4_Z[1]),
	.C(PRDATA_0_iv_0_1_Z[1]),
	.D(PRDATA_0_iv_0_2_Z[1]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1])
);
defparam \PRDATA_0_iv_0[1] .INIT=16'hFFFE;
// @25:89
  CFG4 \PRDATA_0_iv_0[2]  (
	.A(PRDATA_0_iv_0_3_Z[2]),
	.B(PRDATA_0_iv_0_4_Z[2]),
	.C(PRDATA_0_iv_0_1_Z[2]),
	.D(PRDATA_0_iv_0_2_Z[2]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2])
);
defparam \PRDATA_0_iv_0[2] .INIT=16'hFFFE;
// @25:89
  CFG4 \PRDATA_0_iv_0[0]  (
	.A(PRDATA_0_iv_0_3_Z[0]),
	.B(PRDATA_0_iv_0_4_Z[0]),
	.C(PRDATA_0_iv_0_1_Z[0]),
	.D(PRDATA_0_iv_0_2_Z[0]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0])
);
defparam \PRDATA_0_iv_0[0] .INIT=16'hFFFE;
// @25:89
  CFG4 \PRDATA_0_iv_0[7]  (
	.A(PRDATA_0_iv_0_3_Z[7]),
	.B(PRDATA_0_iv_0_4_Z[7]),
	.C(PRDATA_0_iv_0_1_Z[7]),
	.D(PRDATA_0_iv_0_2_Z[7]),
	.Y(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7])
);
defparam \PRDATA_0_iv_0[7] .INIT=16'hFFFE;
// @22:285
  CFG4 PREADY_0_iv_1_0_RNIQBLU1 (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY_i_m_Z),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY_i_m_Z),
	.C(PREADY_0_iv_1_0_Z),
	.D(PREADY_0_iv_2_0_Z),
	.Y(PREADY_0_iv_i)
);
defparam PREADY_0_iv_1_0_RNIQBLU1.INIT=16'h0001;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3_Z2_layer0 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA,
  Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY,
  PREADY_0_iv_i,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx,
  N_32,
  N_61,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx,
  Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA ;
input [7:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA ;
output [23:0] Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [15:12] Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY ;
output PREADY_0_iv_i ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx ;
output N_32 ;
output N_61 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx ;
input Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY ;
wire PREADY_0_iv_i ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx ;
wire N_32 ;
wire N_61 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx ;
wire Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire [8:8] iPSELS_i_0_Z;
wire [2:2] PSELSBUS_i_0;
wire N_150 ;
wire N_58 ;
wire N_63 ;
wire GND ;
wire VCC ;
// @27:265
  CFG4 \iPSELS_0_a2[5]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[14]),
	.B(N_150),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[15]),
	.D(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx)
);
defparam \iPSELS_0_a2[5] .INIT=16'h0800;
// @27:265
  CFG2 \iPSELS_i_0[8]  (
	.A(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[15]),
	.Y(iPSELS_i_0_Z[8])
);
defparam \iPSELS_i_0[8] .INIT=4'h7;
// @27:265
  CFG2 \iPSELS_i_o2_0[0]  (
	.A(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[15]),
	.Y(N_58)
);
defparam \iPSELS_i_o2_0[0] .INIT=4'hD;
// @27:265
  CFG2 \iPSELS_0_a3[5]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[12]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[13]),
	.Y(N_150)
);
defparam \iPSELS_0_a3[5] .INIT=4'h2;
// @27:265
  CFG4 \iPSELS_i[8]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[14]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[13]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[12]),
	.D(iPSELS_i_0_Z[8]),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0)
);
defparam \iPSELS_i[8] .INIT=16'hFFFE;
// @27:265
  CFG4 \iPSELS_i_o2[0]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[14]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[13]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[12]),
	.D(N_58),
	.Y(N_61)
);
defparam \iPSELS_i_o2[0] .INIT=16'hFFFE;
// @27:265
  CFG4 \iPSELS_i[7]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[14]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[13]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[12]),
	.D(N_58),
	.Y(N_32)
);
defparam \iPSELS_i[7] .INIT=16'hFF7F;
// @27:265
  CFG4 \iPSELS_0_a2[1]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[14]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[13]),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[12]),
	.D(N_58),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx)
);
defparam \iPSELS_0_a2[1] .INIT=16'h0010;
// @27:265
  CFG3 \iPSELS_0_a2[3]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[14]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[12]),
	.C(N_63),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx)
);
defparam \iPSELS_0_a2[3] .INIT=8'h04;
// @27:265
  CFG3 \iPSELS_0_a2[2]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[14]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[12]),
	.C(N_63),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx)
);
defparam \iPSELS_0_a2[2] .INIT=8'h01;
// @27:265
  CFG3 \iPSELS_0_a2[6]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[13]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[12]),
	.C(PSELSBUS_i_0[2]),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx)
);
defparam \iPSELS_0_a2[6] .INIT=8'h02;
// @27:265
  CFG3 \iPSELS_0_a2[4]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[13]),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[12]),
	.C(PSELSBUS_i_0[2]),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx)
);
defparam \iPSELS_0_a2[4] .INIT=8'h01;
// @27:443
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[7:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[15:12]),
	.PSELSBUS_i_0_0(PSELSBUS_i_0[2]),
	.PREADY_0_iv_i(PREADY_0_iv_i),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY),
	.N_32(N_32),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.N_61(N_61),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY),
	.N_150(N_150),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY),
	.N_63(N_63),
	.N_58(N_58),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z2_layer0 */

module Ux2FPGA_sb_MSS (
  Y_net_0,
  test_c_0,
  Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_0,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_1,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_2,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_10,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_11,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_12,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_13,
  Ux2FPGA_sb_0_FIC_0_CLK,
  CoreUARTapb_C0_0_RXRDY,
  LOCK,
  PREADY_0_iv_i,
  Ux2FPGA_sb_0_GPIO_7_M2F,
  Ux2FPGA_sb_0_GPIO_6_M2F,
  Ux2FPGA_sb_0_GPIO_5_M2F,
  popfeedthru_unused,
  popfeedthru_unused_12,
  popfeedthru_unused_13,
  popfeedthru_unused_18,
  popfeedthru_unused_19,
  popfeedthru_unused_20,
  popfeedthru_unused_21,
  popfeedthru_unused_22,
  popfeedthru_unused_23,
  popfeedthru_unused_24,
  popfeedthru_unused_25,
  popfeedthru_unused_26,
  popfeedthru_unused_27,
  popfeedthru_unused_28,
  popfeedthru_unused_29,
  popfeedthru_unused_30,
  popfeedthru_unused_31,
  popfeedthru_unused_32,
  popfeedthru_unused_33,
  popfeedthru_unused_0,
  popfeedthru_unused_1,
  popfeedthru_unused_2,
  popfeedthru_unused_3,
  popfeedthru_unused_4,
  popfeedthru_unused_5,
  popfeedthru_unused_6,
  popfeedthru_unused_7,
  Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  popfeedthru_unused_8,
  Ux2FPGA_sb_0_GPIO_4_M2F,
  GPIO_1_M2F_arst_i,
  GPIO_1_M2F
)
;
input [8:0] Y_net_0 ;
input test_c_0 ;
input [23:0] Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_0 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_1 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_2 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_10 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_11 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_12 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_13 ;
input Ux2FPGA_sb_0_FIC_0_CLK ;
input CoreUARTapb_C0_0_RXRDY ;
input LOCK ;
input PREADY_0_iv_i ;
output Ux2FPGA_sb_0_GPIO_7_M2F ;
output Ux2FPGA_sb_0_GPIO_6_M2F ;
output Ux2FPGA_sb_0_GPIO_5_M2F ;
output popfeedthru_unused ;
output popfeedthru_unused_12 ;
output popfeedthru_unused_13 ;
output popfeedthru_unused_18 ;
output popfeedthru_unused_19 ;
output popfeedthru_unused_20 ;
output popfeedthru_unused_21 ;
output popfeedthru_unused_22 ;
output popfeedthru_unused_23 ;
output popfeedthru_unused_24 ;
output popfeedthru_unused_25 ;
output popfeedthru_unused_26 ;
output popfeedthru_unused_27 ;
output popfeedthru_unused_28 ;
output popfeedthru_unused_29 ;
output popfeedthru_unused_30 ;
output popfeedthru_unused_31 ;
output popfeedthru_unused_32 ;
output popfeedthru_unused_33 ;
output popfeedthru_unused_0 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_7 ;
output Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output popfeedthru_unused_8 ;
output Ux2FPGA_sb_0_GPIO_4_M2F ;
output GPIO_1_M2F_arst_i ;
output GPIO_1_M2F ;
wire test_c_0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_1 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_2 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_10 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_11 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_12 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_13 ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire CoreUARTapb_C0_0_RXRDY ;
wire LOCK ;
wire PREADY_0_iv_i ;
wire Ux2FPGA_sb_0_GPIO_7_M2F ;
wire Ux2FPGA_sb_0_GPIO_6_M2F ;
wire Ux2FPGA_sb_0_GPIO_5_M2F ;
wire popfeedthru_unused ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_32 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_7 ;
wire Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire popfeedthru_unused_8 ;
wire Ux2FPGA_sb_0_GPIO_4_M2F ;
wire GPIO_1_M2F_arst_i ;
wire GPIO_1_M2F ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire GPIO_1_M2F_arst ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire FIC_2_APB_M_PRESET_N_i ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_TRANS1 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire MSS_RESET_N_M2F ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MGPIO25A_OUT ;
wire MGPIO26A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_CTS_MGPIO13B_OUT ;
wire MMUART1_DCD_MGPIO16B_OUT ;
wire MMUART1_DSR_MGPIO14B_OUT ;
wire MMUART1_DTR_MGPIO12B_OUT ;
wire MMUART1_RI_MGPIO15B_OUT ;
wire MMUART1_RTS_MGPIO11B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI0_SS4_MGPIO19A_OUT ;
wire SPI0_SS5_MGPIO20A_OUT ;
wire SPI0_SS6_MGPIO21A_OUT ;
wire SPI0_SS7_MGPIO22A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MGPIO25A_OE ;
wire MGPIO26A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_CTS_MGPIO13B_OE ;
wire MMUART1_DCD_MGPIO16B_OE ;
wire MMUART1_DSR_MGPIO14B_OE ;
wire MMUART1_DTR_MGPIO12B_OE ;
wire MMUART1_RI_MGPIO15B_OE ;
wire MMUART1_RTS_MGPIO11B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI0_SS4_MGPIO19A_OE ;
wire SPI0_SS5_MGPIO20A_OE ;
wire SPI0_SS6_MGPIO21A_OE ;
wire SPI0_SS7_MGPIO22A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
  CLKINT MSS_ADLIB_INST_RNIPQ14 (
	.Y(GPIO_1_M2F_arst),
	.A(GPIO_1_M2F)
);
  CFG1 MSS_ADLIB_INST_RNIPQ14_0 (
	.A(GPIO_1_M2F_arst),
	.Y(GPIO_1_M2F_arst_i)
);
defparam MSS_ADLIB_INST_RNIPQ14_0.INIT=2'h1;
// @22:285
  MSS_025 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(Ux2FPGA_sb_0_GPIO_4_M2F),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N_i),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[31:16], Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_13, Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_12, Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_11, Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_10, Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[11:5], Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_2, Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_1, Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_0, Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[1:0]}),
	.F_HM0_ENABLE(popfeedthru_unused_8),
	.F_HM0_SEL(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({popfeedthru_unused_10, popfeedthru_unused_11, popfeedthru_unused_12, popfeedthru_unused_13, popfeedthru_unused_14, popfeedthru_unused_15, popfeedthru_unused_16, popfeedthru_unused_17, popfeedthru_unused_18, popfeedthru_unused_19, popfeedthru_unused_20, popfeedthru_unused_21, popfeedthru_unused_22, popfeedthru_unused_23, popfeedthru_unused_24, popfeedthru_unused_25, popfeedthru_unused_26, popfeedthru_unused_27, popfeedthru_unused_28, popfeedthru_unused_29, popfeedthru_unused_30, popfeedthru_unused_31, popfeedthru_unused_32, popfeedthru_unused_33, popfeedthru_unused_0, popfeedthru_unused_1, popfeedthru_unused_2, popfeedthru_unused_3, popfeedthru_unused_4, popfeedthru_unused_5, popfeedthru_unused_6, popfeedthru_unused_7}),
	.F_HM0_WRITE(popfeedthru_unused),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(GPIO_1_M2F),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(Ux2FPGA_sb_0_GPIO_5_M2F),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(Ux2FPGA_sb_0_GPIO_6_M2F),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(Ux2FPGA_sb_0_GPIO_7_M2F),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23:0]}),
	.F_HM0_READY(PREADY_0_iv_i),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(CoreUARTapb_C0_0_RXRDY),
	.MGPIO10A_F2H_GPIN(Y_net_0[2]),
	.MGPIO11A_F2H_GPIN(Y_net_0[3]),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(Y_net_0[4]),
	.MGPIO13A_F2H_GPIN(Y_net_0[5]),
	.MGPIO14A_F2H_GPIN(Y_net_0[6]),
	.MGPIO15A_F2H_GPIN(Y_net_0[7]),
	.MGPIO16A_F2H_GPIN(Y_net_0[8]),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(test_c_0),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(Y_net_0[0]),
	.MGPIO9A_F2H_GPIN(Y_net_0[1]),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(Ux2FPGA_sb_0_FIC_0_CLK),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MGPIO25A_IN(GND),
	.MGPIO26A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_CTS_MGPIO13B_IN(GND),
	.MMUART1_DCD_MGPIO16B_IN(GND),
	.MMUART1_DSR_MGPIO14B_IN(GND),
	.MMUART1_DTR_MGPIO12B_IN(GND),
	.MMUART1_RI_MGPIO15B_IN(GND),
	.MMUART1_RTS_MGPIO11B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI0_SS4_MGPIO19A_IN(GND),
	.SPI0_SS5_MGPIO20A_IN(GND),
	.SPI0_SS6_MGPIO21A_IN(GND),
	.SPI0_SS7_MGPIO22A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MGPIO25A_OUT(MGPIO25A_OUT),
	.MGPIO26A_OUT(MGPIO26A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_CTS_MGPIO13B_OUT(MMUART1_CTS_MGPIO13B_OUT),
	.MMUART1_DCD_MGPIO16B_OUT(MMUART1_DCD_MGPIO16B_OUT),
	.MMUART1_DSR_MGPIO14B_OUT(MMUART1_DSR_MGPIO14B_OUT),
	.MMUART1_DTR_MGPIO12B_OUT(MMUART1_DTR_MGPIO12B_OUT),
	.MMUART1_RI_MGPIO15B_OUT(MMUART1_RI_MGPIO15B_OUT),
	.MMUART1_RTS_MGPIO11B_OUT(MMUART1_RTS_MGPIO11B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI0_SS4_MGPIO19A_OUT(SPI0_SS4_MGPIO19A_OUT),
	.SPI0_SS5_MGPIO20A_OUT(SPI0_SS5_MGPIO20A_OUT),
	.SPI0_SS6_MGPIO21A_OUT(SPI0_SS6_MGPIO21A_OUT),
	.SPI0_SS7_MGPIO22A_OUT(SPI0_SS7_MGPIO22A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MGPIO25A_OE(MGPIO25A_OE),
	.MGPIO26A_OE(MGPIO26A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_CTS_MGPIO13B_OE(MMUART1_CTS_MGPIO13B_OE),
	.MMUART1_DCD_MGPIO16B_OE(MMUART1_DCD_MGPIO16B_OE),
	.MMUART1_DSR_MGPIO14B_OE(MMUART1_DSR_MGPIO14B_OE),
	.MMUART1_DTR_MGPIO12B_OE(MMUART1_DTR_MGPIO12B_OE),
	.MMUART1_RI_MGPIO15B_OE(MMUART1_RI_MGPIO15B_OE),
	.MMUART1_RTS_MGPIO11B_OE(MMUART1_RTS_MGPIO11B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI0_SS4_MGPIO19A_OE(SPI0_SS4_MGPIO19A_OE),
	.SPI0_SS5_MGPIO20A_OE(SPI0_SS5_MGPIO20A_OE),
	.SPI0_SS6_MGPIO21A_OE(SPI0_SS6_MGPIO21A_OE),
	.SPI0_SS7_MGPIO22A_OE(SPI0_SS7_MGPIO22A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006090C0208003FFFFE4000000000000100000000F0F01C000001825FE4010842108421000001FE34001FF80000004000000000200B1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=102.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Ux2FPGA_sb_MSS */

module Ux2FPGA_sb (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR,
  test_c_0,
  Y_net_0,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA,
  GPIO_1_M2F,
  GPIO_1_M2F_arst_i,
  Ux2FPGA_sb_0_GPIO_4_M2F,
  popfeedthru_unused_8,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused_33,
  popfeedthru_unused_32,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  popfeedthru_unused,
  Ux2FPGA_sb_0_GPIO_5_M2F,
  Ux2FPGA_sb_0_GPIO_6_M2F,
  Ux2FPGA_sb_0_GPIO_7_M2F,
  CoreUARTapb_C0_0_RXRDY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0,
  N_61,
  N_32,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY,
  Ux2FPGA_sb_0_FIC_0_CLK,
  CLK0_c
)
;
output [4:2] Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR ;
input test_c_0 ;
input [8:0] Y_net_0 ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA ;
input [7:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA ;
input [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA ;
output GPIO_1_M2F ;
output GPIO_1_M2F_arst_i ;
output Ux2FPGA_sb_0_GPIO_4_M2F ;
output popfeedthru_unused_8 ;
output popfeedthru_unused_7 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_0 ;
output popfeedthru_unused_33 ;
output popfeedthru_unused_32 ;
output popfeedthru_unused_31 ;
output popfeedthru_unused_30 ;
output popfeedthru_unused_29 ;
output popfeedthru_unused_28 ;
output popfeedthru_unused_27 ;
output popfeedthru_unused_26 ;
output popfeedthru_unused_25 ;
output popfeedthru_unused_24 ;
output popfeedthru_unused_23 ;
output popfeedthru_unused_22 ;
output popfeedthru_unused_21 ;
output popfeedthru_unused_20 ;
output popfeedthru_unused_19 ;
output popfeedthru_unused_18 ;
output popfeedthru_unused_13 ;
output popfeedthru_unused_12 ;
output popfeedthru_unused ;
output Ux2FPGA_sb_0_GPIO_5_M2F ;
output Ux2FPGA_sb_0_GPIO_6_M2F ;
output Ux2FPGA_sb_0_GPIO_7_M2F ;
input CoreUARTapb_C0_0_RXRDY ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0 ;
output N_61 ;
output N_32 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY ;
output Ux2FPGA_sb_0_FIC_0_CLK ;
input CLK0_c ;
wire test_c_0 ;
wire GPIO_1_M2F ;
wire GPIO_1_M2F_arst_i ;
wire Ux2FPGA_sb_0_GPIO_4_M2F ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_32 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused ;
wire Ux2FPGA_sb_0_GPIO_5_M2F ;
wire Ux2FPGA_sb_0_GPIO_6_M2F ;
wire Ux2FPGA_sb_0_GPIO_7_M2F ;
wire CoreUARTapb_C0_0_RXRDY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0 ;
wire N_61 ;
wire N_32 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire CLK0_c ;
wire [23:0] Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA;
wire [15:12] Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_Z;
wire LOCK ;
wire PREADY_0_iv_i ;
wire Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire GND ;
wire VCC ;
// @28:511
  Ux2FPGA_sb_CCC_0_FCCC CCC_0 (
	.CLK0_c(CLK0_c),
	.LOCK(LOCK),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK)
);
// @28:558
  CoreAPB3_Z2_layer0 CoreAPB3_0 (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[7:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[23:0]),
	.Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_Z[15:12]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY),
	.PREADY_0_iv_i(PREADY_0_iv_i),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.N_32(N_32),
	.N_61(N_61),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
// @28:763
  Ux2FPGA_sb_MSS Ux2FPGA_sb_MSS_0 (
	.Y_net_0(Y_net_0[8:0]),
	.test_c_0(test_c_0),
	.Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_1(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_2(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_10(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_Z[12]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_11(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_Z[13]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_12(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_Z[14]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_13(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR_Z[15]),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.CoreUARTapb_C0_0_RXRDY(CoreUARTapb_C0_0_RXRDY),
	.LOCK(LOCK),
	.PREADY_0_iv_i(PREADY_0_iv_i),
	.Ux2FPGA_sb_0_GPIO_7_M2F(Ux2FPGA_sb_0_GPIO_7_M2F),
	.Ux2FPGA_sb_0_GPIO_6_M2F(Ux2FPGA_sb_0_GPIO_6_M2F),
	.Ux2FPGA_sb_0_GPIO_5_M2F(Ux2FPGA_sb_0_GPIO_5_M2F),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_32(popfeedthru_unused_32),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.Ux2FPGA_sb_0_GPIO_4_M2F(Ux2FPGA_sb_0_GPIO_4_M2F),
	.GPIO_1_M2F_arst_i(GPIO_1_M2F_arst_i),
	.GPIO_1_M2F(GPIO_1_M2F)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Ux2FPGA_sb */

module work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_7 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA,
  popfeedthru_unused_8,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0,
  popfeedthru_unused,
  GPIO_1_M2F,
  MisoMon1_c,
  SpiMasterPorts_7_XferComplete,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY,
  GPIO_1_M2F_arst_i,
  Ux2FPGA_sb_0_FIC_0_CLK
)
;
output [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA ;
input popfeedthru_unused_8 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0 ;
input popfeedthru_unused ;
input GPIO_1_M2F ;
input MisoMon1_c ;
output SpiMasterPorts_7_XferComplete ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY ;
input GPIO_1_M2F_arst_i ;
input Ux2FPGA_sb_0_FIC_0_CLK ;
wire popfeedthru_unused_8 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0 ;
wire popfeedthru_unused ;
wire GPIO_1_M2F ;
wire MisoMon1_c ;
wire SpiMasterPorts_7_XferComplete ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY ;
wire GPIO_1_M2F_arst_i ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire [23:23] Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATArs;
wire [23:1] DataFromMiso_1_ldmx_Z;
wire [8:0] ClkDiv_Z;
wire [8:8] ClkDiv_s_Z;
wire [7:0] ClkDiv_s;
wire [4:0] SpiBitPos_Z;
wire [7:0] ClkDiv_cry_Z;
wire [7:0] ClkDiv_cry_Y_6;
wire [8:8] ClkDiv_s_FCO_6;
wire [8:8] ClkDiv_s_Y_6;
wire [20:3] DataFromMiso_1_en_0_Z;
wire [23:1] DataFromMiso_1_en_1_Z;
wire [15:15] DataFromMiso_1_en_0_0_Z;
wire [10:10] DataFromMiso_1_en_0;
wire [11:11] DataFromMiso_1_en_3_Z;
wire [11:11] DataFromMiso_1_en_2_Z;
wire [5:5] DataFromMiso_1_en_1;
wire [7:1] DataFromMiso_1_en_5;
wire [18:9] DataFromMiso_1_en_4;
wire ClkDiv_lcry ;
wire un6_ncslatched_i_0 ;
wire un1_rst_Z ;
wire un1_rst_i ;
wire un1_rst_set_Z ;
wire un1_rst_2_rs_Z ;
wire VCC ;
wire un1_rst_2_i ;
wire GND ;
wire nCsLatched_Z ;
wire N_100 ;
wire N_57_i ;
wire N_34_i ;
wire N_52_i ;
wire N_31_i ;
wire un7_ambadatalatched_6 ;
wire AmbaDataLatched_Z ;
wire un1_ambadatalatched_6 ;
wire Sck_i_Z ;
wire N_66_i_i ;
wire Pready_1_sqmuxa_i ;
wire Pready_1_sqmuxa_1_i_Z ;
wire XferComplete_ice_Z ;
wire N_53_i ;
wire DataFromMiso_7_17 ;
wire DataFromMiso_7_11 ;
wire DataFromMiso_7_9 ;
wire DataFromMiso_7_6 ;
wire DataFromMiso_7_2 ;
wire DataFromMiso_7_1 ;
wire ClkDiv_s_742_FCO ;
wire ClkDiv_s_742_S ;
wire ClkDiv_s_742_Y ;
wire N_48 ;
wire N_45 ;
wire N_49 ;
wire N_51 ;
wire Pready_1_sqmuxa_0 ;
wire un6_ncslatchedlto8_2_Z ;
wire un6_ncslatchedlt8 ;
wire XferComplete_i_0_sqmuxa ;
wire N_47 ;
wire N_99 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
  CFG1 un6_ncslatchedlto8_RNICLP7 (
	.A(ClkDiv_lcry),
	.Y(un6_ncslatched_i_0)
);
defparam un6_ncslatchedlto8_RNICLP7.INIT=2'h1;
  CFG1 un1_rst_set_RNO (
	.A(un1_rst_Z),
	.Y(un1_rst_i)
);
defparam un1_rst_set_RNO.INIT=2'h1;
  CFG3 \DataFromMiso_1_RNI7N7G[23]  (
	.A(un1_rst_set_Z),
	.B(un1_rst_2_rs_Z),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATArs[23]),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[23])
);
defparam \DataFromMiso_1_RNI7N7G[23] .INIT=8'hF8;
// @39:106
  SLE \DataFromMiso_1[23]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATArs[23]),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[23]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_set (
	.Q(un1_rst_set_Z),
	.ADn(GND),
	.ALn(un1_rst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_rs (
	.Q(un1_rst_2_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(un1_rst_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s_Z[8]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[7]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[6]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[5]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[4]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[3]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[2]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[1]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[0]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_100),
	.EN(N_57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_34_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_52_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_31_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE nCsLatched (
	.Q(nCsLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un7_ambadatalatched_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE AmbaDataLatched (
	.Q(AmbaDataLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un1_ambadatalatched_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Sck_i (
	.Q(Sck_i_Z),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_66_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Pready (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Pready_1_sqmuxa_i),
	.EN(Pready_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE XferComplete_i (
	.Q(SpiMasterPorts_7_XferComplete),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(XferComplete_ice_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(N_53_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[14]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[14]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[14]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[13]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[13]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[13]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[12]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[12]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[12]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[11]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[11]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[11]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[10]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[10]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[10]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[9]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[9]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[9]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[8]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon1_c),
	.EN(DataFromMiso_7_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[7]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[7]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[6]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[6]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[5]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[5]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[4]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[4]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[3]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[3]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[2]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon1_c),
	.EN(DataFromMiso_7_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[1]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[1]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[0]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon1_c),
	.EN(DataFromMiso_7_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[22]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[22]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[22]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[21]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[21]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon1_c),
	.EN(DataFromMiso_7_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[20]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[20]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[20]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[19]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[19]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[19]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[18]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[18]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[18]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[17]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[17]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon1_c),
	.EN(DataFromMiso_7_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[16]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[16]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon1_c),
	.EN(DataFromMiso_7_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[15]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[15]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[15]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  ARI1 ClkDiv_s_742 (
	.FCO(ClkDiv_s_742_FCO),
	.S(ClkDiv_s_742_S),
	.Y(ClkDiv_s_742_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_742.INIT=20'h4AA00;
// @39:106
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_6[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_742_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_6[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_6[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_6[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_6[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_6[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_6[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_s[8]  (
	.FCO(ClkDiv_s_FCO_6[8]),
	.S(ClkDiv_s_Z[8]),
	.Y(ClkDiv_s_Y_6[8]),
	.B(ClkDiv_Z[8]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_s[8] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y_6[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h48800;
// @39:141
  CFG4 \SpiBitPos_7_1.N_57_i  (
	.A(N_48),
	.B(N_45),
	.C(Sck_i_Z),
	.D(SpiBitPos_Z[0]),
	.Y(N_57_i)
);
defparam \SpiBitPos_7_1.N_57_i .INIT=16'h0001;
// @39:141
  CFG3 \SpiBitPos_7_1.SUM_i_o4[1]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_49),
	.Y(N_51)
);
defparam \SpiBitPos_7_1.SUM_i_o4[1] .INIT=8'hFE;
  CFG2 XferComplete_i_RNINC1K (
	.A(SpiMasterPorts_7_XferComplete),
	.B(nCsLatched_Z),
	.Y(Pready_1_sqmuxa_0)
);
defparam XferComplete_i_RNINC1K.INIT=4'h4;
// @39:106
  CFG2 un1_rst (
	.A(MisoMon1_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_Z)
);
defparam un1_rst.INIT=4'h8;
// @39:141
  CFG2 DataFromMiso_7_10_0_o2 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.Y(N_49)
);
defparam DataFromMiso_7_10_0_o2.INIT=4'hE;
// @39:141
  CFG2 DataFromMiso_7_17_0_o2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.Y(N_48)
);
defparam DataFromMiso_7_17_0_o2.INIT=4'hE;
// @39:141
  CFG2 DataFromMiso_7_2_1_a2_0 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.Y(N_100)
);
defparam DataFromMiso_7_2_1_a2_0.INIT=4'h2;
// @39:135
  CFG2 un7_ambadatalatched (
	.A(nCsLatched_Z),
	.B(AmbaDataLatched_Z),
	.Y(un7_ambadatalatched_6)
);
defparam un7_ambadatalatched.INIT=4'h4;
// @39:106
  CFG2 un1_rst_2 (
	.A(MisoMon1_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2.INIT=4'hB;
// @39:106
  CFG4 \DataFromMiso_1_en_0[3]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[4]),
	.C(SpiBitPos_Z[0]),
	.D(Sck_i_Z),
	.Y(DataFromMiso_1_en_0_Z[3])
);
defparam \DataFromMiso_1_en_0[3] .INIT=16'h0002;
// @39:106
  CFG4 \DataFromMiso_1_en_0[4]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[4]),
	.C(SpiBitPos_Z[0]),
	.D(Sck_i_Z),
	.Y(DataFromMiso_1_en_0_Z[4])
);
defparam \DataFromMiso_1_en_0[4] .INIT=16'h0020;
// @39:106
  CFG4 \DataFromMiso_1_en_0[19]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[4]),
	.C(SpiBitPos_Z[0]),
	.D(Sck_i_Z),
	.Y(DataFromMiso_1_en_0_Z[19])
);
defparam \DataFromMiso_1_en_0[19] .INIT=16'h0008;
// @39:106
  CFG4 \DataFromMiso_1_en_0[20]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[4]),
	.C(SpiBitPos_Z[0]),
	.D(Sck_i_Z),
	.Y(DataFromMiso_1_en_0_Z[20])
);
defparam \DataFromMiso_1_en_0[20] .INIT=16'h0080;
// @39:106
  CFG4 \DataFromMiso_1_en_1[7]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(Sck_i_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_1_Z[7])
);
defparam \DataFromMiso_1_en_1[7] .INIT=16'h0002;
// @39:106
  CFG4 \DataFromMiso_1_en_1[23]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(Sck_i_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_1_Z[23])
);
defparam \DataFromMiso_1_en_1[23] .INIT=16'h0008;
// @39:106
  CFG4 \DataFromMiso_1_en_0_0[15]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(Sck_i_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_0_0_Z[15])
);
defparam \DataFromMiso_1_en_0_0[15] .INIT=16'h0004;
// @39:106
  CFG4 \DataFromMiso_1_en_0[6]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(SpiBitPos_Z[0]),
	.D(Sck_i_Z),
	.Y(DataFromMiso_1_en_0_Z[6])
);
defparam \DataFromMiso_1_en_0[6] .INIT=16'h0020;
// @39:106
  CFG4 \DataFromMiso_1_en_1[1]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(SpiBitPos_Z[0]),
	.D(Sck_i_Z),
	.Y(DataFromMiso_1_en_1_Z[1])
);
defparam \DataFromMiso_1_en_1[1] .INIT=16'h0002;
// @39:142
  CFG3 un6_ncslatchedlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_Z[4]),
	.Y(un6_ncslatchedlto8_2_Z)
);
defparam un6_ncslatchedlto8_2.INIT=8'h7F;
// @39:106
  CFG3 \DataFromMiso_1_en_0_0[10]  (
	.A(SpiBitPos_Z[2]),
	.B(Pready_1_sqmuxa_0),
	.C(SpiBitPos_Z[1]),
	.Y(DataFromMiso_1_en_0[10])
);
defparam \DataFromMiso_1_en_0_0[10] .INIT=8'h40;
// @39:106
  CFG3 \DataFromMiso_1_en_0[12]  (
	.A(SpiBitPos_Z[2]),
	.B(Pready_1_sqmuxa_0),
	.C(SpiBitPos_Z[1]),
	.Y(DataFromMiso_1_en_0_Z[12])
);
defparam \DataFromMiso_1_en_0[12] .INIT=8'h08;
// @39:106
  CFG3 \DataFromMiso_1_en_0[14]  (
	.A(SpiBitPos_Z[2]),
	.B(Pready_1_sqmuxa_0),
	.C(SpiBitPos_Z[1]),
	.Y(DataFromMiso_1_en_0_Z[14])
);
defparam \DataFromMiso_1_en_0[14] .INIT=8'h80;
// @39:106
  CFG3 \DataFromMiso_1_en_1[9]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[0]),
	.C(Pready_1_sqmuxa_0),
	.Y(DataFromMiso_1_en_1_Z[9])
);
defparam \DataFromMiso_1_en_1[9] .INIT=8'h10;
// @39:106
  CFG3 \DataFromMiso_1_en_0[13]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[0]),
	.C(Pready_1_sqmuxa_0),
	.Y(DataFromMiso_1_en_0_Z[13])
);
defparam \DataFromMiso_1_en_0[13] .INIT=8'h20;
// @39:106
  CFG3 \DataFromMiso_1_en_3[11]  (
	.A(SpiBitPos_Z[3]),
	.B(Sck_i_Z),
	.C(Pready_1_sqmuxa_0),
	.Y(DataFromMiso_1_en_3_Z[11])
);
defparam \DataFromMiso_1_en_3[11] .INIT=8'h20;
// @39:106
  CFG4 \DataFromMiso_1_en_2[11]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_2_Z[11])
);
defparam \DataFromMiso_1_en_2[11] .INIT=16'h0010;
// @39:106
  CFG3 \DataFromMiso_1_en_1_0[5]  (
	.A(SpiBitPos_Z[4]),
	.B(Sck_i_Z),
	.C(Pready_1_sqmuxa_0),
	.Y(DataFromMiso_1_en_1[5])
);
defparam \DataFromMiso_1_en_1_0[5] .INIT=8'h10;
// @39:106
  CFG4 \DataFromMiso_1_en_0[5]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_0_Z[5])
);
defparam \DataFromMiso_1_en_0[5] .INIT=16'h0040;
// @39:141
  CFG3 \SpiBitPos_7_1.SUM_i_o2_0[2]  (
	.A(ClkDiv_lcry),
	.B(nCsLatched_Z),
	.C(SpiMasterPorts_7_XferComplete),
	.Y(N_45)
);
defparam \SpiBitPos_7_1.SUM_i_o2_0[2] .INIT=8'hFB;
// @39:142
  CFG4 un6_ncslatchedlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un6_ncslatchedlt8)
);
defparam un6_ncslatchedlto3.INIT=16'h0111;
// @39:106
  CFG3 XferComplete_ice (
	.A(ClkDiv_lcry),
	.B(XferComplete_i_0_sqmuxa),
	.C(nCsLatched_Z),
	.Y(XferComplete_ice_Z)
);
defparam XferComplete_ice.INIT=8'h40;
  CFG3 \SpiBitPos_RNIET7I1_0[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(Pready_1_sqmuxa_0),
	.Y(DataFromMiso_1_en_5[1])
);
defparam \SpiBitPos_RNIET7I1_0[3] .INIT=8'h10;
  CFG3 \SpiBitPos_RNIDS7I1[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[1]),
	.C(Pready_1_sqmuxa_0),
	.Y(DataFromMiso_1_en_5[3])
);
defparam \SpiBitPos_RNIDS7I1[3] .INIT=8'h10;
  CFG3 \SpiBitPos_RNIET7I1[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(Pready_1_sqmuxa_0),
	.Y(DataFromMiso_1_en_5[6])
);
defparam \SpiBitPos_RNIET7I1[3] .INIT=8'h40;
  CFG3 \SpiBitPos_RNICR7I1[1]  (
	.A(SpiBitPos_Z[2]),
	.B(Pready_1_sqmuxa_0),
	.C(SpiBitPos_Z[1]),
	.Y(DataFromMiso_1_en_5[7])
);
defparam \SpiBitPos_RNICR7I1[1] .INIT=8'h04;
  CFG4 \SpiBitPos_RNIGLQJ1[3]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(Sck_i_Z),
	.D(SpiBitPos_Z[1]),
	.Y(DataFromMiso_1_en_4[9])
);
defparam \SpiBitPos_RNIGLQJ1[3] .INIT=16'h0400;
  CFG4 \SpiBitPos_RNIFKQJ1[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(Sck_i_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_4[10])
);
defparam \SpiBitPos_RNIFKQJ1[3] .INIT=16'h0200;
  CFG4 \SpiBitPos_RNIDIQJ1[1]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[4]),
	.C(SpiBitPos_Z[0]),
	.D(Sck_i_Z),
	.Y(DataFromMiso_1_en_4[18])
);
defparam \SpiBitPos_RNIDIQJ1[1] .INIT=16'h0080;
// @39:126
  CFG4 un1_ambadatalatched (
	.A(popfeedthru_unused),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.C(AmbaDataLatched_Z),
	.D(popfeedthru_unused_8),
	.Y(un1_ambadatalatched_6)
);
defparam un1_ambadatalatched.INIT=16'h0200;
// @39:142
  CFG4 un6_ncslatchedlto8 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(un6_ncslatchedlto8_2_Z),
	.D(un6_ncslatchedlt8),
	.Y(ClkDiv_lcry)
);
defparam un6_ncslatchedlto8.INIT=16'hFFF7;
// @39:141
  CFG3 \SpiBitPos_7_1.SUM_i_o4[2]  (
	.A(SpiBitPos_Z[0]),
	.B(N_45),
	.C(Sck_i_Z),
	.Y(N_47)
);
defparam \SpiBitPos_7_1.SUM_i_o4[2] .INIT=8'hFE;
// @39:141
  CFG3 DataFromMiso_7_9_0_a2_0 (
	.A(SpiBitPos_Z[0]),
	.B(N_45),
	.C(Sck_i_Z),
	.Y(N_99)
);
defparam DataFromMiso_7_9_0_a2_0.INIT=8'h02;
// @39:158
  CFG3 XferComplete_i_0_sqmuxa_0_a2 (
	.A(SpiBitPos_Z[0]),
	.B(N_51),
	.C(Sck_i_Z),
	.Y(XferComplete_i_0_sqmuxa)
);
defparam XferComplete_i_0_sqmuxa_0_a2.INIT=8'h10;
// @39:141
  CFG3 Pready_RNO (
	.A(XferComplete_i_0_sqmuxa),
	.B(Pready_1_sqmuxa_0),
	.C(ClkDiv_lcry),
	.Y(Pready_1_sqmuxa_i)
);
defparam Pready_RNO.INIT=8'hF7;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[15]  (
	.A(DataFromMiso_1_en_0_0_Z[15]),
	.B(DataFromMiso_1_en_5[7]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[15]),
	.Y(DataFromMiso_1_ldmx_Z[15])
);
defparam \DataFromMiso_1_ldmx[15] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[18]  (
	.A(DataFromMiso_1_en_4[18]),
	.B(DataFromMiso_1_en_5[1]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[18]),
	.Y(DataFromMiso_1_ldmx_Z[18])
);
defparam \DataFromMiso_1_ldmx[18] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[19]  (
	.A(DataFromMiso_1_en_0_Z[19]),
	.B(DataFromMiso_1_en_5[3]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[19]),
	.Y(DataFromMiso_1_ldmx_Z[19])
);
defparam \DataFromMiso_1_ldmx[19] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[20]  (
	.A(DataFromMiso_1_en_0_Z[20]),
	.B(DataFromMiso_1_en_5[3]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[20]),
	.Y(DataFromMiso_1_ldmx_Z[20])
);
defparam \DataFromMiso_1_ldmx[20] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[22]  (
	.A(DataFromMiso_1_en_4[18]),
	.B(DataFromMiso_1_en_5[6]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[22]),
	.Y(DataFromMiso_1_ldmx_Z[22])
);
defparam \DataFromMiso_1_ldmx[22] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[1]  (
	.A(DataFromMiso_1_en_1_Z[1]),
	.B(DataFromMiso_1_en_5[1]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[1]),
	.Y(DataFromMiso_1_ldmx_Z[1])
);
defparam \DataFromMiso_1_ldmx[1] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[3]  (
	.A(DataFromMiso_1_en_0_Z[3]),
	.B(DataFromMiso_1_en_5[3]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[3]),
	.Y(DataFromMiso_1_ldmx_Z[3])
);
defparam \DataFromMiso_1_ldmx[3] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[4]  (
	.A(DataFromMiso_1_en_0_Z[4]),
	.B(DataFromMiso_1_en_5[3]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[4]),
	.Y(DataFromMiso_1_ldmx_Z[4])
);
defparam \DataFromMiso_1_ldmx[4] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[5]  (
	.A(DataFromMiso_1_en_0_Z[5]),
	.B(DataFromMiso_1_en_1[5]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[5]),
	.Y(DataFromMiso_1_ldmx_Z[5])
);
defparam \DataFromMiso_1_ldmx[5] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[6]  (
	.A(DataFromMiso_1_en_0_Z[6]),
	.B(DataFromMiso_1_en_5[6]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[6]),
	.Y(DataFromMiso_1_ldmx_Z[6])
);
defparam \DataFromMiso_1_ldmx[6] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[7]  (
	.A(DataFromMiso_1_en_1_Z[7]),
	.B(DataFromMiso_1_en_5[7]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[7]),
	.Y(DataFromMiso_1_ldmx_Z[7])
);
defparam \DataFromMiso_1_ldmx[7] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[9]  (
	.A(DataFromMiso_1_en_4[9]),
	.B(DataFromMiso_1_en_1_Z[9]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[9]),
	.Y(DataFromMiso_1_ldmx_Z[9])
);
defparam \DataFromMiso_1_ldmx[9] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[10]  (
	.A(DataFromMiso_1_en_4[10]),
	.B(DataFromMiso_1_en_0[10]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[10]),
	.Y(DataFromMiso_1_ldmx_Z[10])
);
defparam \DataFromMiso_1_ldmx[10] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[11]  (
	.A(DataFromMiso_1_en_2_Z[11]),
	.B(DataFromMiso_1_en_3_Z[11]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[11]),
	.Y(DataFromMiso_1_ldmx_Z[11])
);
defparam \DataFromMiso_1_ldmx[11] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[12]  (
	.A(DataFromMiso_1_en_4[10]),
	.B(DataFromMiso_1_en_0_Z[12]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[12]),
	.Y(DataFromMiso_1_ldmx_Z[12])
);
defparam \DataFromMiso_1_ldmx[12] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[13]  (
	.A(DataFromMiso_1_en_4[9]),
	.B(DataFromMiso_1_en_0_Z[13]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[13]),
	.Y(DataFromMiso_1_ldmx_Z[13])
);
defparam \DataFromMiso_1_ldmx[13] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[14]  (
	.A(DataFromMiso_1_en_4[10]),
	.B(DataFromMiso_1_en_0_Z[14]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[14]),
	.Y(DataFromMiso_1_ldmx_Z[14])
);
defparam \DataFromMiso_1_ldmx[14] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[23]  (
	.A(DataFromMiso_1_en_1_Z[23]),
	.B(DataFromMiso_1_en_5[7]),
	.C(MisoMon1_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[23]),
	.Y(DataFromMiso_1_ldmx_Z[23])
);
defparam \DataFromMiso_1_ldmx[23] .INIT=16'hF780;
// @39:141
  CFG4 DataFromMiso_7_17_0_a2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_48),
	.D(N_99),
	.Y(DataFromMiso_7_17)
);
defparam DataFromMiso_7_17_0_a2.INIT=16'h0200;
// @39:141
  CFG4 DataFromMiso_7_2_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_47),
	.D(N_100),
	.Y(DataFromMiso_7_2)
);
defparam DataFromMiso_7_2_1_a2.INIT=16'h0400;
// @39:141
  CFG4 DataFromMiso_7_6_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_47),
	.D(N_100),
	.Y(DataFromMiso_7_6)
);
defparam DataFromMiso_7_6_0_a2.INIT=16'h0800;
// @39:141
  CFG4 DataFromMiso_7_11_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_49),
	.D(N_99),
	.Y(DataFromMiso_7_11)
);
defparam DataFromMiso_7_11_0_a2.INIT=16'h0200;
// @39:141
  CFG3 DataFromMiso_7_1_0_a2 (
	.A(N_99),
	.B(N_100),
	.C(N_48),
	.Y(DataFromMiso_7_1)
);
defparam DataFromMiso_7_1_0_a2.INIT=8'h08;
// @39:141
  CFG2 DataFromMiso_7_9_0_a2 (
	.A(N_99),
	.B(N_51),
	.Y(DataFromMiso_7_9)
);
defparam DataFromMiso_7_9_0_a2.INIT=4'h2;
// @39:106
  CFG4 \SpiBitPos_7_1.N_31_i  (
	.A(SpiBitPos_Z[0]),
	.B(Sck_i_Z),
	.C(N_45),
	.D(N_51),
	.Y(N_31_i)
);
defparam \SpiBitPos_7_1.N_31_i .INIT=16'hA9A8;
// @39:106
  CFG4 Sck_i_RNO (
	.A(SpiBitPos_Z[0]),
	.B(Sck_i_Z),
	.C(N_45),
	.D(N_51),
	.Y(N_66_i_i)
);
defparam Sck_i_RNO.INIT=16'hC3C6;
// @39:106
  CFG4 Pready_1_sqmuxa_1_i (
	.A(XferComplete_i_0_sqmuxa),
	.B(un1_ambadatalatched_6),
	.C(Pready_1_sqmuxa_0),
	.D(ClkDiv_lcry),
	.Y(Pready_1_sqmuxa_1_i_Z)
);
defparam Pready_1_sqmuxa_1_i.INIT=16'hCCEC;
// @39:106
  CFG3 \SpiBitPos_7_1.N_52_i  (
	.A(SpiBitPos_Z[1]),
	.B(N_51),
	.C(N_47),
	.Y(N_52_i)
);
defparam \SpiBitPos_7_1.N_52_i .INIT=8'h84;
// @39:106
  CFG4 \SpiBitPos_7_1.N_34_i  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_47),
	.D(N_49),
	.Y(N_34_i)
);
defparam \SpiBitPos_7_1.N_34_i .INIT=16'hA9A8;
// @39:106
  CFG4 \SpiBitPos_7_1.N_53_i  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_47),
	.D(N_48),
	.Y(N_53_i)
);
defparam \SpiBitPos_7_1.N_53_i .INIT=16'hAAA8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_7 */

module work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA,
  popfeedthru_unused,
  N_32,
  popfeedthru_unused_8,
  GPIO_1_M2F,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused_33,
  popfeedthru_unused_32,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  nCsMonAdc_c,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY,
  SckMonAdc_c,
  SpiMasterPorts_6_XferComplete,
  GPIO_1_M2F_arst_i,
  MisoMon0_c,
  Ux2FPGA_sb_0_FIC_0_CLK,
  MosiMonAdc_c
)
;
output [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA ;
input popfeedthru_unused ;
input N_32 ;
input popfeedthru_unused_8 ;
input GPIO_1_M2F ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_32 ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_12 ;
output nCsMonAdc_c ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY ;
output SckMonAdc_c ;
output SpiMasterPorts_6_XferComplete ;
input GPIO_1_M2F_arst_i ;
input MisoMon0_c ;
input Ux2FPGA_sb_0_FIC_0_CLK ;
output MosiMonAdc_c ;
wire popfeedthru_unused ;
wire N_32 ;
wire popfeedthru_unused_8 ;
wire GPIO_1_M2F ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_32 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire nCsMonAdc_c ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY ;
wire SckMonAdc_c ;
wire SpiMasterPorts_6_XferComplete ;
wire GPIO_1_M2F_arst_i ;
wire MisoMon0_c ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire MosiMonAdc_c ;
wire [23:23] Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATArs;
wire [8:0] ClkDiv_Z;
wire [8:8] ClkDiv_s_Z;
wire [7:0] ClkDiv_s;
wire [4:0] SpiBitPos_Z;
wire [4:4] SUM_a0_3;
wire [3:0] SpiBitPos_7;
wire [23:0] DataToMosi_i_Z;
wire [0:0] nCsce_Z;
wire [1:0] DacNum_i_Z;
wire [7:0] ClkDiv_cry_Z;
wire [7:0] ClkDiv_cry_Y_5;
wire [8:8] ClkDiv_s_FCO_5;
wire [8:8] ClkDiv_s_Y_5;
wire [4:4] SUM_a0_1;
wire un1_rst_Z ;
wire un1_rst_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_Z ;
wire MosiMonAdc_crs ;
wire un1_rst_3_rs_Z ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_8 ;
wire nCsLatched_Z ;
wire GND ;
wire un1_rst_set_0 ;
wire un1_rst_2_rs_0 ;
wire un1_rst_2_i ;
wire DataFromMiso_7_1_Z ;
wire XferComplete_i_4_iv_i_Z ;
wire un7_ambadatalatched_Z ;
wire AmbaDataLatched_Z ;
wire un1_ambadatalatched_Z ;
wire Sck_i_0_0_Z ;
wire Pready_1_sqmuxa_Z ;
wire Pready_1_sqmuxa_1_i_Z ;
wire DacNum_i_0_sqmuxa_Z ;
wire DataFromMiso_7_7 ;
wire DataFromMiso_7_6 ;
wire DataFromMiso_7_5 ;
wire DataFromMiso_7_4 ;
wire DataFromMiso_7_3 ;
wire DataFromMiso_7_2 ;
wire DataFromMiso_7_22 ;
wire DataFromMiso_7_21 ;
wire DataFromMiso_7_20 ;
wire DataFromMiso_7_19 ;
wire DataFromMiso_7_18 ;
wire DataFromMiso_7_17 ;
wire DataFromMiso_7_0 ;
wire DataFromMiso_7 ;
wire DataFromMiso_7_16 ;
wire DataFromMiso_7_15 ;
wire DataFromMiso_7_14 ;
wire DataFromMiso_7_13 ;
wire DataFromMiso_7_12 ;
wire DataFromMiso_7_11 ;
wire DataFromMiso_7_10 ;
wire DataFromMiso_7_9 ;
wire DataFromMiso_7_8 ;
wire ClkDiv_s_741_FCO ;
wire ClkDiv_s_741_S ;
wire ClkDiv_s_741_Y ;
wire ClkDiv_lcry ;
wire Mosi_i_4_23_1_0_co1 ;
wire Mosi_i_4_23_1_wmux_0_S ;
wire Mosi_i_4_23_1_wmux_0_Y ;
wire N_93 ;
wire N_222 ;
wire Mosi_i_4_23_1_0_y0 ;
wire Mosi_i_4_23_1_0_co0 ;
wire Mosi_i_4_23_1_0_wmux_S ;
wire N_246 ;
wire N_243 ;
wire Mosi_i_4_5_i_m2_1_0_co1 ;
wire Mosi_i_4_5_i_m2_1_wmux_0_S_1 ;
wire Mosi_i_4_5_i_m2_1_0_y0 ;
wire Mosi_i_4_5_i_m2_1_0_co0 ;
wire Mosi_i_4_5_i_m2_1_wmux_S_1 ;
wire Mosi_i_4_18_i_m2_2_wmux_3_FCO ;
wire Mosi_i_4_18_i_m2_2_wmux_3_S ;
wire N_106 ;
wire Mosi_i_4_18_i_m2_2_0_y1 ;
wire Mosi_i_4_18_i_m2_2_0_y3 ;
wire Mosi_i_4_18_i_m2_2_co1_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_2_S ;
wire Mosi_i_4_18_i_m2_2_y0_0 ;
wire Mosi_i_4_18_i_m2_2_co0_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_1_S ;
wire Mosi_i_4_18_i_m2_2_0_co1 ;
wire Mosi_i_4_18_i_m2_2_wmux_0_S ;
wire Mosi_i_4_18_i_m2_2_0_y0 ;
wire Mosi_i_4_18_i_m2_2_0_co0 ;
wire Mosi_i_4_18_i_m2_2_0_wmux_S ;
wire ANB0_m2_e_2 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire DataFromMiso_1_sqmuxa_0_a2_0_Z ;
wire Mosi_i_8_iv_1_0_Z ;
wire Mosi_i_4 ;
wire N_50_i ;
wire _decfrac23 ;
wire Mosi_i_4_23_2_0_1_Z ;
wire Mosi_i_4_23_2_0_Z ;
wire Mosi_i_4_21_i_m2_1_0 ;
wire CO1 ;
wire DataFromMiso_7_20_0_a2_1_0_Z ;
wire Sck_i_0_0_a2_1_0_Z ;
wire N_214 ;
wire N_198 ;
wire N_215 ;
wire N_210 ;
wire un6_ncslatchedlto8_2_Z ;
wire un6_ncslatchedlt8 ;
wire N_204 ;
wire N_93_1 ;
wire N_246_2 ;
wire XferComplete_i_0_sqmuxa ;
wire N_211 ;
wire N_100 ;
wire N_212 ;
wire N_209 ;
wire N_1513 ;
wire N_1503 ;
wire N_1502 ;
  CFG1 un1_rst_set_RNO (
	.A(un1_rst_Z),
	.Y(un1_rst_i)
);
defparam un1_rst_set_RNO.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 Mosi_i_RNI2L5F (
	.A(un1_rst_1_set_Z),
	.B(MosiMonAdc_crs),
	.C(un1_rst_3_rs_Z),
	.Y(MosiMonAdc_c)
);
defparam Mosi_i_RNI2L5F.INIT=8'hEC;
// @39:106
  SLE Mosi_i (
	.Q(MosiMonAdc_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Mosi_i_8),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_Z),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 \DataFromMiso_1_RNI4BBJ[23]  (
	.A(un1_rst_set_0),
	.B(un1_rst_2_rs_0),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATArs[23]),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[23])
);
defparam \DataFromMiso_1_RNI4BBJ[23] .INIT=8'hF8;
// @39:106
  SLE \DataFromMiso_1[23]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATArs[23]),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_set (
	.Q(un1_rst_set_0),
	.ADn(GND),
	.ALn(un1_rst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(DataFromMiso_7_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_rs (
	.Q(un1_rst_2_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(un1_rst_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s_Z[8]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[7]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[6]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[5]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[4]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[3]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[2]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[1]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[0]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE XferComplete_i (
	.Q(SpiMasterPorts_6_XferComplete),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(XferComplete_i_4_iv_i_Z),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(SUM_a0_3[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE nCsLatched (
	.Q(nCsLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un7_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE AmbaDataLatched (
	.Q(AmbaDataLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Sck_i (
	.Q(SckMonAdc_c),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Sck_i_0_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Pready (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Pready_1_sqmuxa_Z),
	.EN(Pready_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \nCs[0]  (
	.Q(nCsMonAdc_c),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(nCsce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DacNum_i[1]  (
	.Q(DacNum_i_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_12),
	.EN(DacNum_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DacNum_i[0]  (
	.Q(DacNum_i_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_13),
	.EN(DacNum_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_21),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_22),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_23),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_24),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_25),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_26),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_27),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_28),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_29),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_30),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_31),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_32),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_33),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[11]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[11]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[10]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[10]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[9]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[9]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[8]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[7]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[6]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[5]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[4]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[3]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[2]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[1]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[0]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_18),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_19),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_20),
	.EN(un1_ambadatalatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[22]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[22]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[21]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[21]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[20]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[20]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[19]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[19]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[18]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[18]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[17]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[17]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[16]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[16]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[15]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[15]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[14]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[14]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[13]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[13]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[12]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[12]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoMon0_c),
	.EN(DataFromMiso_7_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  ARI1 ClkDiv_s_741 (
	.FCO(ClkDiv_s_741_FCO),
	.S(ClkDiv_s_741_S),
	.Y(ClkDiv_s_741_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_741.INIT=20'h4AA00;
// @39:106
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_5[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_741_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_5[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_5[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_5[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_5[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_5[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_5[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_s[8]  (
	.FCO(ClkDiv_s_FCO_5[8]),
	.S(ClkDiv_s_Z[8]),
	.Y(ClkDiv_s_Y_5[8]),
	.B(ClkDiv_Z[8]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_s[8] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y_5[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h48800;
// @39:154
  ARI1 Mosi_i_4_23_1_wmux_0 (
	.FCO(Mosi_i_4_23_1_0_co1),
	.S(Mosi_i_4_23_1_wmux_0_S),
	.Y(Mosi_i_4_23_1_wmux_0_Y),
	.B(SpiBitPos_Z[3]),
	.C(N_93),
	.D(N_222),
	.A(Mosi_i_4_23_1_0_y0),
	.FCI(Mosi_i_4_23_1_0_co0)
);
defparam Mosi_i_4_23_1_wmux_0.INIT=20'h0F588;
// @39:154
  ARI1 Mosi_i_4_23_1_0_wmux (
	.FCO(Mosi_i_4_23_1_0_co0),
	.S(Mosi_i_4_23_1_0_wmux_S),
	.Y(Mosi_i_4_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_246),
	.D(N_243),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_4_23_1_0_wmux.INIT=20'h0FA44;
// @39:154
  ARI1 Mosi_i_4_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_4_5_i_m2_1_0_co1),
	.S(Mosi_i_4_5_i_m2_1_wmux_0_S_1),
	.Y(N_243),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_4_5_i_m2_1_0_y0),
	.FCI(Mosi_i_4_5_i_m2_1_0_co0)
);
defparam Mosi_i_4_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @39:154
  ARI1 Mosi_i_4_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_4_5_i_m2_1_0_co0),
	.S(Mosi_i_4_5_i_m2_1_wmux_S_1),
	.Y(Mosi_i_4_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_4_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_4_18_i_m2_2_wmux_3_FCO),
	.S(Mosi_i_4_18_i_m2_2_wmux_3_S),
	.Y(N_106),
	.B(Mosi_i_4_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_4_18_i_m2_2_0_y3),
	.FCI(Mosi_i_4_18_i_m2_2_co1_0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_4_18_i_m2_2_co1_0),
	.S(Mosi_i_4_18_i_m2_2_wmux_2_S),
	.Y(Mosi_i_4_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_4_18_i_m2_2_y0_0),
	.FCI(Mosi_i_4_18_i_m2_2_co0_0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_4_18_i_m2_2_co0_0),
	.S(Mosi_i_4_18_i_m2_2_wmux_1_S),
	.Y(Mosi_i_4_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_4_18_i_m2_2_0_co1)
);
defparam Mosi_i_4_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_4_18_i_m2_2_0_co1),
	.S(Mosi_i_4_18_i_m2_2_wmux_0_S),
	.Y(Mosi_i_4_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_4_18_i_m2_2_0_y0),
	.FCI(Mosi_i_4_18_i_m2_2_0_co0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_4_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_4_18_i_m2_2_0_co0),
	.S(Mosi_i_4_18_i_m2_2_0_wmux_S),
	.Y(Mosi_i_4_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_4_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM[2]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(ANB0_m2_e_2),
	.D(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_7[2])
);
defparam \SpiBitPos_7_1.SUM[2] .INIT=16'hC9CC;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM_a0[4]  (
	.A(SUM_a0_1[4]),
	.B(SpiMasterPorts_6_XferComplete),
	.C(ClkDiv_lcry),
	.D(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.Y(SUM_a0_3[4])
);
defparam \SpiBitPos_7_1.SUM_a0[4] .INIT=16'h0200;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM_a0_1[4]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[0]),
	.D(SpiBitPos_Z[3]),
	.Y(SUM_a0_1[4])
);
defparam \SpiBitPos_7_1.SUM_a0_1[4] .INIT=16'h0001;
// @39:142
  CFG4 Mosi_i_8_iv (
	.A(Mosi_i_8_iv_1_0_Z),
	.B(Mosi_i_4),
	.C(ClkDiv_lcry),
	.D(N_50_i),
	.Y(Mosi_i_8)
);
defparam Mosi_i_8_iv.INIT=16'h5C55;
// @39:142
  CFG4 Mosi_i_8_iv_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(MosiMonAdc_c),
	.C(ClkDiv_lcry),
	.D(_decfrac23),
	.Y(Mosi_i_8_iv_1_0_Z)
);
defparam Mosi_i_8_iv_1_0.INIT=16'h5333;
// @39:154
  CFG3 Mosi_i_4_23_2_0 (
	.A(N_106),
	.B(SpiBitPos_Z[3]),
	.C(Mosi_i_4_23_2_0_1_Z),
	.Y(Mosi_i_4_23_2_0_Z)
);
defparam Mosi_i_4_23_2_0.INIT=8'h2E;
// @39:154
  CFG4 Mosi_i_4_23_2_0_1 (
	.A(SpiBitPos_Z[1]),
	.B(Mosi_i_4_21_i_m2_1_0),
	.C(DataToMosi_i_Z[14]),
	.D(DataToMosi_i_Z[10]),
	.Y(Mosi_i_4_23_2_0_1_Z)
);
defparam Mosi_i_4_23_2_0_1.INIT=16'h193B;
  CFG3 Mosi_i_8_iv_RNO (
	.A(SpiBitPos_Z[0]),
	.B(Mosi_i_4_23_2_0_Z),
	.C(Mosi_i_4_23_1_wmux_0_Y),
	.Y(Mosi_i_4)
);
defparam Mosi_i_8_iv_RNO.INIT=8'hD8;
// @39:154
  CFG4 Mosi_i_4_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_4_21_i_m2_1_0)
);
defparam Mosi_i_4_21_i_m2_1.INIT=16'hF0CA;
// @39:141
  CFG3 \SpiBitPos_7_1.ANB0_m2_e_2  (
	.A(SpiMasterPorts_6_XferComplete),
	.B(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.C(SpiBitPos_Z[0]),
	.Y(ANB0_m2_e_2)
);
defparam \SpiBitPos_7_1.ANB0_m2_e_2 .INIT=8'h40;
// @39:141
  CFG3 \SpiBitPos_7_1.SUM[1]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(ANB0_m2_e_2),
	.Y(SpiBitPos_7[1])
);
defparam \SpiBitPos_7_1.SUM[1] .INIT=8'hC6;
// @39:141
  CFG3 \SpiBitPos_7_1.CO1  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(ANB0_m2_e_2),
	.Y(CO1)
);
defparam \SpiBitPos_7_1.CO1 .INIT=8'hA8;
// @39:141
  CFG2 DataFromMiso_7_20_0_a2_1_0 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[4]),
	.Y(DataFromMiso_7_20_0_a2_1_0_Z)
);
defparam DataFromMiso_7_20_0_a2_1_0.INIT=4'h2;
// @39:106
  CFG2 Sck_i_0_0_a2_1_0 (
	.A(SckMonAdc_c),
	.B(SpiBitPos_Z[4]),
	.Y(Sck_i_0_0_a2_1_0_Z)
);
defparam Sck_i_0_0_a2_1_0.INIT=4'h2;
// @39:142
  CFG2 DataFromMiso_1_sqmuxa_0_a2_0 (
	.A(SckMonAdc_c),
	.B(nCsLatched_Z),
	.Y(DataFromMiso_1_sqmuxa_0_a2_0_Z)
);
defparam DataFromMiso_1_sqmuxa_0_a2_0.INIT=4'h4;
// @39:106
  CFG2 un1_rst_2 (
	.A(MisoMon0_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2.INIT=4'hB;
// @39:135
  CFG2 un7_ambadatalatched (
	.A(nCsLatched_Z),
	.B(AmbaDataLatched_Z),
	.Y(un7_ambadatalatched_Z)
);
defparam un7_ambadatalatched.INIT=4'h4;
// @39:154
  CFG2 _decfrac23_0_a2_0 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.Y(N_214)
);
defparam _decfrac23_0_a2_0.INIT=4'h2;
// @39:106
  CFG2 un1_rst_1 (
	.A(DataToMosi_i_Z[23]),
	.B(GPIO_1_M2F),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @39:106
  CFG2 un1_rst_3 (
	.A(DataToMosi_i_Z[23]),
	.B(GPIO_1_M2F),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @39:153
  CFG2 un16_ncslatchedlto4_i_o2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.Y(N_198)
);
defparam un16_ncslatchedlto4_i_o2.INIT=4'hE;
// @39:141
  CFG2 DataFromMiso_7_4_1_a2_0 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.Y(N_215)
);
defparam DataFromMiso_7_4_1_a2_0.INIT=4'h8;
// @39:141
  CFG2 DataFromMiso_7_17_0_a2_0 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.Y(N_210)
);
defparam DataFromMiso_7_17_0_a2_0.INIT=4'h4;
// @39:106
  CFG2 un1_rst (
	.A(MisoMon0_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_Z)
);
defparam un1_rst.INIT=4'h8;
// @39:154
  CFG3 Mosi_i_4_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_222)
);
defparam Mosi_i_4_9.INIT=8'hE2;
// @39:142
  CFG3 un6_ncslatchedlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_Z[4]),
	.Y(un6_ncslatchedlto8_2_Z)
);
defparam un6_ncslatchedlto8_2.INIT=8'h7F;
// @39:142
  CFG4 un6_ncslatchedlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un6_ncslatchedlt8)
);
defparam un6_ncslatchedlto3.INIT=16'h0111;
// @39:106
  CFG3 \nCsce[0]  (
	.A(DacNum_i_Z[0]),
	.B(un7_ambadatalatched_Z),
	.C(DacNum_i_Z[1]),
	.Y(nCsce_Z[0])
);
defparam \nCsce[0] .INIT=8'h04;
// @39:106
  CFG3 Sck_i_0_0_o2_0 (
	.A(ClkDiv_lcry),
	.B(nCsLatched_Z),
	.C(SpiMasterPorts_6_XferComplete),
	.Y(N_204)
);
defparam Sck_i_0_0_o2_0.INIT=8'hFB;
// @39:154
  CFG4 Mosi_i_4_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[4]),
	.Y(N_93_1)
);
defparam Mosi_i_4_8_1_0.INIT=16'h0A0C;
// @39:154
  CFG4 Mosi_i_4_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_246_2)
);
defparam Mosi_i_4_2_i_m2_2_0.INIT=16'hAC00;
// @39:142
  CFG4 Pready_1_sqmuxa (
	.A(SpiMasterPorts_6_XferComplete),
	.B(nCsLatched_Z),
	.C(XferComplete_i_0_sqmuxa),
	.D(ClkDiv_lcry),
	.Y(Pready_1_sqmuxa_Z)
);
defparam Pready_1_sqmuxa.INIT=16'hFFBF;
// @39:154
  CFG4 _decfrac23_0_a2 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.D(N_214),
	.Y(_decfrac23)
);
defparam _decfrac23_0_a2.INIT=16'h0200;
// @39:106
  CFG4 Sck_i_0_0_a2_1 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_198),
	.D(Sck_i_0_0_a2_1_0_Z),
	.Y(XferComplete_i_0_sqmuxa)
);
defparam Sck_i_0_0_a2_1.INIT=16'h0100;
// @39:141
  CFG4 DataFromMiso_7_20_0_a2_1 (
	.A(DataFromMiso_7_20_0_a2_1_0_Z),
	.B(SpiMasterPorts_6_XferComplete),
	.C(ClkDiv_lcry),
	.D(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.Y(N_211)
);
defparam DataFromMiso_7_20_0_a2_1.INIT=16'h0200;
// @39:106
  CFG4 Sck_i_0_0_o2 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.D(N_198),
	.Y(N_100)
);
defparam Sck_i_0_0_o2.INIT=16'hFFFE;
// @39:141
  CFG4 DataFromMiso_7_12_0_a2_1 (
	.A(SpiBitPos_Z[4]),
	.B(SpiMasterPorts_6_XferComplete),
	.C(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.D(ClkDiv_lcry),
	.Y(N_212)
);
defparam DataFromMiso_7_12_0_a2_1.INIT=16'h0020;
// @39:141
  CFG4 DataFromMiso_7_18_0_a2_1 (
	.A(SpiBitPos_Z[4]),
	.B(SpiMasterPorts_6_XferComplete),
	.C(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.D(ClkDiv_lcry),
	.Y(N_209)
);
defparam DataFromMiso_7_18_0_a2_1.INIT=16'h0010;
// @39:141
  CFG4 DataFromMiso_7_1 (
	.A(ClkDiv_lcry),
	.B(_decfrac23),
	.C(SpiMasterPorts_6_XferComplete),
	.D(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.Y(DataFromMiso_7_1_Z)
);
defparam DataFromMiso_7_1.INIT=16'h0400;
// @39:154
  CFG3 Mosi_i_4_8 (
	.A(N_93_1),
	.B(DataToMosi_i_Z[11]),
	.C(SpiBitPos_Z[2]),
	.Y(N_93)
);
defparam Mosi_i_4_8.INIT=8'hEA;
// @39:154
  CFG3 Mosi_i_4_2_i_m2 (
	.A(N_246_2),
	.B(DataToMosi_i_Z[15]),
	.C(SpiBitPos_Z[2]),
	.Y(N_246)
);
defparam Mosi_i_4_2_i_m2.INIT=8'hAE;
// @39:126
  CFG4 un1_ambadatalatched (
	.A(popfeedthru_unused_8),
	.B(AmbaDataLatched_Z),
	.C(N_32),
	.D(popfeedthru_unused),
	.Y(un1_ambadatalatched_Z)
);
defparam un1_ambadatalatched.INIT=16'h0200;
// @39:142
  CFG4 un6_ncslatchedlto8 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(un6_ncslatchedlto8_2_Z),
	.D(un6_ncslatchedlt8),
	.Y(ClkDiv_lcry)
);
defparam un6_ncslatchedlto8.INIT=16'hFFF7;
// @39:141
  CFG3 DataFromMiso_7_9_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(N_214),
	.C(N_211),
	.Y(DataFromMiso_7_9)
);
defparam DataFromMiso_7_9_0_a2.INIT=8'h80;
// @39:141
  CFG3 DataFromMiso_7_10_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(N_215),
	.C(N_211),
	.Y(DataFromMiso_7_10)
);
defparam DataFromMiso_7_10_0_a2.INIT=8'h80;
// @39:141
  CFG3 DataFromMiso_7_2_0_a2 (
	.A(N_211),
	.B(SpiBitPos_Z[1]),
	.C(N_210),
	.Y(DataFromMiso_7_2)
);
defparam DataFromMiso_7_2_0_a2.INIT=8'h80;
// @39:141
  CFG3 DataFromMiso_7_22_0_a2 (
	.A(N_211),
	.B(SpiBitPos_Z[1]),
	.C(N_198),
	.Y(DataFromMiso_7_22)
);
defparam DataFromMiso_7_22_0_a2.INIT=8'h08;
// @39:106
  CFG3 XferComplete_i_4_iv_i (
	.A(SpiMasterPorts_6_XferComplete),
	.B(ClkDiv_lcry),
	.C(XferComplete_i_0_sqmuxa),
	.Y(XferComplete_i_4_iv_i_Z)
);
defparam XferComplete_i_4_iv_i.INIT=8'hBA;
// @39:142
  CFG4 SpiBitPos_1_sqmuxa (
	.A(ClkDiv_lcry),
	.B(N_100),
	.C(SpiMasterPorts_6_XferComplete),
	.D(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=16'h0400;
// @39:141
  CFG4 DataFromMiso_7_1_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_198),
	.D(N_212),
	.Y(DataFromMiso_7)
);
defparam DataFromMiso_7_1_a2.INIT=16'h0800;
// @39:141
  CFG4 DataFromMiso_7_15_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_198),
	.D(N_212),
	.Y(DataFromMiso_7_15)
);
defparam DataFromMiso_7_15_0_a2.INIT=16'h0400;
// @39:141
  CFG4 DataFromMiso_7_0_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_210),
	.D(N_212),
	.Y(DataFromMiso_7_0)
);
defparam DataFromMiso_7_0_0_a2.INIT=16'h8000;
// @39:141
  CFG4 DataFromMiso_7_16_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_210),
	.D(N_212),
	.Y(DataFromMiso_7_16)
);
defparam DataFromMiso_7_16_0_a2.INIT=16'h4000;
// @39:126
  CFG2 DacNum_i_0_sqmuxa (
	.A(un1_ambadatalatched_Z),
	.B(GPIO_1_M2F),
	.Y(DacNum_i_0_sqmuxa_Z)
);
defparam DacNum_i_0_sqmuxa.INIT=4'h2;
// @39:141
  CFG4 DataFromMiso_7_7_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_214),
	.Y(DataFromMiso_7_7)
);
defparam DataFromMiso_7_7_0_a2.INIT=16'h2000;
// @39:141
  CFG4 DataFromMiso_7_5_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_214),
	.Y(DataFromMiso_7_5)
);
defparam DataFromMiso_7_5_0_a2.INIT=16'h4000;
// @39:141
  CFG4 DataFromMiso_7_3_2_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_214),
	.Y(DataFromMiso_7_3)
);
defparam DataFromMiso_7_3_2_a2.INIT=16'h1000;
// @39:141
  CFG4 DataFromMiso_7_14_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_210),
	.D(N_212),
	.Y(DataFromMiso_7_14)
);
defparam DataFromMiso_7_14_0_a2.INIT=16'h2000;
// @39:141
  CFG4 DataFromMiso_7_13_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_198),
	.D(N_212),
	.Y(DataFromMiso_7_13)
);
defparam DataFromMiso_7_13_0_a2.INIT=16'h0200;
// @39:141
  CFG4 DataFromMiso_7_12_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_210),
	.D(N_212),
	.Y(DataFromMiso_7_12)
);
defparam DataFromMiso_7_12_0_a2.INIT=16'h1000;
// @39:141
  CFG4 DataFromMiso_7_11_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_198),
	.D(N_212),
	.Y(DataFromMiso_7_11)
);
defparam DataFromMiso_7_11_0_a2.INIT=16'h0100;
// @39:141
  CFG4 DataFromMiso_7_8_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_215),
	.Y(DataFromMiso_7_8)
);
defparam DataFromMiso_7_8_0_a2.INIT=16'h2000;
// @39:141
  CFG4 DataFromMiso_7_6_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_215),
	.Y(DataFromMiso_7_6)
);
defparam DataFromMiso_7_6_0_a2.INIT=16'h4000;
// @39:141
  CFG4 DataFromMiso_7_4_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_215),
	.Y(DataFromMiso_7_4)
);
defparam DataFromMiso_7_4_1_a2.INIT=16'h1000;
// @39:141
  CFG4 DataFromMiso_7_21_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_210),
	.Y(DataFromMiso_7_21)
);
defparam DataFromMiso_7_21_0_a2.INIT=16'h2000;
// @39:141
  CFG4 DataFromMiso_7_20_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_198),
	.D(N_209),
	.Y(DataFromMiso_7_20)
);
defparam DataFromMiso_7_20_0_a2.INIT=16'h0400;
// @39:141
  CFG4 DataFromMiso_7_19_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_210),
	.Y(DataFromMiso_7_19)
);
defparam DataFromMiso_7_19_0_a2.INIT=16'h4000;
// @39:141
  CFG4 DataFromMiso_7_18_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_198),
	.D(N_209),
	.Y(DataFromMiso_7_18)
);
defparam DataFromMiso_7_18_0_a2.INIT=16'h0200;
// @39:141
  CFG4 DataFromMiso_7_17_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_210),
	.Y(DataFromMiso_7_17)
);
defparam DataFromMiso_7_17_0_a2.INIT=16'h1000;
// @39:142
  CFG3 Mosi_i_8_iv_RNO_0 (
	.A(N_100),
	.B(SpiMasterPorts_6_XferComplete),
	.C(SckMonAdc_c),
	.Y(N_50_i)
);
defparam Mosi_i_8_iv_RNO_0.INIT=8'h20;
// @39:141
  CFG2 \SpiBitPos_7_1.SUM[0]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[0]),
	.Y(SpiBitPos_7[0])
);
defparam \SpiBitPos_7_1.SUM[0] .INIT=4'h6;
// @39:106
  CFG2 Pready_1_sqmuxa_1_i (
	.A(un1_ambadatalatched_Z),
	.B(Pready_1_sqmuxa_Z),
	.Y(Pready_1_sqmuxa_1_i_Z)
);
defparam Pready_1_sqmuxa_1_i.INIT=4'hB;
// @39:106
  CFG4 Sck_i_0_0 (
	.A(N_204),
	.B(SckMonAdc_c),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(XferComplete_i_0_sqmuxa),
	.Y(Sck_i_0_0_Z)
);
defparam Sck_i_0_0.INIT=16'hFFF8;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM[3]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[3]),
	.C(CO1),
	.D(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_7[3])
);
defparam \SpiBitPos_7_1.SUM[3] .INIT=16'hC93C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13 */

module work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_0 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA,
  popfeedthru_unused_8,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx,
  popfeedthru_unused,
  GPIO_1_M2F,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused_33,
  popfeedthru_unused_32,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  nCsF_c,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY,
  SpiMasterPorts_5_Sck,
  SpiMasterPorts_5_XferComplete,
  GPIO_1_M2F_arst_i,
  MisoF_c,
  Ux2FPGA_sb_0_FIC_0_CLK,
  MosiF_c
)
;
output [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA ;
input popfeedthru_unused_8 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx ;
input popfeedthru_unused ;
input GPIO_1_M2F ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_32 ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_12 ;
output nCsF_c ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY ;
output SpiMasterPorts_5_Sck ;
output SpiMasterPorts_5_XferComplete ;
input GPIO_1_M2F_arst_i ;
input MisoF_c ;
input Ux2FPGA_sb_0_FIC_0_CLK ;
output MosiF_c ;
wire popfeedthru_unused_8 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx ;
wire popfeedthru_unused ;
wire GPIO_1_M2F ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_32 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire nCsF_c ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY ;
wire SpiMasterPorts_5_Sck ;
wire SpiMasterPorts_5_XferComplete ;
wire GPIO_1_M2F_arst_i ;
wire MisoF_c ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire MosiF_c ;
wire [23:23] Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATArs;
wire [8:0] ClkDiv_Z;
wire [8:8] ClkDiv_s_Z;
wire [7:0] ClkDiv_s;
wire [4:0] SpiBitPos_Z;
wire [4:4] SUM_a0_0;
wire [3:0] SpiBitPos_7;
wire [23:0] DataToMosi_i_Z;
wire [0:0] nCsce_0;
wire [1:0] DacNum_i_Z;
wire [22:4] DataFromMiso_1_ldmx_0;
wire [21:17] DataFromMiso_1_ldmx_Z;
wire [7:0] ClkDiv_cry_Z;
wire [7:0] ClkDiv_cry_Y_4;
wire [8:8] ClkDiv_s_FCO_4;
wire [8:8] ClkDiv_s_Y_4;
wire [4:4] SUM_a0_1;
wire [11:11] DataFromMiso_1_en_2_Z;
wire [12:4] DataFromMiso_1_en_0;
wire [20:19] DataFromMiso_1_en_1_Z;
wire [6:5] DataFromMiso_1_en_4;
wire [21:4] DataFromMiso_1_en_5;
wire ClkDiv_lcry ;
wire un6_ncslatched_i_0 ;
wire un1_rst_Z ;
wire un1_rst_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_0 ;
wire MosiF_crs ;
wire un1_rst_3_rs_0 ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_8 ;
wire nCsLatched_Z ;
wire GND ;
wire un1_rst_set_1 ;
wire un1_rst_2_rs_1 ;
wire un1_rst_2_i ;
wire DataFromMiso_7_1_Z ;
wire XferComplete_i_4_iv_i_Z ;
wire un7_ambadatalatched_0 ;
wire AmbaDataLatched_Z ;
wire un1_ambadatalatched_0 ;
wire Sck_i_0_0_0 ;
wire Pready_1_sqmuxa_Z ;
wire Pready_1_sqmuxa_1_i_Z ;
wire DacNum_i_0_sqmuxa_Z ;
wire DataFromMiso_7_6 ;
wire DataFromMiso_7_5 ;
wire DataFromMiso_7_4 ;
wire DataFromMiso_7_3 ;
wire DataFromMiso_7_20 ;
wire DataFromMiso_7_19 ;
wire DataFromMiso_7_18 ;
wire DataFromMiso_7_17 ;
wire DataFromMiso_7_12 ;
wire DataFromMiso_7_11 ;
wire DataFromMiso_7_10 ;
wire DataFromMiso_7_9 ;
wire ClkDiv_s_740_FCO ;
wire ClkDiv_s_740_S ;
wire ClkDiv_s_740_Y ;
wire Mosi_i_4_23_1_0_co1 ;
wire Mosi_i_4_23_1_wmux_0_S_3 ;
wire Mosi_i_4_23_1_wmux_0_Y_3 ;
wire N_93 ;
wire N_222 ;
wire Mosi_i_4_23_1_0_y0 ;
wire Mosi_i_4_23_1_0_co0 ;
wire Mosi_i_4_23_1_wmux_S_3 ;
wire N_246 ;
wire N_243 ;
wire Mosi_i_4_5_i_m2_1_0_co1 ;
wire Mosi_i_4_5_i_m2_1_wmux_0_S_2 ;
wire Mosi_i_4_5_i_m2_1_0_y0 ;
wire Mosi_i_4_5_i_m2_1_0_co0 ;
wire Mosi_i_4_5_i_m2_1_wmux_S_2 ;
wire Mosi_i_4_18_i_m2_2_wmux_3_FCO_2 ;
wire Mosi_i_4_18_i_m2_2_wmux_3_S_2 ;
wire N_106 ;
wire Mosi_i_4_18_i_m2_2_0_y1 ;
wire Mosi_i_4_18_i_m2_2_0_y3 ;
wire Mosi_i_4_18_i_m2_2_co1_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_2_S_2 ;
wire Mosi_i_4_18_i_m2_2_y0_0 ;
wire Mosi_i_4_18_i_m2_2_co0_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_1_S_2 ;
wire Mosi_i_4_18_i_m2_2_0_co1 ;
wire Mosi_i_4_18_i_m2_2_wmux_0_S_2 ;
wire Mosi_i_4_18_i_m2_2_0_y0 ;
wire Mosi_i_4_18_i_m2_2_0_co0 ;
wire Mosi_i_4_18_i_m2_2_wmux_S_2 ;
wire SpiBitPos_1_sqmuxa_3 ;
wire N_100 ;
wire CO1 ;
wire CO0 ;
wire DataFromMiso_1_sqmuxa_0_a2_0_Z ;
wire Mosi_i_4 ;
wire Mosi_i_8_iv_1_0_Z ;
wire N_50_i ;
wire _decfrac23 ;
wire Mosi_i_4_23_2_0_1_Z ;
wire Mosi_i_4_23_2_4 ;
wire Mosi_i_4_21_i_m2_1_4 ;
wire N_214 ;
wire N_210 ;
wire N_215 ;
wire N_97 ;
wire N_198 ;
wire un6_ncslatchedlto8_2_Z ;
wire un6_ncslatchedlt8 ;
wire N_204 ;
wire N_246_2 ;
wire N_93_1 ;
wire XferComplete_i_0_sqmuxa ;
wire N_209 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire N_1512 ;
wire N_1501 ;
wire N_1500 ;
  CFG1 un6_ncslatchedlto8_RNIAF2B (
	.A(ClkDiv_lcry),
	.Y(un6_ncslatched_i_0)
);
defparam un6_ncslatchedlto8_RNIAF2B.INIT=2'h1;
  CFG1 un1_rst_set_RNO (
	.A(un1_rst_Z),
	.Y(un1_rst_i)
);
defparam un1_rst_set_RNO.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 un1_rst_1_set_RNIVI6S (
	.A(un1_rst_1_set_0),
	.B(MosiF_crs),
	.C(un1_rst_3_rs_0),
	.Y(MosiF_c)
);
defparam un1_rst_1_set_RNIVI6S.INIT=8'hEC;
// @39:106
  SLE Mosi_i (
	.Q(MosiF_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Mosi_i_8),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_0),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 \DataFromMiso_1_RNI1VEM[23]  (
	.A(un1_rst_set_1),
	.B(un1_rst_2_rs_1),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATArs[23]),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[23])
);
defparam \DataFromMiso_1_RNI1VEM[23] .INIT=8'hF8;
// @39:106
  SLE \DataFromMiso_1[23]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATArs[23]),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoF_c),
	.EN(DataFromMiso_7_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_set (
	.Q(un1_rst_set_1),
	.ADn(GND),
	.ALn(un1_rst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(DataFromMiso_7_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_rs (
	.Q(un1_rst_2_rs_1),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(un1_rst_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s_Z[8]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[7]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[6]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[5]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[4]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[3]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[2]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[1]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[0]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE XferComplete_i (
	.Q(SpiMasterPorts_5_XferComplete),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(XferComplete_i_4_iv_i_Z),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(SUM_a0_0[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE nCsLatched (
	.Q(nCsLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un7_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE AmbaDataLatched (
	.Q(AmbaDataLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Sck_i (
	.Q(SpiMasterPorts_5_Sck),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Sck_i_0_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Pready (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Pready_1_sqmuxa_Z),
	.EN(Pready_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \nCs[0]  (
	.Q(nCsF_c),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(nCsce_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DacNum_i[1]  (
	.Q(DacNum_i_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_12),
	.EN(DacNum_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DacNum_i[0]  (
	.Q(DacNum_i_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_13),
	.EN(DacNum_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_21),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_22),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_23),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_24),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_25),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_26),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_27),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_28),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_29),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_30),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_31),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_32),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_33),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[11]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[11]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[11]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[10]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[10]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoF_c),
	.EN(DataFromMiso_7_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[9]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[9]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoF_c),
	.EN(DataFromMiso_7_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[8]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoF_c),
	.EN(DataFromMiso_7_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[7]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoF_c),
	.EN(DataFromMiso_7_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[6]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[6]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[5]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[5]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[4]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[4]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[3]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoF_c),
	.EN(DataFromMiso_7_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[2]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoF_c),
	.EN(DataFromMiso_7_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[1]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoF_c),
	.EN(DataFromMiso_7_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[0]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoF_c),
	.EN(DataFromMiso_7_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_18),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_19),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_20),
	.EN(un1_ambadatalatched_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[22]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[22]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[22]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[21]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[21]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[21]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[20]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[20]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[20]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[19]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[19]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[19]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[18]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[18]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[18]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[17]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[17]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[17]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[16]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[16]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoF_c),
	.EN(DataFromMiso_7_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[15]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[15]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoF_c),
	.EN(DataFromMiso_7_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[14]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[14]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoF_c),
	.EN(DataFromMiso_7_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[13]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[13]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoF_c),
	.EN(DataFromMiso_7_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[12]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[12]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[12]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  ARI1 ClkDiv_s_740 (
	.FCO(ClkDiv_s_740_FCO),
	.S(ClkDiv_s_740_S),
	.Y(ClkDiv_s_740_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_740.INIT=20'h4AA00;
// @39:106
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_4[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_740_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_4[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_4[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_4[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_4[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_4[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_4[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_s[8]  (
	.FCO(ClkDiv_s_FCO_4[8]),
	.S(ClkDiv_s_Z[8]),
	.Y(ClkDiv_s_Y_4[8]),
	.B(ClkDiv_Z[8]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_s[8] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y_4[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h48800;
// @39:154
  ARI1 Mosi_i_4_23_1_wmux_0 (
	.FCO(Mosi_i_4_23_1_0_co1),
	.S(Mosi_i_4_23_1_wmux_0_S_3),
	.Y(Mosi_i_4_23_1_wmux_0_Y_3),
	.B(SpiBitPos_Z[3]),
	.C(N_93),
	.D(N_222),
	.A(Mosi_i_4_23_1_0_y0),
	.FCI(Mosi_i_4_23_1_0_co0)
);
defparam Mosi_i_4_23_1_wmux_0.INIT=20'h0F588;
// @39:154
  ARI1 Mosi_i_4_23_1_0_wmux (
	.FCO(Mosi_i_4_23_1_0_co0),
	.S(Mosi_i_4_23_1_wmux_S_3),
	.Y(Mosi_i_4_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_246),
	.D(N_243),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_4_23_1_0_wmux.INIT=20'h0FA44;
// @39:154
  ARI1 Mosi_i_4_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_4_5_i_m2_1_0_co1),
	.S(Mosi_i_4_5_i_m2_1_wmux_0_S_2),
	.Y(N_243),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_4_5_i_m2_1_0_y0),
	.FCI(Mosi_i_4_5_i_m2_1_0_co0)
);
defparam Mosi_i_4_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @39:154
  ARI1 Mosi_i_4_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_4_5_i_m2_1_0_co0),
	.S(Mosi_i_4_5_i_m2_1_wmux_S_2),
	.Y(Mosi_i_4_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_4_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_4_18_i_m2_2_wmux_3_FCO_2),
	.S(Mosi_i_4_18_i_m2_2_wmux_3_S_2),
	.Y(N_106),
	.B(Mosi_i_4_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_4_18_i_m2_2_0_y3),
	.FCI(Mosi_i_4_18_i_m2_2_co1_0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_4_18_i_m2_2_co1_0),
	.S(Mosi_i_4_18_i_m2_2_wmux_2_S_2),
	.Y(Mosi_i_4_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_4_18_i_m2_2_y0_0),
	.FCI(Mosi_i_4_18_i_m2_2_co0_0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_4_18_i_m2_2_co0_0),
	.S(Mosi_i_4_18_i_m2_2_wmux_1_S_2),
	.Y(Mosi_i_4_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_4_18_i_m2_2_0_co1)
);
defparam Mosi_i_4_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_4_18_i_m2_2_0_co1),
	.S(Mosi_i_4_18_i_m2_2_wmux_0_S_2),
	.Y(Mosi_i_4_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_4_18_i_m2_2_0_y0),
	.FCI(Mosi_i_4_18_i_m2_2_0_co0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_4_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_4_18_i_m2_2_0_co0),
	.S(Mosi_i_4_18_i_m2_2_wmux_S_2),
	.Y(Mosi_i_4_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_4_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @39:141
  CFG3 \SpiBitPos_7_1.SUM[0]  (
	.A(SpiBitPos_1_sqmuxa_3),
	.B(SpiBitPos_Z[0]),
	.C(N_100),
	.Y(SpiBitPos_7[0])
);
defparam \SpiBitPos_7_1.SUM[0] .INIT=8'h6C;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM[2]  (
	.A(N_100),
	.B(SpiBitPos_Z[2]),
	.C(CO1),
	.D(SpiBitPos_1_sqmuxa_3),
	.Y(SpiBitPos_7[2])
);
defparam \SpiBitPos_7_1.SUM[2] .INIT=16'h963C;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM[1]  (
	.A(SpiBitPos_Z[1]),
	.B(CO0),
	.C(N_100),
	.D(SpiBitPos_1_sqmuxa_3),
	.Y(SpiBitPos_7[1])
);
defparam \SpiBitPos_7_1.SUM[1] .INIT=16'h9666;
// @39:142
  CFG4 DataFromMiso_1_sqmuxa_0_a2 (
	.A(SpiMasterPorts_5_Sck),
	.B(nCsLatched_Z),
	.C(ClkDiv_lcry),
	.D(SpiMasterPorts_5_XferComplete),
	.Y(SpiBitPos_1_sqmuxa_3)
);
defparam DataFromMiso_1_sqmuxa_0_a2.INIT=16'h0004;
// @39:141
  CFG4 \SpiBitPos_7_1.ANB0_m2_e  (
	.A(SpiBitPos_Z[0]),
	.B(SpiMasterPorts_5_XferComplete),
	.C(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.D(ClkDiv_lcry),
	.Y(CO0)
);
defparam \SpiBitPos_7_1.ANB0_m2_e .INIT=16'h0020;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM_a0[4]  (
	.A(SUM_a0_1[4]),
	.B(ClkDiv_lcry),
	.C(SpiMasterPorts_5_XferComplete),
	.D(SpiBitPos_Z[2]),
	.Y(SUM_a0_0[4])
);
defparam \SpiBitPos_7_1.SUM_a0[4] .INIT=16'h0002;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM_a0_1[4]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.C(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.D(SpiBitPos_Z[1]),
	.Y(SUM_a0_1[4])
);
defparam \SpiBitPos_7_1.SUM_a0_1[4] .INIT=16'h0010;
// @39:142
  CFG4 Mosi_i_8_iv (
	.A(ClkDiv_lcry),
	.B(Mosi_i_4),
	.C(Mosi_i_8_iv_1_0_Z),
	.D(N_50_i),
	.Y(Mosi_i_8)
);
defparam Mosi_i_8_iv.INIT=16'h4E0F;
// @39:142
  CFG4 Mosi_i_8_iv_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(MosiF_c),
	.C(ClkDiv_lcry),
	.D(_decfrac23),
	.Y(Mosi_i_8_iv_1_0_Z)
);
defparam Mosi_i_8_iv_1_0.INIT=16'h5333;
// @39:154
  CFG3 Mosi_i_4_23_2_0 (
	.A(N_106),
	.B(SpiBitPos_Z[3]),
	.C(Mosi_i_4_23_2_0_1_Z),
	.Y(Mosi_i_4_23_2_4)
);
defparam Mosi_i_4_23_2_0.INIT=8'h2E;
// @39:154
  CFG4 Mosi_i_4_23_2_0_1 (
	.A(SpiBitPos_Z[1]),
	.B(Mosi_i_4_21_i_m2_1_4),
	.C(DataToMosi_i_Z[14]),
	.D(DataToMosi_i_Z[10]),
	.Y(Mosi_i_4_23_2_0_1_Z)
);
defparam Mosi_i_4_23_2_0_1.INIT=16'h193B;
  CFG3 Mosi_i_8_iv_RNO (
	.A(SpiBitPos_Z[0]),
	.B(Mosi_i_4_23_2_4),
	.C(Mosi_i_4_23_1_wmux_0_Y_3),
	.Y(Mosi_i_4)
);
defparam Mosi_i_8_iv_RNO.INIT=8'hD8;
// @39:154
  CFG4 Mosi_i_4_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_4_21_i_m2_1_4)
);
defparam Mosi_i_4_21_i_m2_1.INIT=16'hF0CA;
// @39:141
  CFG3 \SpiBitPos_7_1.CO1  (
	.A(SpiBitPos_1_sqmuxa_3),
	.B(SpiBitPos_Z[1]),
	.C(CO0),
	.Y(CO1)
);
defparam \SpiBitPos_7_1.CO1 .INIT=8'hF8;
// @39:106
  CFG2 \DataFromMiso_1_en_0[11]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.Y(N_214)
);
defparam \DataFromMiso_1_en_0[11] .INIT=4'h2;
  CFG2 \SpiBitPos_RNIHQCS_0[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.Y(N_210)
);
defparam \SpiBitPos_RNIHQCS_0[0] .INIT=4'h4;
  CFG2 \SpiBitPos_RNIHQCS[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.Y(N_215)
);
defparam \SpiBitPos_RNIHQCS[0] .INIT=4'h8;
// @39:142
  CFG2 DataFromMiso_1_sqmuxa_0_a2_0 (
	.A(SpiMasterPorts_5_Sck),
	.B(nCsLatched_Z),
	.Y(DataFromMiso_1_sqmuxa_0_a2_0_Z)
);
defparam DataFromMiso_1_sqmuxa_0_a2_0.INIT=4'h4;
// @39:106
  CFG2 un1_rst (
	.A(MisoF_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_Z)
);
defparam un1_rst.INIT=4'h8;
// @39:106
  CFG2 un1_rst_2 (
	.A(MisoF_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2.INIT=4'hB;
// @39:135
  CFG2 un7_ambadatalatched (
	.A(nCsLatched_Z),
	.B(AmbaDataLatched_Z),
	.Y(un7_ambadatalatched_0)
);
defparam un7_ambadatalatched.INIT=4'h4;
// @39:106
  CFG2 un1_rst_3 (
	.A(DataToMosi_i_Z[23]),
	.B(GPIO_1_M2F),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @39:106
  CFG2 un1_rst_1 (
	.A(DataToMosi_i_Z[23]),
	.B(GPIO_1_M2F),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @39:153
  CFG2 un16_ncslatchedlto4_i_o2_0 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.Y(N_97)
);
defparam un16_ncslatchedlto4_i_o2_0.INIT=4'hE;
// @39:153
  CFG2 un16_ncslatchedlto4_i_o2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.Y(N_198)
);
defparam un16_ncslatchedlto4_i_o2.INIT=4'hE;
// @39:154
  CFG3 Mosi_i_4_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_222)
);
defparam Mosi_i_4_9.INIT=8'hE2;
// @39:106
  CFG3 \DataFromMiso_1_en_2[11]  (
	.A(nCsLatched_Z),
	.B(SpiBitPos_Z[1]),
	.C(N_214),
	.Y(DataFromMiso_1_en_2_Z[11])
);
defparam \DataFromMiso_1_en_2[11] .INIT=8'h20;
// @39:106
  CFG3 \DataFromMiso_1_en_0_0[12]  (
	.A(nCsLatched_Z),
	.B(SpiBitPos_Z[1]),
	.C(N_215),
	.Y(DataFromMiso_1_en_0[12])
);
defparam \DataFromMiso_1_en_0_0[12] .INIT=8'h20;
// @39:106
  CFG3 \DataFromMiso_1_en_0_0[4]  (
	.A(nCsLatched_Z),
	.B(SpiBitPos_Z[1]),
	.C(N_210),
	.Y(DataFromMiso_1_en_0[4])
);
defparam \DataFromMiso_1_en_0_0[4] .INIT=8'h20;
// @39:106
  CFG4 \DataFromMiso_1_en_1[19]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.C(SpiBitPos_Z[4]),
	.D(nCsLatched_Z),
	.Y(DataFromMiso_1_en_1_Z[19])
);
defparam \DataFromMiso_1_en_1[19] .INIT=16'h1000;
// @39:106
  CFG3 \DataFromMiso_1_en_1[20]  (
	.A(nCsLatched_Z),
	.B(SpiBitPos_Z[4]),
	.C(N_210),
	.Y(DataFromMiso_1_en_1_Z[20])
);
defparam \DataFromMiso_1_en_1[20] .INIT=8'h80;
// @39:142
  CFG3 un6_ncslatchedlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_Z[4]),
	.Y(un6_ncslatchedlto8_2_Z)
);
defparam un6_ncslatchedlto8_2.INIT=8'h7F;
// @39:142
  CFG4 un6_ncslatchedlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un6_ncslatchedlt8)
);
defparam un6_ncslatchedlto3.INIT=16'h0111;
// @39:106
  CFG3 \nCsce[0]  (
	.A(DacNum_i_Z[0]),
	.B(un7_ambadatalatched_0),
	.C(DacNum_i_Z[1]),
	.Y(nCsce_0[0])
);
defparam \nCsce[0] .INIT=8'h04;
  CFG4 \SpiBitPos_RNIKCHB1[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.C(SpiBitPos_Z[1]),
	.D(nCsLatched_Z),
	.Y(DataFromMiso_1_en_4[5])
);
defparam \SpiBitPos_RNIKCHB1[0] .INIT=16'h1000;
  CFG4 Sck_i_RNIN01B1_1 (
	.A(SpiMasterPorts_5_XferComplete),
	.B(SpiMasterPorts_5_Sck),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMiso_1_en_5[17])
);
defparam Sck_i_RNIN01B1_1.INIT=16'h0010;
  CFG3 nCsLatched_RNIKCHB1 (
	.A(nCsLatched_Z),
	.B(SpiBitPos_Z[1]),
	.C(N_210),
	.Y(DataFromMiso_1_en_4[6])
);
defparam nCsLatched_RNIKCHB1.INIT=8'h80;
  CFG4 Sck_i_RNIKT0B1 (
	.A(SpiMasterPorts_5_Sck),
	.B(SpiMasterPorts_5_XferComplete),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(DataFromMiso_1_en_5[19])
);
defparam Sck_i_RNIKT0B1.INIT=16'h0010;
  CFG4 Sck_i_RNIN01B1 (
	.A(SpiMasterPorts_5_XferComplete),
	.B(SpiMasterPorts_5_Sck),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMiso_1_en_5[21])
);
defparam Sck_i_RNIN01B1.INIT=16'h1000;
  CFG4 Sck_i_RNIN01B1_0 (
	.A(SpiMasterPorts_5_XferComplete),
	.B(SpiMasterPorts_5_Sck),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMiso_1_en_5[4])
);
defparam Sck_i_RNIN01B1_0.INIT=16'h0100;
// @39:106
  CFG3 Sck_i_0_0_o2_0 (
	.A(ClkDiv_lcry),
	.B(nCsLatched_Z),
	.C(SpiMasterPorts_5_XferComplete),
	.Y(N_204)
);
defparam Sck_i_0_0_o2_0.INIT=8'hFB;
// @39:154
  CFG4 Mosi_i_4_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_246_2)
);
defparam Mosi_i_4_2_i_m2_2_0.INIT=16'hAC00;
// @39:154
  CFG4 Mosi_i_4_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[4]),
	.Y(N_93_1)
);
defparam Mosi_i_4_8_1_0.INIT=16'h0A0C;
// @39:142
  CFG4 Pready_1_sqmuxa (
	.A(SpiMasterPorts_5_XferComplete),
	.B(nCsLatched_Z),
	.C(XferComplete_i_0_sqmuxa),
	.D(ClkDiv_lcry),
	.Y(Pready_1_sqmuxa_Z)
);
defparam Pready_1_sqmuxa.INIT=16'hFFBF;
// @39:154
  CFG3 _decfrac23_0_a2 (
	.A(SpiBitPos_Z[4]),
	.B(N_214),
	.C(N_97),
	.Y(_decfrac23)
);
defparam _decfrac23_0_a2.INIT=8'h08;
// @39:106
  CFG4 Sck_i_0_0_a2_1 (
	.A(SpiMasterPorts_5_Sck),
	.B(SpiBitPos_Z[4]),
	.C(N_198),
	.D(N_97),
	.Y(XferComplete_i_0_sqmuxa)
);
defparam Sck_i_0_0_a2_1.INIT=16'h0002;
// @39:141
  CFG4 DataFromMiso_7_18_0_a2_1 (
	.A(SpiBitPos_Z[4]),
	.B(SpiMasterPorts_5_XferComplete),
	.C(ClkDiv_lcry),
	.D(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.Y(N_209)
);
defparam DataFromMiso_7_18_0_a2_1.INIT=16'h0100;
// @39:141
  CFG2 DataFromMiso_7_1 (
	.A(SpiBitPos_1_sqmuxa_3),
	.B(_decfrac23),
	.Y(DataFromMiso_7_1_Z)
);
defparam DataFromMiso_7_1.INIT=4'h8;
// @39:106
  CFG3 Sck_i_0_0_o2 (
	.A(SpiBitPos_Z[4]),
	.B(N_198),
	.C(N_97),
	.Y(N_100)
);
defparam Sck_i_0_0_o2.INIT=8'hFE;
// @39:106
  CFG3 XferComplete_i_4_iv_i (
	.A(SpiMasterPorts_5_XferComplete),
	.B(ClkDiv_lcry),
	.C(XferComplete_i_0_sqmuxa),
	.Y(XferComplete_i_4_iv_i_Z)
);
defparam XferComplete_i_4_iv_i.INIT=8'hBA;
// @39:154
  CFG3 Mosi_i_4_2_i_m2 (
	.A(N_246_2),
	.B(DataToMosi_i_Z[15]),
	.C(SpiBitPos_Z[2]),
	.Y(N_246)
);
defparam Mosi_i_4_2_i_m2.INIT=8'hAE;
// @39:154
  CFG3 Mosi_i_4_8 (
	.A(N_93_1),
	.B(DataToMosi_i_Z[11]),
	.C(SpiBitPos_Z[2]),
	.Y(N_93)
);
defparam Mosi_i_4_8.INIT=8'hEA;
// @39:141
  CFG4 DataFromMiso_7_11_0_a2 (
	.A(N_97),
	.B(SpiBitPos_1_sqmuxa_3),
	.C(SpiBitPos_Z[4]),
	.D(N_198),
	.Y(DataFromMiso_7_11)
);
defparam DataFromMiso_7_11_0_a2.INIT=16'h0040;
// @39:141
  CFG4 DataFromMiso_7_12_0_a2 (
	.A(N_97),
	.B(SpiBitPos_1_sqmuxa_3),
	.C(SpiBitPos_Z[4]),
	.D(N_210),
	.Y(DataFromMiso_7_12)
);
defparam DataFromMiso_7_12_0_a2.INIT=16'h4000;
// @39:126
  CFG4 un1_ambadatalatched (
	.A(popfeedthru_unused),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.C(AmbaDataLatched_Z),
	.D(popfeedthru_unused_8),
	.Y(un1_ambadatalatched_0)
);
defparam un1_ambadatalatched.INIT=16'h0800;
// @39:142
  CFG4 un6_ncslatchedlto8 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(un6_ncslatchedlto8_2_Z),
	.D(un6_ncslatchedlt8),
	.Y(ClkDiv_lcry)
);
defparam un6_ncslatchedlto8.INIT=16'hFFF7;
// @39:142
  CFG2 SpiBitPos_1_sqmuxa (
	.A(SpiBitPos_1_sqmuxa_3),
	.B(N_100),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=4'h8;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[12]  (
	.A(DataFromMiso_1_en_5[4]),
	.B(DataFromMiso_1_en_0[12]),
	.C(MisoF_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[12]),
	.Y(DataFromMiso_1_ldmx_0[12])
);
defparam \DataFromMiso_1_ldmx[12] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[17]  (
	.A(DataFromMiso_1_en_5[17]),
	.B(DataFromMiso_1_en_4[5]),
	.C(MisoF_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[17]),
	.Y(DataFromMiso_1_ldmx_Z[17])
);
defparam \DataFromMiso_1_ldmx[17] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[18]  (
	.A(DataFromMiso_1_en_5[17]),
	.B(DataFromMiso_1_en_4[6]),
	.C(MisoF_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[18]),
	.Y(DataFromMiso_1_ldmx_0[18])
);
defparam \DataFromMiso_1_ldmx[18] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[19]  (
	.A(DataFromMiso_1_en_1_Z[19]),
	.B(DataFromMiso_1_en_5[19]),
	.C(MisoF_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[19]),
	.Y(DataFromMiso_1_ldmx_0[19])
);
defparam \DataFromMiso_1_ldmx[19] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[20]  (
	.A(DataFromMiso_1_en_5[19]),
	.B(DataFromMiso_1_en_1_Z[20]),
	.C(MisoF_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[20]),
	.Y(DataFromMiso_1_ldmx_0[20])
);
defparam \DataFromMiso_1_ldmx[20] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[21]  (
	.A(DataFromMiso_1_en_5[21]),
	.B(DataFromMiso_1_en_4[5]),
	.C(MisoF_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[21]),
	.Y(DataFromMiso_1_ldmx_Z[21])
);
defparam \DataFromMiso_1_ldmx[21] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[22]  (
	.A(DataFromMiso_1_en_5[21]),
	.B(DataFromMiso_1_en_4[6]),
	.C(MisoF_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[22]),
	.Y(DataFromMiso_1_ldmx_0[22])
);
defparam \DataFromMiso_1_ldmx[22] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[4]  (
	.A(DataFromMiso_1_en_5[4]),
	.B(DataFromMiso_1_en_0[4]),
	.C(MisoF_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[4]),
	.Y(DataFromMiso_1_ldmx_0[4])
);
defparam \DataFromMiso_1_ldmx[4] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[5]  (
	.A(DataFromMiso_1_en_4[5]),
	.B(DataFromMiso_1_en_5[4]),
	.C(MisoF_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[5]),
	.Y(DataFromMiso_1_ldmx_0[5])
);
defparam \DataFromMiso_1_ldmx[5] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[6]  (
	.A(DataFromMiso_1_en_5[4]),
	.B(DataFromMiso_1_en_4[6]),
	.C(MisoF_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[6]),
	.Y(DataFromMiso_1_ldmx_0[6])
);
defparam \DataFromMiso_1_ldmx[6] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[11]  (
	.A(DataFromMiso_1_en_5[4]),
	.B(DataFromMiso_1_en_2_Z[11]),
	.C(MisoF_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[11]),
	.Y(DataFromMiso_1_ldmx_0[11])
);
defparam \DataFromMiso_1_ldmx[11] .INIT=16'hF780;
// @39:106
  CFG4 Sck_i_0_0 (
	.A(XferComplete_i_0_sqmuxa),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(SpiMasterPorts_5_Sck),
	.D(N_204),
	.Y(Sck_i_0_0_0)
);
defparam Sck_i_0_0.INIT=16'hFEEE;
// @39:141
  CFG4 DataFromMiso_7_10_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_215),
	.Y(DataFromMiso_7_10)
);
defparam DataFromMiso_7_10_0_a2.INIT=16'h8000;
// @39:141
  CFG4 DataFromMiso_7_9_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_214),
	.Y(DataFromMiso_7_9)
);
defparam DataFromMiso_7_9_0_a2.INIT=16'h8000;
// @39:141
  CFG4 DataFromMiso_7_20_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_198),
	.D(N_209),
	.Y(DataFromMiso_7_20)
);
defparam DataFromMiso_7_20_0_a2.INIT=16'h0400;
// @39:126
  CFG2 DacNum_i_0_sqmuxa (
	.A(un1_ambadatalatched_0),
	.B(GPIO_1_M2F),
	.Y(DacNum_i_0_sqmuxa_Z)
);
defparam DacNum_i_0_sqmuxa.INIT=4'h2;
// @39:141
  CFG4 DataFromMiso_7_6_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_215),
	.Y(DataFromMiso_7_6)
);
defparam DataFromMiso_7_6_0_a2.INIT=16'h4000;
// @39:141
  CFG4 DataFromMiso_7_5_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_214),
	.Y(DataFromMiso_7_5)
);
defparam DataFromMiso_7_5_0_a2.INIT=16'h4000;
// @39:141
  CFG3 DataFromMiso_7_4_1_a2 (
	.A(N_209),
	.B(N_215),
	.C(N_97),
	.Y(DataFromMiso_7_4)
);
defparam DataFromMiso_7_4_1_a2.INIT=8'h08;
// @39:141
  CFG3 DataFromMiso_7_3_2_a2 (
	.A(N_209),
	.B(N_214),
	.C(N_97),
	.Y(DataFromMiso_7_3)
);
defparam DataFromMiso_7_3_2_a2.INIT=8'h08;
// @39:141
  CFG4 DataFromMiso_7_19_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_210),
	.Y(DataFromMiso_7_19)
);
defparam DataFromMiso_7_19_0_a2.INIT=16'h4000;
// @39:141
  CFG4 DataFromMiso_7_18_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_198),
	.D(N_209),
	.Y(DataFromMiso_7_18)
);
defparam DataFromMiso_7_18_0_a2.INIT=16'h0200;
// @39:141
  CFG3 DataFromMiso_7_17_0_a2 (
	.A(N_209),
	.B(N_210),
	.C(N_97),
	.Y(DataFromMiso_7_17)
);
defparam DataFromMiso_7_17_0_a2.INIT=8'h08;
// @39:142
  CFG3 Mosi_i_8_iv_RNO_0 (
	.A(SpiMasterPorts_5_XferComplete),
	.B(SpiMasterPorts_5_Sck),
	.C(N_100),
	.Y(N_50_i)
);
defparam Mosi_i_8_iv_RNO_0.INIT=8'h40;
// @39:106
  CFG2 Pready_1_sqmuxa_1_i (
	.A(un1_ambadatalatched_0),
	.B(Pready_1_sqmuxa_Z),
	.Y(Pready_1_sqmuxa_1_i_Z)
);
defparam Pready_1_sqmuxa_1_i.INIT=4'hB;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(CO1),
	.D(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_7[3])
);
defparam \SpiBitPos_7_1.SUM[3] .INIT=16'hA95A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_0 */

module work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_1 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA,
  popfeedthru_unused_8,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx,
  popfeedthru_unused,
  GPIO_1_M2F,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused_33,
  popfeedthru_unused_32,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  nCsE_c,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY,
  SpiMasterPorts_4_Sck,
  SpiMasterPorts_4_XferComplete,
  GPIO_1_M2F_arst_i,
  MisoE_c,
  Ux2FPGA_sb_0_FIC_0_CLK,
  MosiE_c
)
;
output [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA ;
input popfeedthru_unused_8 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx ;
input popfeedthru_unused ;
input GPIO_1_M2F ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_32 ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_12 ;
output nCsE_c ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY ;
output SpiMasterPorts_4_Sck ;
output SpiMasterPorts_4_XferComplete ;
input GPIO_1_M2F_arst_i ;
input MisoE_c ;
input Ux2FPGA_sb_0_FIC_0_CLK ;
output MosiE_c ;
wire popfeedthru_unused_8 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx ;
wire popfeedthru_unused ;
wire GPIO_1_M2F ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_32 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire nCsE_c ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY ;
wire SpiMasterPorts_4_Sck ;
wire SpiMasterPorts_4_XferComplete ;
wire GPIO_1_M2F_arst_i ;
wire MisoE_c ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire MosiE_c ;
wire [23:23] Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATArs;
wire [8:0] ClkDiv_Z;
wire [8:8] ClkDiv_s_Z;
wire [7:0] ClkDiv_s;
wire [4:0] SpiBitPos_Z;
wire [4:4] SUM_a0;
wire [3:0] SpiBitPos_7;
wire [23:0] DataToMosi_i_Z;
wire [0:0] nCsce_1;
wire [1:0] DacNum_i_Z;
wire [22:4] DataFromMiso_1_ldmx_1;
wire [21:1] DataFromMiso_1_ldmx_0;
wire [8:2] DataFromMiso_1_ldmx_Z;
wire [7:0] ClkDiv_cry_Z;
wire [7:0] ClkDiv_cry_Y_3;
wire [8:8] ClkDiv_s_FCO_3;
wire [8:8] ClkDiv_s_Y_3;
wire [4:4] SUM_a0_0;
wire [4:4] SUM_a0_2;
wire [9:9] DataFromMiso_1_en_2_Z;
wire [19:7] DataFromMiso_1_en_1_Z;
wire [3:3] DataFromMiso_1_en_0_0_Z;
wire [11:11] DataFromMiso_1_en_0;
wire [4:4] DataFromMiso_1_en_1_0_Z;
wire [22:20] DataFromMiso_1_en_0_Z;
wire [19:1] DataFromMiso_1_en_5;
wire [18:1] DataFromMiso_1_en_4;
wire ClkDiv_lcry ;
wire un6_ncslatched_i_0 ;
wire un1_rst_Z ;
wire un1_rst_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_1 ;
wire MosiE_crs ;
wire un1_rst_3_rs_1 ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_8 ;
wire nCsLatched_Z ;
wire GND ;
wire un1_rst_set_2 ;
wire un1_rst_2_rs_2 ;
wire un1_rst_2_i ;
wire DataFromMiso_7_1_Z ;
wire XferComplete_i_4_iv_i_Z ;
wire un7_ambadatalatched_1 ;
wire AmbaDataLatched_Z ;
wire un1_ambadatalatched_1 ;
wire Sck_i_0_0_1 ;
wire Pready_1_sqmuxa_Z ;
wire Pready_1_sqmuxa_1_i_Z ;
wire DacNum_i_0_sqmuxa_Z ;
wire DataFromMiso_7_17 ;
wire DataFromMiso_7_12 ;
wire DataFromMiso_7_11 ;
wire DataFromMiso_7_9 ;
wire DataFromMiso_7_8 ;
wire ClkDiv_s_739_FCO ;
wire ClkDiv_s_739_S ;
wire ClkDiv_s_739_Y ;
wire Mosi_i_4_23_1_0_co1 ;
wire Mosi_i_4_23_1_wmux_0_S_5 ;
wire Mosi_i_4_23_1_wmux_0_Y_5 ;
wire N_93 ;
wire N_222 ;
wire Mosi_i_4_23_1_0_y0 ;
wire Mosi_i_4_23_1_0_co0 ;
wire Mosi_i_4_23_1_wmux_S_5 ;
wire N_246 ;
wire N_243 ;
wire Mosi_i_4_5_i_m2_1_0_co1 ;
wire Mosi_i_4_5_i_m2_1_wmux_0_S_3 ;
wire Mosi_i_4_5_i_m2_1_0_y0 ;
wire Mosi_i_4_5_i_m2_1_0_co0 ;
wire Mosi_i_4_5_i_m2_1_wmux_S_3 ;
wire Mosi_i_4_18_i_m2_2_wmux_3_FCO_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_3_S_0 ;
wire N_106 ;
wire Mosi_i_4_18_i_m2_2_0_y1 ;
wire Mosi_i_4_18_i_m2_2_0_y3 ;
wire Mosi_i_4_18_i_m2_2_co1_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_2_S_0 ;
wire Mosi_i_4_18_i_m2_2_y0_0 ;
wire Mosi_i_4_18_i_m2_2_co0_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_1_S_0 ;
wire Mosi_i_4_18_i_m2_2_0_co1 ;
wire Mosi_i_4_18_i_m2_2_wmux_0_S_0 ;
wire Mosi_i_4_18_i_m2_2_0_y0 ;
wire Mosi_i_4_18_i_m2_2_0_co0 ;
wire Mosi_i_4_18_i_m2_2_wmux_S_0 ;
wire SpiBitPos_1_sqmuxa_3 ;
wire DataFromMiso_7_12_0_a2_0_Z ;
wire Mosi_i_8_iv_1_0_Z ;
wire Mosi_i_4 ;
wire N_50_i ;
wire _decfrac23 ;
wire Mosi_i_4_23_2_0_1_Z ;
wire Mosi_i_4_23_2_6 ;
wire Mosi_i_4_21_i_m2_1_3 ;
wire ANB0_m2_e_1 ;
wire CO1 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire N_215 ;
wire N_214 ;
wire DataFromMiso_7_11_0_a2_0_Z ;
wire un6_ncslatchedlto8_2_Z ;
wire un6_ncslatchedlt8 ;
wire N_204 ;
wire N_246_2 ;
wire N_93_1 ;
wire XferComplete_i_0_sqmuxa ;
wire N_209 ;
wire N_1516 ;
wire N_1509 ;
wire N_1508 ;
  CFG1 un6_ncslatchedlto8_RNI9SMC (
	.A(ClkDiv_lcry),
	.Y(un6_ncslatched_i_0)
);
defparam un6_ncslatchedlto8_RNI9SMC.INIT=2'h1;
  CFG1 un1_rst_set_RNO (
	.A(un1_rst_Z),
	.Y(un1_rst_i)
);
defparam un1_rst_set_RNO.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 un1_rst_1_set_RNISG7P (
	.A(un1_rst_1_set_1),
	.B(MosiE_crs),
	.C(un1_rst_3_rs_1),
	.Y(MosiE_c)
);
defparam un1_rst_1_set_RNISG7P.INIT=8'hEC;
// @39:106
  SLE Mosi_i (
	.Q(MosiE_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Mosi_i_8),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_1),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_1),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 \DataFromMiso_1_RNIUIIP[23]  (
	.A(un1_rst_set_2),
	.B(un1_rst_2_rs_2),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATArs[23]),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[23])
);
defparam \DataFromMiso_1_RNIUIIP[23] .INIT=8'hF8;
// @39:106
  SLE \DataFromMiso_1[23]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATArs[23]),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoE_c),
	.EN(DataFromMiso_7_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_set (
	.Q(un1_rst_set_2),
	.ADn(GND),
	.ALn(un1_rst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(DataFromMiso_7_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_rs (
	.Q(un1_rst_2_rs_2),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(un1_rst_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s_Z[8]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[7]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[6]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[5]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[4]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[3]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[2]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[1]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[0]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE XferComplete_i (
	.Q(SpiMasterPorts_4_XferComplete),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(XferComplete_i_4_iv_i_Z),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(SUM_a0[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE nCsLatched (
	.Q(nCsLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un7_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE AmbaDataLatched (
	.Q(AmbaDataLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Sck_i (
	.Q(SpiMasterPorts_4_Sck),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Sck_i_0_0_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Pready (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Pready_1_sqmuxa_Z),
	.EN(Pready_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \nCs[0]  (
	.Q(nCsE_c),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(nCsce_1[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DacNum_i[1]  (
	.Q(DacNum_i_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_12),
	.EN(DacNum_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DacNum_i[0]  (
	.Q(DacNum_i_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_13),
	.EN(DacNum_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_21),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_22),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_23),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_24),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_25),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_26),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_27),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_28),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_29),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_30),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_31),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_32),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_33),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[11]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[11]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[11]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[10]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[10]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[10]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[9]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[9]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[9]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[8]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[8]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[7]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[7]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[6]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[6]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[5]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[5]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[4]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[4]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[3]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[3]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[2]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[2]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[1]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[1]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[0]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoE_c),
	.EN(DataFromMiso_7_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_18),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_19),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_20),
	.EN(un1_ambadatalatched_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[22]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[22]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[22]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[21]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[21]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[21]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[20]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[20]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[20]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[19]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[19]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[19]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[18]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[18]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[18]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[17]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[17]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[17]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[16]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[16]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoE_c),
	.EN(DataFromMiso_7_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[15]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[15]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoE_c),
	.EN(DataFromMiso_7_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[14]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[14]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[14]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[13]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[13]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoE_c),
	.EN(DataFromMiso_7_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[12]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[12]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoE_c),
	.EN(DataFromMiso_7_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  ARI1 ClkDiv_s_739 (
	.FCO(ClkDiv_s_739_FCO),
	.S(ClkDiv_s_739_S),
	.Y(ClkDiv_s_739_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_739.INIT=20'h4AA00;
// @39:106
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_3[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_739_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_3[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_3[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_3[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_3[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_3[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_3[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_s[8]  (
	.FCO(ClkDiv_s_FCO_3[8]),
	.S(ClkDiv_s_Z[8]),
	.Y(ClkDiv_s_Y_3[8]),
	.B(ClkDiv_Z[8]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_s[8] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y_3[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h48800;
// @39:154
  ARI1 Mosi_i_4_23_1_wmux_0 (
	.FCO(Mosi_i_4_23_1_0_co1),
	.S(Mosi_i_4_23_1_wmux_0_S_5),
	.Y(Mosi_i_4_23_1_wmux_0_Y_5),
	.B(SpiBitPos_Z[3]),
	.C(N_93),
	.D(N_222),
	.A(Mosi_i_4_23_1_0_y0),
	.FCI(Mosi_i_4_23_1_0_co0)
);
defparam Mosi_i_4_23_1_wmux_0.INIT=20'h0F588;
// @39:154
  ARI1 Mosi_i_4_23_1_0_wmux (
	.FCO(Mosi_i_4_23_1_0_co0),
	.S(Mosi_i_4_23_1_wmux_S_5),
	.Y(Mosi_i_4_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_246),
	.D(N_243),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_4_23_1_0_wmux.INIT=20'h0FA44;
// @39:154
  ARI1 Mosi_i_4_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_4_5_i_m2_1_0_co1),
	.S(Mosi_i_4_5_i_m2_1_wmux_0_S_3),
	.Y(N_243),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_4_5_i_m2_1_0_y0),
	.FCI(Mosi_i_4_5_i_m2_1_0_co0)
);
defparam Mosi_i_4_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @39:154
  ARI1 Mosi_i_4_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_4_5_i_m2_1_0_co0),
	.S(Mosi_i_4_5_i_m2_1_wmux_S_3),
	.Y(Mosi_i_4_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_4_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_4_18_i_m2_2_wmux_3_FCO_0),
	.S(Mosi_i_4_18_i_m2_2_wmux_3_S_0),
	.Y(N_106),
	.B(Mosi_i_4_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_4_18_i_m2_2_0_y3),
	.FCI(Mosi_i_4_18_i_m2_2_co1_0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_4_18_i_m2_2_co1_0),
	.S(Mosi_i_4_18_i_m2_2_wmux_2_S_0),
	.Y(Mosi_i_4_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_4_18_i_m2_2_y0_0),
	.FCI(Mosi_i_4_18_i_m2_2_co0_0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_4_18_i_m2_2_co0_0),
	.S(Mosi_i_4_18_i_m2_2_wmux_1_S_0),
	.Y(Mosi_i_4_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_4_18_i_m2_2_0_co1)
);
defparam Mosi_i_4_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_4_18_i_m2_2_0_co1),
	.S(Mosi_i_4_18_i_m2_2_wmux_0_S_0),
	.Y(Mosi_i_4_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_4_18_i_m2_2_0_y0),
	.FCI(Mosi_i_4_18_i_m2_2_0_co0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_4_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_4_18_i_m2_2_0_co0),
	.S(Mosi_i_4_18_i_m2_2_wmux_S_0),
	.Y(Mosi_i_4_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_4_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @39:141
  CFG3 DataFromMiso_7_17_0_a2 (
	.A(SpiBitPos_1_sqmuxa_3),
	.B(SpiBitPos_Z[4]),
	.C(DataFromMiso_7_12_0_a2_0_Z),
	.Y(DataFromMiso_7_17)
);
defparam DataFromMiso_7_17_0_a2.INIT=8'h20;
// @39:142
  CFG4 Mosi_i_8_iv (
	.A(Mosi_i_8_iv_1_0_Z),
	.B(Mosi_i_4),
	.C(ClkDiv_lcry),
	.D(N_50_i),
	.Y(Mosi_i_8)
);
defparam Mosi_i_8_iv.INIT=16'h5C55;
// @39:142
  CFG4 Mosi_i_8_iv_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(MosiE_c),
	.C(ClkDiv_lcry),
	.D(_decfrac23),
	.Y(Mosi_i_8_iv_1_0_Z)
);
defparam Mosi_i_8_iv_1_0.INIT=16'h5333;
// @39:154
  CFG3 Mosi_i_4_23_2_0 (
	.A(N_106),
	.B(SpiBitPos_Z[3]),
	.C(Mosi_i_4_23_2_0_1_Z),
	.Y(Mosi_i_4_23_2_6)
);
defparam Mosi_i_4_23_2_0.INIT=8'h2E;
// @39:154
  CFG4 Mosi_i_4_23_2_0_1 (
	.A(SpiBitPos_Z[1]),
	.B(Mosi_i_4_21_i_m2_1_3),
	.C(DataToMosi_i_Z[14]),
	.D(DataToMosi_i_Z[10]),
	.Y(Mosi_i_4_23_2_0_1_Z)
);
defparam Mosi_i_4_23_2_0_1.INIT=16'h193B;
  CFG3 Mosi_i_8_iv_RNO (
	.A(SpiBitPos_Z[0]),
	.B(Mosi_i_4_23_2_6),
	.C(Mosi_i_4_23_1_wmux_0_Y_5),
	.Y(Mosi_i_4)
);
defparam Mosi_i_8_iv_RNO.INIT=8'hD8;
// @39:154
  CFG4 Mosi_i_4_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_4_21_i_m2_1_3)
);
defparam Mosi_i_4_21_i_m2_1.INIT=16'hF0CA;
// @39:141
  CFG3 \SpiBitPos_7_1.CO1  (
	.A(SpiBitPos_1_sqmuxa_3),
	.B(SpiBitPos_Z[1]),
	.C(ANB0_m2_e_1),
	.Y(CO1)
);
defparam \SpiBitPos_7_1.CO1 .INIT=8'hA8;
// @39:141
  CFG3 \SpiBitPos_7_1.SUM[1]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(ANB0_m2_e_1),
	.Y(SpiBitPos_7[1])
);
defparam \SpiBitPos_7_1.SUM[1] .INIT=8'hC6;
// @39:141
  CFG2 \SpiBitPos_7_1.SUM_a0_0[4]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.Y(SUM_a0_0[4])
);
defparam \SpiBitPos_7_1.SUM_a0_0[4] .INIT=4'h1;
  CFG2 \SpiBitPos_RNIF0GR[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.Y(N_215)
);
defparam \SpiBitPos_RNIF0GR[0] .INIT=4'h8;
// @39:154
  CFG2 _decfrac23_0_a2_0 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.Y(N_214)
);
defparam _decfrac23_0_a2_0.INIT=4'h2;
// @39:106
  CFG2 un1_rst (
	.A(MisoE_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_Z)
);
defparam un1_rst.INIT=4'h8;
// @39:106
  CFG2 un1_rst_2 (
	.A(MisoE_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2.INIT=4'hB;
// @39:106
  CFG2 un1_rst_3 (
	.A(DataToMosi_i_Z[23]),
	.B(GPIO_1_M2F),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @39:106
  CFG2 un1_rst_1 (
	.A(DataToMosi_i_Z[23]),
	.B(GPIO_1_M2F),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @39:135
  CFG2 un7_ambadatalatched (
	.A(nCsLatched_Z),
	.B(AmbaDataLatched_Z),
	.Y(un7_ambadatalatched_1)
);
defparam un7_ambadatalatched.INIT=4'h4;
// @39:154
  CFG3 Mosi_i_4_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_222)
);
defparam Mosi_i_4_9.INIT=8'hE2;
// @39:141
  CFG4 DataFromMiso_7_11_0_a2_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[0]),
	.D(SpiBitPos_Z[3]),
	.Y(DataFromMiso_7_11_0_a2_0_Z)
);
defparam DataFromMiso_7_11_0_a2_0.INIT=16'h0001;
// @39:141
  CFG4 DataFromMiso_7_12_0_a2_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[0]),
	.D(SpiBitPos_Z[3]),
	.Y(DataFromMiso_7_12_0_a2_0_Z)
);
defparam DataFromMiso_7_12_0_a2_0.INIT=16'h0010;
// @39:141
  CFG4 \SpiBitPos_7_1.ANB0_m2_e_1  (
	.A(SpiMasterPorts_4_XferComplete),
	.B(SpiMasterPorts_4_Sck),
	.C(SpiBitPos_Z[0]),
	.D(nCsLatched_Z),
	.Y(ANB0_m2_e_1)
);
defparam \SpiBitPos_7_1.ANB0_m2_e_1 .INIT=16'h1000;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM_a0_2[4]  (
	.A(nCsLatched_Z),
	.B(SpiMasterPorts_4_Sck),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[0]),
	.Y(SUM_a0_2[4])
);
defparam \SpiBitPos_7_1.SUM_a0_2[4] .INIT=16'h0002;
// @39:106
  CFG4 \DataFromMiso_1_en_2[9]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[1]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_2_Z[9])
);
defparam \DataFromMiso_1_en_2[9] .INIT=16'h0080;
// @39:106
  CFG3 \DataFromMiso_1_en_1[8]  (
	.A(nCsLatched_Z),
	.B(SpiBitPos_Z[1]),
	.C(N_215),
	.Y(DataFromMiso_1_en_1_Z[8])
);
defparam \DataFromMiso_1_en_1[8] .INIT=8'h20;
// @39:106
  CFG4 \DataFromMiso_1_en_1[7]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[1]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_1_Z[7])
);
defparam \DataFromMiso_1_en_1[7] .INIT=16'h0020;
// @39:106
  CFG4 \DataFromMiso_1_en_0_0[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_0_0_Z[3])
);
defparam \DataFromMiso_1_en_0_0[3] .INIT=16'h0040;
// @39:106
  CFG4 \DataFromMiso_1_en_0_0[11]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_0[11])
);
defparam \DataFromMiso_1_en_0_0[11] .INIT=16'h0080;
// @39:106
  CFG4 \DataFromMiso_1_en_1_0[4]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_1_0_Z[4])
);
defparam \DataFromMiso_1_en_1_0[4] .INIT=16'h4000;
// @39:106
  CFG4 \DataFromMiso_1_en_1[19]  (
	.A(SpiBitPos_Z[4]),
	.B(nCsLatched_Z),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_1_Z[19])
);
defparam \DataFromMiso_1_en_1[19] .INIT=16'h0008;
// @39:106
  CFG4 \DataFromMiso_1_en_0[20]  (
	.A(SpiBitPos_Z[4]),
	.B(nCsLatched_Z),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_0_Z[20])
);
defparam \DataFromMiso_1_en_0[20] .INIT=16'h0800;
// @39:142
  CFG3 un6_ncslatchedlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_Z[4]),
	.Y(un6_ncslatchedlto8_2_Z)
);
defparam un6_ncslatchedlto8_2.INIT=8'h7F;
// @39:106
  CFG4 \DataFromMiso_1_en_0[21]  (
	.A(SpiMasterPorts_4_Sck),
	.B(SpiMasterPorts_4_XferComplete),
	.C(SpiBitPos_Z[0]),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMiso_1_en_0_Z[21])
);
defparam \DataFromMiso_1_en_0[21] .INIT=16'h0100;
// @39:106
  CFG4 \DataFromMiso_1_en_1[17]  (
	.A(SpiMasterPorts_4_Sck),
	.B(SpiMasterPorts_4_XferComplete),
	.C(SpiBitPos_Z[0]),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMiso_1_en_1_Z[17])
);
defparam \DataFromMiso_1_en_1[17] .INIT=16'h0001;
// @39:106
  CFG4 \DataFromMiso_1_en_1[18]  (
	.A(SpiMasterPorts_4_XferComplete),
	.B(SpiMasterPorts_4_Sck),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[3]),
	.Y(DataFromMiso_1_en_1_Z[18])
);
defparam \DataFromMiso_1_en_1[18] .INIT=16'h0001;
// @39:106
  CFG4 \DataFromMiso_1_en_0[22]  (
	.A(SpiMasterPorts_4_XferComplete),
	.B(SpiMasterPorts_4_Sck),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[3]),
	.Y(DataFromMiso_1_en_0_Z[22])
);
defparam \DataFromMiso_1_en_0[22] .INIT=16'h0010;
// @39:142
  CFG4 un6_ncslatchedlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un6_ncslatchedlt8)
);
defparam un6_ncslatchedlto3.INIT=16'h0111;
// @39:106
  CFG3 \nCsce[0]  (
	.A(DacNum_i_Z[0]),
	.B(un7_ambadatalatched_1),
	.C(DacNum_i_Z[1]),
	.Y(nCsce_1[0])
);
defparam \nCsce[0] .INIT=8'h04;
  CFG4 Sck_i_RNIJHBB1 (
	.A(SpiMasterPorts_4_XferComplete),
	.B(SpiMasterPorts_4_Sck),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMiso_1_en_5[5])
);
defparam Sck_i_RNIJHBB1.INIT=16'h0010;
  CFG4 \SpiBitPos_RNIKUEJ1[3]  (
	.A(nCsLatched_Z),
	.B(SpiBitPos_Z[4]),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[1]),
	.Y(DataFromMiso_1_en_4[17])
);
defparam \SpiBitPos_RNIKUEJ1[3] .INIT=16'h0800;
  CFG4 Sck_i_RNIGEBB1 (
	.A(SpiMasterPorts_4_Sck),
	.B(SpiMasterPorts_4_XferComplete),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMiso_1_en_5[19])
);
defparam Sck_i_RNIGEBB1.INIT=16'h0100;
  CFG4 Sck_i_RNIJHBB1_0 (
	.A(SpiMasterPorts_4_XferComplete),
	.B(SpiMasterPorts_4_Sck),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMiso_1_en_5[1])
);
defparam Sck_i_RNIJHBB1_0.INIT=16'h0001;
  CFG4 \SpiBitPos_RNIGQEJ1[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[1]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_4[2])
);
defparam \SpiBitPos_RNIGQEJ1[0] .INIT=16'h4000;
  CFG4 Sck_i_RNIIGBB1 (
	.A(SpiMasterPorts_4_XferComplete),
	.B(SpiMasterPorts_4_Sck),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMiso_1_en_5[3])
);
defparam Sck_i_RNIIGBB1.INIT=16'h0001;
  CFG3 nCsLatched_RNIGQEJ1 (
	.A(nCsLatched_Z),
	.B(SpiBitPos_Z[1]),
	.C(N_215),
	.Y(DataFromMiso_1_en_4[10])
);
defparam nCsLatched_RNIGQEJ1.INIT=8'h80;
  CFG4 \SpiBitPos_RNIGQEJ1_0[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[1]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_4[1])
);
defparam \SpiBitPos_RNIGQEJ1_0[0] .INIT=16'h0040;
  CFG4 \SpiBitPos_RNIHREJ1[0]  (
	.A(SpiBitPos_Z[4]),
	.B(nCsLatched_Z),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_4[18])
);
defparam \SpiBitPos_RNIHREJ1[0] .INIT=16'h8000;
// @39:142
  CFG4 DataFromMiso_1_sqmuxa_0_a2 (
	.A(SpiMasterPorts_4_Sck),
	.B(SpiMasterPorts_4_XferComplete),
	.C(nCsLatched_Z),
	.D(ClkDiv_lcry),
	.Y(SpiBitPos_1_sqmuxa_3)
);
defparam DataFromMiso_1_sqmuxa_0_a2.INIT=16'h0010;
// @39:106
  CFG3 Sck_i_0_0_o2_0 (
	.A(ClkDiv_lcry),
	.B(SpiMasterPorts_4_XferComplete),
	.C(nCsLatched_Z),
	.Y(N_204)
);
defparam Sck_i_0_0_o2_0.INIT=8'hEF;
// @39:154
  CFG4 Mosi_i_4_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_246_2)
);
defparam Mosi_i_4_2_i_m2_2_0.INIT=16'hAC00;
// @39:154
  CFG4 Mosi_i_4_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[4]),
	.Y(N_93_1)
);
defparam Mosi_i_4_8_1_0.INIT=16'h0A0C;
// @39:154
  CFG4 _decfrac23_0_a2 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.D(N_214),
	.Y(_decfrac23)
);
defparam _decfrac23_0_a2.INIT=16'h0200;
// @39:142
  CFG4 Pready_1_sqmuxa (
	.A(SpiMasterPorts_4_XferComplete),
	.B(nCsLatched_Z),
	.C(ClkDiv_lcry),
	.D(XferComplete_i_0_sqmuxa),
	.Y(Pready_1_sqmuxa_Z)
);
defparam Pready_1_sqmuxa.INIT=16'hFBFF;
// @39:106
  CFG3 Sck_i_0_0_a2_1 (
	.A(SpiMasterPorts_4_Sck),
	.B(SpiBitPos_Z[4]),
	.C(DataFromMiso_7_11_0_a2_0_Z),
	.Y(XferComplete_i_0_sqmuxa)
);
defparam Sck_i_0_0_a2_1.INIT=8'h20;
// @39:141
  CFG2 DataFromMiso_7_1 (
	.A(SpiBitPos_1_sqmuxa_3),
	.B(_decfrac23),
	.Y(DataFromMiso_7_1_Z)
);
defparam DataFromMiso_7_1.INIT=4'h8;
// @39:141
  CFG2 DataFromMiso_7_18_0_a2_1 (
	.A(SpiBitPos_1_sqmuxa_3),
	.B(SpiBitPos_Z[4]),
	.Y(N_209)
);
defparam DataFromMiso_7_18_0_a2_1.INIT=4'h2;
// @39:106
  CFG3 XferComplete_i_4_iv_i (
	.A(SpiMasterPorts_4_XferComplete),
	.B(ClkDiv_lcry),
	.C(XferComplete_i_0_sqmuxa),
	.Y(XferComplete_i_4_iv_i_Z)
);
defparam XferComplete_i_4_iv_i.INIT=8'hBA;
// @39:154
  CFG3 Mosi_i_4_2_i_m2 (
	.A(N_246_2),
	.B(DataToMosi_i_Z[15]),
	.C(SpiBitPos_Z[2]),
	.Y(N_246)
);
defparam Mosi_i_4_2_i_m2.INIT=8'hAE;
// @39:154
  CFG3 Mosi_i_4_8 (
	.A(N_93_1),
	.B(DataToMosi_i_Z[11]),
	.C(SpiBitPos_Z[2]),
	.Y(N_93)
);
defparam Mosi_i_4_8.INIT=8'hEA;
// @39:141
  CFG4 DataFromMiso_7_9_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_214),
	.Y(DataFromMiso_7_9)
);
defparam DataFromMiso_7_9_0_a2.INIT=16'h8000;
// @39:141
  CFG3 DataFromMiso_7_11_0_a2 (
	.A(DataFromMiso_7_11_0_a2_0_Z),
	.B(SpiBitPos_1_sqmuxa_3),
	.C(SpiBitPos_Z[4]),
	.Y(DataFromMiso_7_11)
);
defparam DataFromMiso_7_11_0_a2.INIT=8'h80;
// @39:141
  CFG3 DataFromMiso_7_12_0_a2 (
	.A(DataFromMiso_7_12_0_a2_0_Z),
	.B(SpiBitPos_1_sqmuxa_3),
	.C(SpiBitPos_Z[4]),
	.Y(DataFromMiso_7_12)
);
defparam DataFromMiso_7_12_0_a2.INIT=8'h80;
// @39:126
  CFG4 un1_ambadatalatched (
	.A(popfeedthru_unused),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.C(AmbaDataLatched_Z),
	.D(popfeedthru_unused_8),
	.Y(un1_ambadatalatched_1)
);
defparam un1_ambadatalatched.INIT=16'h0800;
// @39:142
  CFG4 un6_ncslatchedlto8 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(un6_ncslatchedlto8_2_Z),
	.D(un6_ncslatchedlt8),
	.Y(ClkDiv_lcry)
);
defparam un6_ncslatchedlto8.INIT=16'hFFF7;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM_a0[4]  (
	.A(SUM_a0_2[4]),
	.B(ClkDiv_lcry),
	.C(SpiMasterPorts_4_XferComplete),
	.D(SUM_a0_0[4]),
	.Y(SUM_a0[4])
);
defparam \SpiBitPos_7_1.SUM_a0[4] .INIT=16'h0200;
// @39:141
  CFG4 DataFromMiso_7_8_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_215),
	.Y(DataFromMiso_7_8)
);
defparam DataFromMiso_7_8_0_a2.INIT=16'h2000;
// @39:142
  CFG3 SpiBitPos_1_sqmuxa (
	.A(DataFromMiso_7_11_0_a2_0_Z),
	.B(SpiBitPos_1_sqmuxa_3),
	.C(SpiBitPos_Z[4]),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=8'hC4;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[14]  (
	.A(DataFromMiso_1_en_5[5]),
	.B(DataFromMiso_1_en_4[10]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[14]),
	.Y(DataFromMiso_1_ldmx_0[14])
);
defparam \DataFromMiso_1_ldmx[14] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[17]  (
	.A(DataFromMiso_1_en_1_Z[17]),
	.B(DataFromMiso_1_en_4[17]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[17]),
	.Y(DataFromMiso_1_ldmx_0[17])
);
defparam \DataFromMiso_1_ldmx[17] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[18]  (
	.A(DataFromMiso_1_en_1_Z[18]),
	.B(DataFromMiso_1_en_4[18]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[18]),
	.Y(DataFromMiso_1_ldmx_1[18])
);
defparam \DataFromMiso_1_ldmx[18] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[19]  (
	.A(DataFromMiso_1_en_1_Z[19]),
	.B(DataFromMiso_1_en_5[19]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[19]),
	.Y(DataFromMiso_1_ldmx_1[19])
);
defparam \DataFromMiso_1_ldmx[19] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[20]  (
	.A(DataFromMiso_1_en_0_Z[20]),
	.B(DataFromMiso_1_en_5[19]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[20]),
	.Y(DataFromMiso_1_ldmx_1[20])
);
defparam \DataFromMiso_1_ldmx[20] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[21]  (
	.A(DataFromMiso_1_en_0_Z[21]),
	.B(DataFromMiso_1_en_4[17]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[21]),
	.Y(DataFromMiso_1_ldmx_0[21])
);
defparam \DataFromMiso_1_ldmx[21] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[22]  (
	.A(DataFromMiso_1_en_0_Z[22]),
	.B(DataFromMiso_1_en_4[18]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[22]),
	.Y(DataFromMiso_1_ldmx_1[22])
);
defparam \DataFromMiso_1_ldmx[22] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[1]  (
	.A(DataFromMiso_1_en_4[1]),
	.B(DataFromMiso_1_en_5[1]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[1]),
	.Y(DataFromMiso_1_ldmx_0[1])
);
defparam \DataFromMiso_1_ldmx[1] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[2]  (
	.A(DataFromMiso_1_en_4[2]),
	.B(DataFromMiso_1_en_5[1]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[2]),
	.Y(DataFromMiso_1_ldmx_Z[2])
);
defparam \DataFromMiso_1_ldmx[2] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[3]  (
	.A(DataFromMiso_1_en_0_0_Z[3]),
	.B(DataFromMiso_1_en_5[3]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[3]),
	.Y(DataFromMiso_1_ldmx_0[3])
);
defparam \DataFromMiso_1_ldmx[3] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[4]  (
	.A(DataFromMiso_1_en_1_0_Z[4]),
	.B(DataFromMiso_1_en_5[3]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[4]),
	.Y(DataFromMiso_1_ldmx_1[4])
);
defparam \DataFromMiso_1_ldmx[4] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[5]  (
	.A(DataFromMiso_1_en_4[1]),
	.B(DataFromMiso_1_en_5[5]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[5]),
	.Y(DataFromMiso_1_ldmx_1[5])
);
defparam \DataFromMiso_1_ldmx[5] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[6]  (
	.A(DataFromMiso_1_en_4[2]),
	.B(DataFromMiso_1_en_5[5]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[6]),
	.Y(DataFromMiso_1_ldmx_1[6])
);
defparam \DataFromMiso_1_ldmx[6] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[7]  (
	.A(DataFromMiso_1_en_1_Z[7]),
	.B(DataFromMiso_1_en_5[1]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[7]),
	.Y(DataFromMiso_1_ldmx_0[7])
);
defparam \DataFromMiso_1_ldmx[7] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[8]  (
	.A(DataFromMiso_1_en_5[1]),
	.B(DataFromMiso_1_en_1_Z[8]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[8]),
	.Y(DataFromMiso_1_ldmx_Z[8])
);
defparam \DataFromMiso_1_ldmx[8] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[9]  (
	.A(DataFromMiso_1_en_2_Z[9]),
	.B(DataFromMiso_1_en_5[1]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[9]),
	.Y(DataFromMiso_1_ldmx_0[9])
);
defparam \DataFromMiso_1_ldmx[9] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[10]  (
	.A(DataFromMiso_1_en_5[1]),
	.B(DataFromMiso_1_en_4[10]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[10]),
	.Y(DataFromMiso_1_ldmx_0[10])
);
defparam \DataFromMiso_1_ldmx[10] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[11]  (
	.A(DataFromMiso_1_en_0[11]),
	.B(DataFromMiso_1_en_5[3]),
	.C(MisoE_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[11]),
	.Y(DataFromMiso_1_ldmx_1[11])
);
defparam \DataFromMiso_1_ldmx[11] .INIT=16'hF780;
// @39:106
  CFG4 Sck_i_0_0 (
	.A(XferComplete_i_0_sqmuxa),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(SpiMasterPorts_4_Sck),
	.D(N_204),
	.Y(Sck_i_0_0_1)
);
defparam Sck_i_0_0.INIT=16'hFEEE;
// @39:126
  CFG2 DacNum_i_0_sqmuxa (
	.A(un1_ambadatalatched_1),
	.B(GPIO_1_M2F),
	.Y(DacNum_i_0_sqmuxa_Z)
);
defparam DacNum_i_0_sqmuxa.INIT=4'h2;
// @39:141
  CFG2 \SpiBitPos_7_1.SUM[0]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[0]),
	.Y(SpiBitPos_7[0])
);
defparam \SpiBitPos_7_1.SUM[0] .INIT=4'h6;
// @39:142
  CFG4 Mosi_i_8_iv_RNO_0 (
	.A(SpiMasterPorts_4_XferComplete),
	.B(SpiMasterPorts_4_Sck),
	.C(DataFromMiso_7_11_0_a2_0_Z),
	.D(SpiBitPos_Z[4]),
	.Y(N_50_i)
);
defparam Mosi_i_8_iv_RNO_0.INIT=16'h4404;
// @39:106
  CFG2 Pready_1_sqmuxa_1_i (
	.A(un1_ambadatalatched_1),
	.B(Pready_1_sqmuxa_Z),
	.Y(Pready_1_sqmuxa_1_i_Z)
);
defparam Pready_1_sqmuxa_1_i.INIT=4'hB;
// @39:141
  CFG3 \SpiBitPos_7_1.SUM[2]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[2]),
	.C(CO1),
	.Y(SpiBitPos_7[2])
);
defparam \SpiBitPos_7_1.SUM[2] .INIT=8'h96;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(CO1),
	.D(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_7[3])
);
defparam \SpiBitPos_7_1.SUM[3] .INIT=16'hA95A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_1 */

module work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_2 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA,
  popfeedthru_unused_8,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx,
  popfeedthru_unused,
  GPIO_1_M2F,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused_33,
  popfeedthru_unused_32,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  nCsD_c,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY,
  SpiMasterPorts_3_Sck,
  SpiMasterPorts_3_XferComplete,
  GPIO_1_M2F_arst_i,
  MisoD_c,
  Ux2FPGA_sb_0_FIC_0_CLK,
  MosiD_c
)
;
output [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA ;
input popfeedthru_unused_8 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx ;
input popfeedthru_unused ;
input GPIO_1_M2F ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_32 ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_12 ;
output nCsD_c ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY ;
output SpiMasterPorts_3_Sck ;
output SpiMasterPorts_3_XferComplete ;
input GPIO_1_M2F_arst_i ;
input MisoD_c ;
input Ux2FPGA_sb_0_FIC_0_CLK ;
output MosiD_c ;
wire popfeedthru_unused_8 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx ;
wire popfeedthru_unused ;
wire GPIO_1_M2F ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_32 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire nCsD_c ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY ;
wire SpiMasterPorts_3_Sck ;
wire SpiMasterPorts_3_XferComplete ;
wire GPIO_1_M2F_arst_i ;
wire MisoD_c ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire MosiD_c ;
wire [23:23] Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATArs;
wire [8:0] ClkDiv_Z;
wire [8:8] ClkDiv_s_Z;
wire [7:0] ClkDiv_s;
wire [4:0] SpiBitPos_Z;
wire [4:4] SUM_a0_2;
wire [3:0] SpiBitPos_7;
wire [23:0] DataToMosi_i_Z;
wire [0:0] nCsce_2;
wire [1:0] DacNum_i_Z;
wire [7:0] ClkDiv_cry_Z;
wire [7:0] ClkDiv_cry_Y_2;
wire [8:8] ClkDiv_s_FCO_2;
wire [8:8] ClkDiv_s_Y_2;
wire [4:4] SUM_a0_1;
wire un1_rst_Z ;
wire un1_rst_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_2 ;
wire MosiD_crs ;
wire un1_rst_3_rs_2 ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_8 ;
wire nCsLatched_Z ;
wire GND ;
wire un1_rst_set_3 ;
wire un1_rst_2_rs_3 ;
wire un1_rst_2_i ;
wire DataFromMiso_7_1_Z ;
wire XferComplete_i_4_iv_i_Z ;
wire un7_ambadatalatched_2 ;
wire AmbaDataLatched_Z ;
wire un1_ambadatalatched_2 ;
wire Sck_i_0_0_2 ;
wire Pready_1_sqmuxa_Z ;
wire Pready_1_sqmuxa_1_i_Z ;
wire DacNum_i_0_sqmuxa_Z ;
wire DataFromMiso_7_7 ;
wire DataFromMiso_7_6 ;
wire DataFromMiso_7_5 ;
wire DataFromMiso_7_4 ;
wire DataFromMiso_7_3 ;
wire DataFromMiso_7_2 ;
wire DataFromMiso_7_22 ;
wire DataFromMiso_7_21 ;
wire DataFromMiso_7_20 ;
wire DataFromMiso_7_19 ;
wire DataFromMiso_7_18 ;
wire DataFromMiso_7_17 ;
wire DataFromMiso_7_0 ;
wire DataFromMiso_7 ;
wire DataFromMiso_7_16 ;
wire DataFromMiso_7_15 ;
wire DataFromMiso_7_14 ;
wire DataFromMiso_7_13 ;
wire DataFromMiso_7_12 ;
wire DataFromMiso_7_11 ;
wire DataFromMiso_7_10 ;
wire DataFromMiso_7_9 ;
wire DataFromMiso_7_8 ;
wire ClkDiv_s_738_FCO ;
wire ClkDiv_s_738_S ;
wire ClkDiv_s_738_Y ;
wire ClkDiv_lcry ;
wire Mosi_i_4_23_1_0_co1 ;
wire Mosi_i_4_23_1_wmux_0_S_0 ;
wire Mosi_i_4_23_1_wmux_0_Y_0 ;
wire N_93 ;
wire N_222 ;
wire Mosi_i_4_23_1_0_y0 ;
wire Mosi_i_4_23_1_0_co0 ;
wire Mosi_i_4_23_1_wmux_S_0 ;
wire N_246 ;
wire N_243 ;
wire Mosi_i_4_5_i_m2_1_0_co1 ;
wire Mosi_i_4_5_i_m2_1_wmux_0_S_4 ;
wire Mosi_i_4_5_i_m2_1_0_y0 ;
wire Mosi_i_4_5_i_m2_1_0_co0 ;
wire Mosi_i_4_5_i_m2_1_wmux_S_4 ;
wire Mosi_i_4_18_i_m2_2_wmux_3_FCO_5 ;
wire Mosi_i_4_18_i_m2_2_wmux_3_S_5 ;
wire N_106 ;
wire Mosi_i_4_18_i_m2_2_0_y1 ;
wire Mosi_i_4_18_i_m2_2_0_y3 ;
wire Mosi_i_4_18_i_m2_2_co1_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_2_S_5 ;
wire Mosi_i_4_18_i_m2_2_y0_0 ;
wire Mosi_i_4_18_i_m2_2_co0_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_1_S_5 ;
wire Mosi_i_4_18_i_m2_2_0_co1 ;
wire Mosi_i_4_18_i_m2_2_wmux_0_S_5 ;
wire Mosi_i_4_18_i_m2_2_0_y0 ;
wire Mosi_i_4_18_i_m2_2_0_co0 ;
wire Mosi_i_4_18_i_m2_2_wmux_S_5 ;
wire ANB0_m2_e_2 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire DataFromMiso_1_sqmuxa_0_a2_0_Z ;
wire Mosi_i_8_iv_1_0_Z ;
wire Mosi_i_4 ;
wire N_50_i ;
wire _decfrac23 ;
wire Mosi_i_4_23_2_0_1_Z ;
wire Mosi_i_4_23_2_1 ;
wire Mosi_i_4_21_i_m2_1_5 ;
wire CO1 ;
wire Sck_i_0_0_a2_1_0_Z ;
wire N_215 ;
wire N_210 ;
wire N_214 ;
wire N_198 ;
wire un6_ncslatchedlto8_2_Z ;
wire un6_ncslatchedlt8 ;
wire N_204 ;
wire N_246_2 ;
wire N_93_1 ;
wire XferComplete_i_0_sqmuxa ;
wire N_209 ;
wire N_553 ;
wire N_205 ;
wire N_1515 ;
wire N_1507 ;
wire N_1506 ;
  CFG1 un1_rst_set_RNO (
	.A(un1_rst_Z),
	.Y(un1_rst_i)
);
defparam un1_rst_set_RNO.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 Mosi_i_RNIPE8M (
	.A(un1_rst_1_set_2),
	.B(MosiD_crs),
	.C(un1_rst_3_rs_2),
	.Y(MosiD_c)
);
defparam Mosi_i_RNIPE8M.INIT=8'hEC;
// @39:106
  SLE Mosi_i (
	.Q(MosiD_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Mosi_i_8),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_2),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_2),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_2_rs_RNIR6MS (
	.A(un1_rst_set_3),
	.B(un1_rst_2_rs_3),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATArs[23]),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[23])
);
defparam un1_rst_2_rs_RNIR6MS.INIT=8'hF8;
// @39:106
  SLE \DataFromMiso_1[23]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATArs[23]),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_set (
	.Q(un1_rst_set_3),
	.ADn(GND),
	.ALn(un1_rst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(DataFromMiso_7_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_rs (
	.Q(un1_rst_2_rs_3),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(un1_rst_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s_Z[8]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[7]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[6]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[5]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[4]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[3]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[2]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[1]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[0]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE XferComplete_i (
	.Q(SpiMasterPorts_3_XferComplete),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(XferComplete_i_4_iv_i_Z),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(SUM_a0_2[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE nCsLatched (
	.Q(nCsLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un7_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE AmbaDataLatched (
	.Q(AmbaDataLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Sck_i (
	.Q(SpiMasterPorts_3_Sck),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Sck_i_0_0_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Pready (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Pready_1_sqmuxa_Z),
	.EN(Pready_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \nCs[0]  (
	.Q(nCsD_c),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(nCsce_2[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DacNum_i[1]  (
	.Q(DacNum_i_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_12),
	.EN(DacNum_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DacNum_i[0]  (
	.Q(DacNum_i_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_13),
	.EN(DacNum_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_21),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_22),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_23),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_24),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_25),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_26),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_27),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_28),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_29),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_30),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_31),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_32),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_33),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[11]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[11]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[10]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[10]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[9]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[9]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[8]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[7]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[6]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[5]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[4]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[3]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[2]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[1]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[0]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_18),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_19),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_20),
	.EN(un1_ambadatalatched_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[22]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[22]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[21]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[21]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[20]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[20]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[19]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[19]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[18]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[18]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[17]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[17]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[16]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[16]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[15]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[15]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[14]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[14]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[13]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[13]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[12]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[12]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoD_c),
	.EN(DataFromMiso_7_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  ARI1 ClkDiv_s_738 (
	.FCO(ClkDiv_s_738_FCO),
	.S(ClkDiv_s_738_S),
	.Y(ClkDiv_s_738_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_738.INIT=20'h4AA00;
// @39:106
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_2[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_738_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_2[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_2[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_2[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_2[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_2[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_2[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_s[8]  (
	.FCO(ClkDiv_s_FCO_2[8]),
	.S(ClkDiv_s_Z[8]),
	.Y(ClkDiv_s_Y_2[8]),
	.B(ClkDiv_Z[8]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_s[8] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y_2[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h48800;
// @39:154
  ARI1 Mosi_i_4_23_1_wmux_0 (
	.FCO(Mosi_i_4_23_1_0_co1),
	.S(Mosi_i_4_23_1_wmux_0_S_0),
	.Y(Mosi_i_4_23_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[3]),
	.C(N_93),
	.D(N_222),
	.A(Mosi_i_4_23_1_0_y0),
	.FCI(Mosi_i_4_23_1_0_co0)
);
defparam Mosi_i_4_23_1_wmux_0.INIT=20'h0F588;
// @39:154
  ARI1 Mosi_i_4_23_1_0_wmux (
	.FCO(Mosi_i_4_23_1_0_co0),
	.S(Mosi_i_4_23_1_wmux_S_0),
	.Y(Mosi_i_4_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_246),
	.D(N_243),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_4_23_1_0_wmux.INIT=20'h0FA44;
// @39:154
  ARI1 Mosi_i_4_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_4_5_i_m2_1_0_co1),
	.S(Mosi_i_4_5_i_m2_1_wmux_0_S_4),
	.Y(N_243),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_4_5_i_m2_1_0_y0),
	.FCI(Mosi_i_4_5_i_m2_1_0_co0)
);
defparam Mosi_i_4_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @39:154
  ARI1 Mosi_i_4_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_4_5_i_m2_1_0_co0),
	.S(Mosi_i_4_5_i_m2_1_wmux_S_4),
	.Y(Mosi_i_4_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_4_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_4_18_i_m2_2_wmux_3_FCO_5),
	.S(Mosi_i_4_18_i_m2_2_wmux_3_S_5),
	.Y(N_106),
	.B(Mosi_i_4_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_4_18_i_m2_2_0_y3),
	.FCI(Mosi_i_4_18_i_m2_2_co1_0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_4_18_i_m2_2_co1_0),
	.S(Mosi_i_4_18_i_m2_2_wmux_2_S_5),
	.Y(Mosi_i_4_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_4_18_i_m2_2_y0_0),
	.FCI(Mosi_i_4_18_i_m2_2_co0_0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_4_18_i_m2_2_co0_0),
	.S(Mosi_i_4_18_i_m2_2_wmux_1_S_5),
	.Y(Mosi_i_4_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_4_18_i_m2_2_0_co1)
);
defparam Mosi_i_4_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_4_18_i_m2_2_0_co1),
	.S(Mosi_i_4_18_i_m2_2_wmux_0_S_5),
	.Y(Mosi_i_4_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_4_18_i_m2_2_0_y0),
	.FCI(Mosi_i_4_18_i_m2_2_0_co0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_4_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_4_18_i_m2_2_0_co0),
	.S(Mosi_i_4_18_i_m2_2_wmux_S_5),
	.Y(Mosi_i_4_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_4_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM[2]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(ANB0_m2_e_2),
	.D(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_7[2])
);
defparam \SpiBitPos_7_1.SUM[2] .INIT=16'hC9CC;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM_a0[4]  (
	.A(SUM_a0_1[4]),
	.B(SpiMasterPorts_3_XferComplete),
	.C(ClkDiv_lcry),
	.D(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.Y(SUM_a0_2[4])
);
defparam \SpiBitPos_7_1.SUM_a0[4] .INIT=16'h0200;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM_a0_1[4]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[0]),
	.D(SpiBitPos_Z[3]),
	.Y(SUM_a0_1[4])
);
defparam \SpiBitPos_7_1.SUM_a0_1[4] .INIT=16'h0001;
// @39:142
  CFG4 Mosi_i_8_iv (
	.A(Mosi_i_8_iv_1_0_Z),
	.B(ClkDiv_lcry),
	.C(Mosi_i_4),
	.D(N_50_i),
	.Y(Mosi_i_8)
);
defparam Mosi_i_8_iv.INIT=16'h7455;
// @39:142
  CFG4 Mosi_i_8_iv_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(MosiD_c),
	.C(ClkDiv_lcry),
	.D(_decfrac23),
	.Y(Mosi_i_8_iv_1_0_Z)
);
defparam Mosi_i_8_iv_1_0.INIT=16'h5333;
// @39:154
  CFG3 Mosi_i_4_23_2_0 (
	.A(N_106),
	.B(SpiBitPos_Z[3]),
	.C(Mosi_i_4_23_2_0_1_Z),
	.Y(Mosi_i_4_23_2_1)
);
defparam Mosi_i_4_23_2_0.INIT=8'h2E;
// @39:154
  CFG4 Mosi_i_4_23_2_0_1 (
	.A(SpiBitPos_Z[1]),
	.B(Mosi_i_4_21_i_m2_1_5),
	.C(DataToMosi_i_Z[14]),
	.D(DataToMosi_i_Z[10]),
	.Y(Mosi_i_4_23_2_0_1_Z)
);
defparam Mosi_i_4_23_2_0_1.INIT=16'h193B;
  CFG3 Mosi_i_8_iv_RNO (
	.A(SpiBitPos_Z[0]),
	.B(Mosi_i_4_23_2_1),
	.C(Mosi_i_4_23_1_wmux_0_Y_0),
	.Y(Mosi_i_4)
);
defparam Mosi_i_8_iv_RNO.INIT=8'hD8;
// @39:154
  CFG4 Mosi_i_4_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_4_21_i_m2_1_5)
);
defparam Mosi_i_4_21_i_m2_1.INIT=16'hF0CA;
// @39:141
  CFG3 \SpiBitPos_7_1.ANB0_m2_e_2  (
	.A(SpiMasterPorts_3_XferComplete),
	.B(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.C(SpiBitPos_Z[0]),
	.Y(ANB0_m2_e_2)
);
defparam \SpiBitPos_7_1.ANB0_m2_e_2 .INIT=8'h40;
// @39:141
  CFG3 \SpiBitPos_7_1.SUM[1]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(ANB0_m2_e_2),
	.Y(SpiBitPos_7[1])
);
defparam \SpiBitPos_7_1.SUM[1] .INIT=8'hC6;
// @39:141
  CFG3 \SpiBitPos_7_1.CO1  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(ANB0_m2_e_2),
	.Y(CO1)
);
defparam \SpiBitPos_7_1.CO1 .INIT=8'hA8;
// @39:106
  CFG2 Sck_i_0_0_a2_1_0 (
	.A(SpiMasterPorts_3_Sck),
	.B(SpiBitPos_Z[4]),
	.Y(Sck_i_0_0_a2_1_0_Z)
);
defparam Sck_i_0_0_a2_1_0.INIT=4'h2;
// @39:142
  CFG2 DataFromMiso_1_sqmuxa_0_a2_0 (
	.A(SpiMasterPorts_3_Sck),
	.B(nCsLatched_Z),
	.Y(DataFromMiso_1_sqmuxa_0_a2_0_Z)
);
defparam DataFromMiso_1_sqmuxa_0_a2_0.INIT=4'h4;
// @39:106
  CFG2 un1_rst_1 (
	.A(DataToMosi_i_Z[23]),
	.B(GPIO_1_M2F),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @39:106
  CFG2 un1_rst_3 (
	.A(DataToMosi_i_Z[23]),
	.B(GPIO_1_M2F),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @39:141
  CFG2 DataFromMiso_7_4_1_a2_0 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.Y(N_215)
);
defparam DataFromMiso_7_4_1_a2_0.INIT=4'h8;
// @39:141
  CFG2 DataFromMiso_7_17_0_a2_0 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.Y(N_210)
);
defparam DataFromMiso_7_17_0_a2_0.INIT=4'h4;
// @39:154
  CFG2 _decfrac23_0_a2_0 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.Y(N_214)
);
defparam _decfrac23_0_a2_0.INIT=4'h2;
// @39:153
  CFG2 un16_ncslatchedlto4_i_o2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.Y(N_198)
);
defparam un16_ncslatchedlto4_i_o2.INIT=4'hE;
// @39:135
  CFG2 un7_ambadatalatched (
	.A(nCsLatched_Z),
	.B(AmbaDataLatched_Z),
	.Y(un7_ambadatalatched_2)
);
defparam un7_ambadatalatched.INIT=4'h4;
// @39:106
  CFG2 un1_rst_2 (
	.A(MisoD_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2.INIT=4'hB;
// @39:106
  CFG2 un1_rst (
	.A(MisoD_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_Z)
);
defparam un1_rst.INIT=4'h8;
// @39:154
  CFG3 Mosi_i_4_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_222)
);
defparam Mosi_i_4_9.INIT=8'hE2;
// @39:142
  CFG3 un6_ncslatchedlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_Z[4]),
	.Y(un6_ncslatchedlto8_2_Z)
);
defparam un6_ncslatchedlto8_2.INIT=8'h7F;
// @39:142
  CFG4 un6_ncslatchedlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un6_ncslatchedlt8)
);
defparam un6_ncslatchedlto3.INIT=16'h0111;
// @39:106
  CFG3 \nCsce[0]  (
	.A(DacNum_i_Z[0]),
	.B(un7_ambadatalatched_2),
	.C(DacNum_i_Z[1]),
	.Y(nCsce_2[0])
);
defparam \nCsce[0] .INIT=8'h04;
// @39:106
  CFG3 Sck_i_0_0_o2_0 (
	.A(ClkDiv_lcry),
	.B(nCsLatched_Z),
	.C(SpiMasterPorts_3_XferComplete),
	.Y(N_204)
);
defparam Sck_i_0_0_o2_0.INIT=8'hFB;
// @39:154
  CFG4 Mosi_i_4_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_246_2)
);
defparam Mosi_i_4_2_i_m2_2_0.INIT=16'hAC00;
// @39:154
  CFG4 Mosi_i_4_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[4]),
	.Y(N_93_1)
);
defparam Mosi_i_4_8_1_0.INIT=16'h0A0C;
// @39:142
  CFG4 Pready_1_sqmuxa (
	.A(SpiMasterPorts_3_XferComplete),
	.B(nCsLatched_Z),
	.C(XferComplete_i_0_sqmuxa),
	.D(ClkDiv_lcry),
	.Y(Pready_1_sqmuxa_Z)
);
defparam Pready_1_sqmuxa.INIT=16'hFFBF;
// @39:154
  CFG4 _decfrac23_0_a2 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.D(N_214),
	.Y(_decfrac23)
);
defparam _decfrac23_0_a2.INIT=16'h0200;
// @39:106
  CFG4 Sck_i_0_0_a2_1 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_198),
	.D(Sck_i_0_0_a2_1_0_Z),
	.Y(XferComplete_i_0_sqmuxa)
);
defparam Sck_i_0_0_a2_1.INIT=16'h0100;
// @39:141
  CFG4 DataFromMiso_7_18_0_a2_1 (
	.A(SpiBitPos_Z[4]),
	.B(SpiMasterPorts_3_XferComplete),
	.C(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.D(ClkDiv_lcry),
	.Y(N_209)
);
defparam DataFromMiso_7_18_0_a2_1.INIT=16'h0010;
// @39:141
  CFG4 DataFromMiso_7_1 (
	.A(ClkDiv_lcry),
	.B(_decfrac23),
	.C(SpiMasterPorts_3_XferComplete),
	.D(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.Y(DataFromMiso_7_1_Z)
);
defparam DataFromMiso_7_1.INIT=16'h0400;
// @39:141
  CFG4 DataFromMiso_7_12_0_a2_1 (
	.A(SpiBitPos_Z[4]),
	.B(SpiMasterPorts_3_XferComplete),
	.C(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.D(ClkDiv_lcry),
	.Y(N_553)
);
defparam DataFromMiso_7_12_0_a2_1.INIT=16'h0020;
// @39:153
  CFG4 un16_ncslatchedlto4_i_a2 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.D(N_198),
	.Y(N_205)
);
defparam un16_ncslatchedlto4_i_a2.INIT=16'h0001;
// @39:154
  CFG3 Mosi_i_4_2_i_m2 (
	.A(N_246_2),
	.B(DataToMosi_i_Z[15]),
	.C(SpiBitPos_Z[2]),
	.Y(N_246)
);
defparam Mosi_i_4_2_i_m2.INIT=8'hAE;
// @39:154
  CFG3 Mosi_i_4_8 (
	.A(N_93_1),
	.B(DataToMosi_i_Z[11]),
	.C(SpiBitPos_Z[2]),
	.Y(N_93)
);
defparam Mosi_i_4_8.INIT=8'hEA;
// @39:126
  CFG4 un1_ambadatalatched (
	.A(popfeedthru_unused),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.C(AmbaDataLatched_Z),
	.D(popfeedthru_unused_8),
	.Y(un1_ambadatalatched_2)
);
defparam un1_ambadatalatched.INIT=16'h0800;
// @39:142
  CFG4 un6_ncslatchedlto8 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(un6_ncslatchedlto8_2_Z),
	.D(un6_ncslatchedlt8),
	.Y(ClkDiv_lcry)
);
defparam un6_ncslatchedlto8.INIT=16'hFFF7;
// @39:106
  CFG3 XferComplete_i_4_iv_i (
	.A(SpiMasterPorts_3_XferComplete),
	.B(ClkDiv_lcry),
	.C(XferComplete_i_0_sqmuxa),
	.Y(XferComplete_i_4_iv_i_Z)
);
defparam XferComplete_i_4_iv_i.INIT=8'hBA;
// @39:141
  CFG4 DataFromMiso_7_8_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_215),
	.Y(DataFromMiso_7_8)
);
defparam DataFromMiso_7_8_0_a2.INIT=16'h2000;
// @39:142
  CFG4 SpiBitPos_1_sqmuxa (
	.A(ClkDiv_lcry),
	.B(N_205),
	.C(SpiMasterPorts_3_XferComplete),
	.D(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=16'h0100;
// @39:141
  CFG4 DataFromMiso_7_16_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_553),
	.D(N_210),
	.Y(DataFromMiso_7_16)
);
defparam DataFromMiso_7_16_0_a2.INIT=16'h2000;
// @39:141
  CFG4 DataFromMiso_7_0_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_553),
	.D(N_210),
	.Y(DataFromMiso_7_0)
);
defparam DataFromMiso_7_0_0_a2.INIT=16'h8000;
// @39:141
  CFG4 DataFromMiso_7_15_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_553),
	.D(N_198),
	.Y(DataFromMiso_7_15)
);
defparam DataFromMiso_7_15_0_a2.INIT=16'h0020;
// @39:141
  CFG4 DataFromMiso_7_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_553),
	.D(N_198),
	.Y(DataFromMiso_7)
);
defparam DataFromMiso_7_1_a2.INIT=16'h0080;
// @39:126
  CFG2 DacNum_i_0_sqmuxa (
	.A(un1_ambadatalatched_2),
	.B(GPIO_1_M2F),
	.Y(DacNum_i_0_sqmuxa_Z)
);
defparam DacNum_i_0_sqmuxa.INIT=4'h2;
// @39:141
  CFG4 DataFromMiso_7_6_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_215),
	.Y(DataFromMiso_7_6)
);
defparam DataFromMiso_7_6_0_a2.INIT=16'h4000;
// @39:141
  CFG4 DataFromMiso_7_4_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_215),
	.Y(DataFromMiso_7_4)
);
defparam DataFromMiso_7_4_1_a2.INIT=16'h1000;
// @39:141
  CFG4 DataFromMiso_7_3_2_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_214),
	.Y(DataFromMiso_7_3)
);
defparam DataFromMiso_7_3_2_a2.INIT=16'h1000;
// @39:141
  CFG4 DataFromMiso_7_17_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_210),
	.Y(DataFromMiso_7_17)
);
defparam DataFromMiso_7_17_0_a2.INIT=16'h1000;
// @39:141
  CFG4 DataFromMiso_7_11_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_553),
	.D(N_198),
	.Y(DataFromMiso_7_11)
);
defparam DataFromMiso_7_11_0_a2.INIT=16'h0010;
// @39:141
  CFG4 DataFromMiso_7_12_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_553),
	.D(N_210),
	.Y(DataFromMiso_7_12)
);
defparam DataFromMiso_7_12_0_a2.INIT=16'h1000;
// @39:141
  CFG4 DataFromMiso_7_13_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_553),
	.D(N_198),
	.Y(DataFromMiso_7_13)
);
defparam DataFromMiso_7_13_0_a2.INIT=16'h0040;
// @39:141
  CFG4 DataFromMiso_7_14_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_553),
	.D(N_210),
	.Y(DataFromMiso_7_14)
);
defparam DataFromMiso_7_14_0_a2.INIT=16'h4000;
// @39:141
  CFG4 DataFromMiso_7_18_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_198),
	.D(N_209),
	.Y(DataFromMiso_7_18)
);
defparam DataFromMiso_7_18_0_a2.INIT=16'h0200;
// @39:141
  CFG4 DataFromMiso_7_19_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_210),
	.Y(DataFromMiso_7_19)
);
defparam DataFromMiso_7_19_0_a2.INIT=16'h4000;
// @39:141
  CFG4 DataFromMiso_7_5_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_214),
	.Y(DataFromMiso_7_5)
);
defparam DataFromMiso_7_5_0_a2.INIT=16'h4000;
// @39:142
  CFG3 Mosi_i_8_iv_RNO_0 (
	.A(SpiMasterPorts_3_XferComplete),
	.B(SpiMasterPorts_3_Sck),
	.C(N_205),
	.Y(N_50_i)
);
defparam Mosi_i_8_iv_RNO_0.INIT=8'h04;
// @39:141
  CFG4 DataFromMiso_7_10_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_215),
	.Y(DataFromMiso_7_10)
);
defparam DataFromMiso_7_10_0_a2.INIT=16'h8000;
// @39:141
  CFG4 DataFromMiso_7_20_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_198),
	.D(N_209),
	.Y(DataFromMiso_7_20)
);
defparam DataFromMiso_7_20_0_a2.INIT=16'h0400;
// @39:141
  CFG4 DataFromMiso_7_21_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_210),
	.Y(DataFromMiso_7_21)
);
defparam DataFromMiso_7_21_0_a2.INIT=16'h2000;
// @39:141
  CFG4 DataFromMiso_7_7_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_214),
	.Y(DataFromMiso_7_7)
);
defparam DataFromMiso_7_7_0_a2.INIT=16'h2000;
// @39:141
  CFG2 \SpiBitPos_7_1.SUM[0]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[0]),
	.Y(SpiBitPos_7[0])
);
defparam \SpiBitPos_7_1.SUM[0] .INIT=4'h6;
// @39:141
  CFG4 DataFromMiso_7_22_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_198),
	.D(N_209),
	.Y(DataFromMiso_7_22)
);
defparam DataFromMiso_7_22_0_a2.INIT=16'h0800;
// @39:141
  CFG4 DataFromMiso_7_2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_210),
	.Y(DataFromMiso_7_2)
);
defparam DataFromMiso_7_2_0_a2.INIT=16'h8000;
// @39:141
  CFG4 DataFromMiso_7_9_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_214),
	.Y(DataFromMiso_7_9)
);
defparam DataFromMiso_7_9_0_a2.INIT=16'h8000;
// @39:106
  CFG2 Pready_1_sqmuxa_1_i (
	.A(un1_ambadatalatched_2),
	.B(Pready_1_sqmuxa_Z),
	.Y(Pready_1_sqmuxa_1_i_Z)
);
defparam Pready_1_sqmuxa_1_i.INIT=4'hB;
// @39:106
  CFG4 Sck_i_0_0 (
	.A(XferComplete_i_0_sqmuxa),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(SpiMasterPorts_3_Sck),
	.D(N_204),
	.Y(Sck_i_0_0_2)
);
defparam Sck_i_0_0.INIT=16'hFEEE;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM[3]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[3]),
	.C(CO1),
	.D(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_7[3])
);
defparam \SpiBitPos_7_1.SUM[3] .INIT=16'hC93C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_2 */

module work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_3 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA,
  popfeedthru_unused_8,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx,
  popfeedthru_unused,
  GPIO_1_M2F,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused_33,
  popfeedthru_unused_32,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  nCsC_c,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY,
  SpiMasterPorts_2_Sck,
  SpiMasterPorts_2_XferComplete,
  GPIO_1_M2F_arst_i,
  MisoC_c,
  Ux2FPGA_sb_0_FIC_0_CLK,
  MosiC_c
)
;
output [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA ;
input popfeedthru_unused_8 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx ;
input popfeedthru_unused ;
input GPIO_1_M2F ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_32 ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_12 ;
output nCsC_c ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY ;
output SpiMasterPorts_2_Sck ;
output SpiMasterPorts_2_XferComplete ;
input GPIO_1_M2F_arst_i ;
input MisoC_c ;
input Ux2FPGA_sb_0_FIC_0_CLK ;
output MosiC_c ;
wire popfeedthru_unused_8 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx ;
wire popfeedthru_unused ;
wire GPIO_1_M2F ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_32 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire nCsC_c ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY ;
wire SpiMasterPorts_2_Sck ;
wire SpiMasterPorts_2_XferComplete ;
wire GPIO_1_M2F_arst_i ;
wire MisoC_c ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire MosiC_c ;
wire [23:23] Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATArs;
wire [8:0] ClkDiv_Z;
wire [8:8] ClkDiv_s_Z;
wire [7:0] ClkDiv_s;
wire [4:0] SpiBitPos_Z;
wire [4:4] SUM_a0_1;
wire [3:0] SpiBitPos_7;
wire [23:0] DataToMosi_i_Z;
wire [0:0] nCsce_3;
wire [1:0] DacNum_i_Z;
wire [7:0] ClkDiv_cry_Z;
wire [7:0] ClkDiv_cry_Y_1;
wire [8:8] ClkDiv_s_FCO_1;
wire [8:8] ClkDiv_s_Y_1;
wire [4:4] SUM_a0_0;
wire [4:4] SUM_a0_3;
wire un1_rst_Z ;
wire un1_rst_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_3 ;
wire MosiC_crs ;
wire un1_rst_3_rs_3 ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_8 ;
wire nCsLatched_Z ;
wire GND ;
wire un1_rst_set_4 ;
wire un1_rst_2_rs_4 ;
wire un1_rst_2_i ;
wire DataFromMiso_7_1_Z ;
wire XferComplete_i_4_iv_i_Z ;
wire un7_ambadatalatched_3 ;
wire AmbaDataLatched_Z ;
wire un1_ambadatalatched_3 ;
wire Sck_i_0_0_3 ;
wire Pready_1_sqmuxa_Z ;
wire Pready_1_sqmuxa_1_i_Z ;
wire DacNum_i_0_sqmuxa_Z ;
wire DataFromMiso_7_7 ;
wire DataFromMiso_7_6 ;
wire DataFromMiso_7_5 ;
wire DataFromMiso_7_4 ;
wire DataFromMiso_7_3 ;
wire DataFromMiso_7_2 ;
wire DataFromMiso_7_22 ;
wire DataFromMiso_7_21 ;
wire DataFromMiso_7_20 ;
wire DataFromMiso_7_19 ;
wire DataFromMiso_7_18 ;
wire DataFromMiso_7_17 ;
wire DataFromMiso_7_0 ;
wire DataFromMiso_7 ;
wire DataFromMiso_7_16 ;
wire DataFromMiso_7_15 ;
wire DataFromMiso_7_14 ;
wire DataFromMiso_7_13 ;
wire DataFromMiso_7_12 ;
wire DataFromMiso_7_11 ;
wire DataFromMiso_7_10 ;
wire DataFromMiso_7_9 ;
wire DataFromMiso_7_8 ;
wire ClkDiv_s_737_FCO ;
wire ClkDiv_s_737_S ;
wire ClkDiv_s_737_Y ;
wire ClkDiv_lcry ;
wire Mosi_i_4_23_1_0_co1 ;
wire Mosi_i_4_23_1_wmux_0_S_1 ;
wire Mosi_i_4_23_1_wmux_0_Y_1 ;
wire N_93 ;
wire N_222 ;
wire Mosi_i_4_23_1_0_y0 ;
wire Mosi_i_4_23_1_0_co0 ;
wire Mosi_i_4_23_1_wmux_S_1 ;
wire N_246 ;
wire N_243 ;
wire Mosi_i_4_5_i_m2_1_0_co1 ;
wire Mosi_i_4_5_i_m2_1_wmux_0_S_0 ;
wire Mosi_i_4_5_i_m2_1_0_y0 ;
wire Mosi_i_4_5_i_m2_1_0_co0 ;
wire Mosi_i_4_5_i_m2_1_wmux_S_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_3_FCO_4 ;
wire Mosi_i_4_18_i_m2_2_wmux_3_S_4 ;
wire N_106 ;
wire Mosi_i_4_18_i_m2_2_0_y1 ;
wire Mosi_i_4_18_i_m2_2_0_y3 ;
wire Mosi_i_4_18_i_m2_2_co1_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_2_S_4 ;
wire Mosi_i_4_18_i_m2_2_y0_0 ;
wire Mosi_i_4_18_i_m2_2_co0_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_1_S_4 ;
wire Mosi_i_4_18_i_m2_2_0_co1 ;
wire Mosi_i_4_18_i_m2_2_wmux_0_S_4 ;
wire Mosi_i_4_18_i_m2_2_0_y0 ;
wire Mosi_i_4_18_i_m2_2_0_co0 ;
wire Mosi_i_4_18_i_m2_2_wmux_S_4 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire Mosi_i_4 ;
wire Mosi_i_8_iv_1_0_Z ;
wire N_50_i ;
wire _decfrac23 ;
wire Mosi_i_4_23_2_0_1_Z ;
wire Mosi_i_4_23_2_2 ;
wire Mosi_i_4_21_i_m2_1_Z ;
wire CO1 ;
wire N_214 ;
wire un6_ncslatchedlto8_2_Z ;
wire un6_ncslatchedlt8 ;
wire SpiBitPos_1_sqmuxa_3 ;
wire N_204 ;
wire XferComplete_i_0_sqmuxa_i_2 ;
wire N_246_2 ;
wire N_93_1 ;
wire XferComplete_i_0_sqmuxa ;
wire N_211 ;
wire SpiBitPos_1_sqmuxa_0_Z ;
wire N_217 ;
wire N_218 ;
wire N_220 ;
wire N_221 ;
wire N_1511 ;
wire N_1499 ;
wire N_1498 ;
  CFG1 un1_rst_set_RNO (
	.A(un1_rst_Z),
	.Y(un1_rst_i)
);
defparam un1_rst_set_RNO.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 Mosi_i_RNIMC9J (
	.A(un1_rst_1_set_3),
	.B(MosiC_crs),
	.C(un1_rst_3_rs_3),
	.Y(MosiC_c)
);
defparam Mosi_i_RNIMC9J.INIT=8'hEC;
// @39:106
  SLE Mosi_i (
	.Q(MosiC_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Mosi_i_8),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_3),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_3),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_2_rs_RNIOQPV (
	.A(un1_rst_set_4),
	.B(un1_rst_2_rs_4),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATArs[23]),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[23])
);
defparam un1_rst_2_rs_RNIOQPV.INIT=8'hF8;
// @39:106
  SLE \DataFromMiso_1[23]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATArs[23]),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_set (
	.Q(un1_rst_set_4),
	.ADn(GND),
	.ALn(un1_rst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(DataFromMiso_7_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_rs (
	.Q(un1_rst_2_rs_4),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(un1_rst_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s_Z[8]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[7]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[6]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[5]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[4]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[3]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[2]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[1]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[0]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE XferComplete_i (
	.Q(SpiMasterPorts_2_XferComplete),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(XferComplete_i_4_iv_i_Z),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(SUM_a0_1[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE nCsLatched (
	.Q(nCsLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un7_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE AmbaDataLatched (
	.Q(AmbaDataLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Sck_i (
	.Q(SpiMasterPorts_2_Sck),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Sck_i_0_0_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Pready (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Pready_1_sqmuxa_Z),
	.EN(Pready_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \nCs[0]  (
	.Q(nCsC_c),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(nCsce_3[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DacNum_i[1]  (
	.Q(DacNum_i_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_12),
	.EN(DacNum_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DacNum_i[0]  (
	.Q(DacNum_i_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_13),
	.EN(DacNum_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_21),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_22),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_23),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_24),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_25),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_26),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_27),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_28),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_29),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_30),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_31),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_32),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_33),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[11]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[11]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[10]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[10]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[9]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[9]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[8]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[7]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[6]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[5]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[4]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[3]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[2]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[1]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[0]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_18),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_19),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_20),
	.EN(un1_ambadatalatched_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[22]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[22]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[21]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[21]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[20]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[20]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[19]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[19]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[18]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[18]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[17]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[17]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[16]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[16]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[15]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[15]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[14]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[14]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[13]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[13]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[12]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[12]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoC_c),
	.EN(DataFromMiso_7_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  ARI1 ClkDiv_s_737 (
	.FCO(ClkDiv_s_737_FCO),
	.S(ClkDiv_s_737_S),
	.Y(ClkDiv_s_737_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_737.INIT=20'h4AA00;
// @39:106
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_1[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_737_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_1[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_1[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_1[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_1[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_1[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_1[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_s[8]  (
	.FCO(ClkDiv_s_FCO_1[8]),
	.S(ClkDiv_s_Z[8]),
	.Y(ClkDiv_s_Y_1[8]),
	.B(ClkDiv_Z[8]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_s[8] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y_1[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h48800;
// @39:154
  ARI1 Mosi_i_4_23_1_wmux_0 (
	.FCO(Mosi_i_4_23_1_0_co1),
	.S(Mosi_i_4_23_1_wmux_0_S_1),
	.Y(Mosi_i_4_23_1_wmux_0_Y_1),
	.B(SpiBitPos_Z[3]),
	.C(N_93),
	.D(N_222),
	.A(Mosi_i_4_23_1_0_y0),
	.FCI(Mosi_i_4_23_1_0_co0)
);
defparam Mosi_i_4_23_1_wmux_0.INIT=20'h0F588;
// @39:154
  ARI1 Mosi_i_4_23_1_0_wmux (
	.FCO(Mosi_i_4_23_1_0_co0),
	.S(Mosi_i_4_23_1_wmux_S_1),
	.Y(Mosi_i_4_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_246),
	.D(N_243),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_4_23_1_0_wmux.INIT=20'h0FA44;
// @39:154
  ARI1 Mosi_i_4_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_4_5_i_m2_1_0_co1),
	.S(Mosi_i_4_5_i_m2_1_wmux_0_S_0),
	.Y(N_243),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_4_5_i_m2_1_0_y0),
	.FCI(Mosi_i_4_5_i_m2_1_0_co0)
);
defparam Mosi_i_4_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @39:154
  ARI1 Mosi_i_4_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_4_5_i_m2_1_0_co0),
	.S(Mosi_i_4_5_i_m2_1_wmux_S_0),
	.Y(Mosi_i_4_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_4_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_4_18_i_m2_2_wmux_3_FCO_4),
	.S(Mosi_i_4_18_i_m2_2_wmux_3_S_4),
	.Y(N_106),
	.B(Mosi_i_4_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_4_18_i_m2_2_0_y3),
	.FCI(Mosi_i_4_18_i_m2_2_co1_0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_4_18_i_m2_2_co1_0),
	.S(Mosi_i_4_18_i_m2_2_wmux_2_S_4),
	.Y(Mosi_i_4_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_4_18_i_m2_2_y0_0),
	.FCI(Mosi_i_4_18_i_m2_2_co0_0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_4_18_i_m2_2_co0_0),
	.S(Mosi_i_4_18_i_m2_2_wmux_1_S_4),
	.Y(Mosi_i_4_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_4_18_i_m2_2_0_co1)
);
defparam Mosi_i_4_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_4_18_i_m2_2_0_co1),
	.S(Mosi_i_4_18_i_m2_2_wmux_0_S_4),
	.Y(Mosi_i_4_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_4_18_i_m2_2_0_y0),
	.FCI(Mosi_i_4_18_i_m2_2_0_co0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_4_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_4_18_i_m2_2_0_co0),
	.S(Mosi_i_4_18_i_m2_2_wmux_S_4),
	.Y(Mosi_i_4_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_4_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM[2]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_7[2])
);
defparam \SpiBitPos_7_1.SUM[2] .INIT=16'hE1F0;
// @39:142
  CFG4 Mosi_i_8_iv (
	.A(Mosi_i_4),
	.B(Mosi_i_8_iv_1_0_Z),
	.C(ClkDiv_lcry),
	.D(N_50_i),
	.Y(Mosi_i_8)
);
defparam Mosi_i_8_iv.INIT=16'h3A33;
// @39:142
  CFG4 Mosi_i_8_iv_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(MosiC_c),
	.C(ClkDiv_lcry),
	.D(_decfrac23),
	.Y(Mosi_i_8_iv_1_0_Z)
);
defparam Mosi_i_8_iv_1_0.INIT=16'h5333;
// @39:154
  CFG3 Mosi_i_4_23_2_0 (
	.A(N_106),
	.B(SpiBitPos_Z[3]),
	.C(Mosi_i_4_23_2_0_1_Z),
	.Y(Mosi_i_4_23_2_2)
);
defparam Mosi_i_4_23_2_0.INIT=8'h2E;
// @39:154
  CFG4 Mosi_i_4_23_2_0_1 (
	.A(SpiBitPos_Z[1]),
	.B(Mosi_i_4_21_i_m2_1_Z),
	.C(DataToMosi_i_Z[14]),
	.D(DataToMosi_i_Z[10]),
	.Y(Mosi_i_4_23_2_0_1_Z)
);
defparam Mosi_i_4_23_2_0_1.INIT=16'h193B;
  CFG3 Mosi_i_8_iv_RNO (
	.A(SpiBitPos_Z[0]),
	.B(Mosi_i_4_23_2_2),
	.C(Mosi_i_4_23_1_wmux_0_Y_1),
	.Y(Mosi_i_4)
);
defparam Mosi_i_8_iv_RNO.INIT=8'hD8;
// @39:154
  CFG4 Mosi_i_4_21_i_m2_1 (
	.A(DataToMosi_i_Z[12]),
	.B(DataToMosi_i_Z[8]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_4_21_i_m2_1_Z)
);
defparam Mosi_i_4_21_i_m2_1.INIT=16'hF0AC;
// @39:141
  CFG3 \SpiBitPos_7_1.SUM[1]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_7[1])
);
defparam \SpiBitPos_7_1.SUM[1] .INIT=8'h9C;
// @39:141
  CFG3 \SpiBitPos_7_1.CO1  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.Y(CO1)
);
defparam \SpiBitPos_7_1.CO1 .INIT=8'hE0;
// @39:141
  CFG2 \SpiBitPos_7_1.SUM_a0_0[4]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[3]),
	.Y(SUM_a0_0[4])
);
defparam \SpiBitPos_7_1.SUM_a0_0[4] .INIT=4'h1;
// @39:135
  CFG2 un7_ambadatalatched (
	.A(nCsLatched_Z),
	.B(AmbaDataLatched_Z),
	.Y(un7_ambadatalatched_3)
);
defparam un7_ambadatalatched.INIT=4'h4;
// @39:106
  CFG2 un1_rst_3 (
	.A(DataToMosi_i_Z[23]),
	.B(GPIO_1_M2F),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @39:106
  CFG2 un1_rst_1 (
	.A(DataToMosi_i_Z[23]),
	.B(GPIO_1_M2F),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @39:106
  CFG2 un1_rst_2 (
	.A(MisoC_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2.INIT=4'hB;
// @39:154
  CFG2 _decfrac23_0_a2_0 (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[3]),
	.Y(N_214)
);
defparam _decfrac23_0_a2_0.INIT=4'h4;
// @39:106
  CFG2 un1_rst (
	.A(MisoC_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_Z)
);
defparam un1_rst.INIT=4'h8;
// @39:154
  CFG3 Mosi_i_4_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_222)
);
defparam Mosi_i_4_9.INIT=8'hE2;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM_a0_3[4]  (
	.A(SpiMasterPorts_2_Sck),
	.B(nCsLatched_Z),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[2]),
	.Y(SUM_a0_3[4])
);
defparam \SpiBitPos_7_1.SUM_a0_3[4] .INIT=16'h0004;
// @39:142
  CFG3 un6_ncslatchedlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_Z[4]),
	.Y(un6_ncslatchedlto8_2_Z)
);
defparam un6_ncslatchedlto8_2.INIT=8'h7F;
// @39:142
  CFG4 un6_ncslatchedlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un6_ncslatchedlt8)
);
defparam un6_ncslatchedlto3.INIT=16'h0111;
// @39:106
  CFG3 \nCsce[0]  (
	.A(DacNum_i_Z[0]),
	.B(un7_ambadatalatched_3),
	.C(DacNum_i_Z[1]),
	.Y(nCsce_3[0])
);
defparam \nCsce[0] .INIT=8'h04;
// @39:142
  CFG4 DataFromMiso_1_sqmuxa_0_a2 (
	.A(SpiMasterPorts_2_Sck),
	.B(ClkDiv_lcry),
	.C(nCsLatched_Z),
	.D(SpiMasterPorts_2_XferComplete),
	.Y(SpiBitPos_1_sqmuxa_3)
);
defparam DataFromMiso_1_sqmuxa_0_a2.INIT=16'h0010;
// @39:106
  CFG3 Sck_i_0_0_o2_0 (
	.A(ClkDiv_lcry),
	.B(nCsLatched_Z),
	.C(SpiMasterPorts_2_XferComplete),
	.Y(N_204)
);
defparam Sck_i_0_0_o2_0.INIT=8'hFB;
// @39:106
  CFG4 Sck_i_0_0_a2_1_2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[0]),
	.Y(XferComplete_i_0_sqmuxa_i_2)
);
defparam Sck_i_0_0_a2_1_2.INIT=16'h0001;
// @39:154
  CFG4 Mosi_i_4_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_246_2)
);
defparam Mosi_i_4_2_i_m2_2_0.INIT=16'hAC00;
// @39:154
  CFG4 Mosi_i_4_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[4]),
	.Y(N_93_1)
);
defparam Mosi_i_4_8_1_0.INIT=16'h0A0C;
// @39:142
  CFG4 Pready_1_sqmuxa (
	.A(SpiMasterPorts_2_XferComplete),
	.B(nCsLatched_Z),
	.C(XferComplete_i_0_sqmuxa),
	.D(ClkDiv_lcry),
	.Y(Pready_1_sqmuxa_Z)
);
defparam Pready_1_sqmuxa.INIT=16'hFFBF;
// @39:106
  CFG3 Sck_i_0_0_a2_1 (
	.A(XferComplete_i_0_sqmuxa_i_2),
	.B(SpiMasterPorts_2_Sck),
	.C(SpiBitPos_Z[4]),
	.Y(XferComplete_i_0_sqmuxa)
);
defparam Sck_i_0_0_a2_1.INIT=8'h08;
// @39:154
  CFG4 _decfrac23_0_a2 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[1]),
	.D(N_214),
	.Y(_decfrac23)
);
defparam _decfrac23_0_a2.INIT=16'h0200;
// @39:141
  CFG3 DataFromMiso_7_20_0_a2_1 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_1_sqmuxa_3),
	.C(SpiBitPos_Z[4]),
	.Y(N_211)
);
defparam DataFromMiso_7_20_0_a2_1.INIT=8'h08;
// @39:141
  CFG2 DataFromMiso_7_1 (
	.A(SpiBitPos_1_sqmuxa_3),
	.B(_decfrac23),
	.Y(DataFromMiso_7_1_Z)
);
defparam DataFromMiso_7_1.INIT=4'h8;
// @39:106
  CFG3 XferComplete_i_4_iv_i (
	.A(SpiMasterPorts_2_XferComplete),
	.B(ClkDiv_lcry),
	.C(XferComplete_i_0_sqmuxa),
	.Y(XferComplete_i_4_iv_i_Z)
);
defparam XferComplete_i_4_iv_i.INIT=8'hBA;
// @39:154
  CFG3 Mosi_i_4_2_i_m2 (
	.A(N_246_2),
	.B(DataToMosi_i_Z[15]),
	.C(SpiBitPos_Z[2]),
	.Y(N_246)
);
defparam Mosi_i_4_2_i_m2.INIT=8'hAE;
// @39:154
  CFG3 Mosi_i_4_8 (
	.A(N_93_1),
	.B(DataToMosi_i_Z[11]),
	.C(SpiBitPos_Z[2]),
	.Y(N_93)
);
defparam Mosi_i_4_8.INIT=8'hEA;
// @39:142
  CFG4 SpiBitPos_1_sqmuxa_0 (
	.A(nCsLatched_Z),
	.B(SpiMasterPorts_2_Sck),
	.C(SpiBitPos_Z[4]),
	.D(XferComplete_i_0_sqmuxa_i_2),
	.Y(SpiBitPos_1_sqmuxa_0_Z)
);
defparam SpiBitPos_1_sqmuxa_0.INIT=16'h2022;
// @39:126
  CFG4 un1_ambadatalatched (
	.A(popfeedthru_unused),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.C(AmbaDataLatched_Z),
	.D(popfeedthru_unused_8),
	.Y(un1_ambadatalatched_3)
);
defparam un1_ambadatalatched.INIT=16'h0800;
// @39:142
  CFG4 un6_ncslatchedlto8 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(un6_ncslatchedlto8_2_Z),
	.D(un6_ncslatchedlt8),
	.Y(ClkDiv_lcry)
);
defparam un6_ncslatchedlto8.INIT=16'hFFF7;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM_a0[4]  (
	.A(SUM_a0_3[4]),
	.B(ClkDiv_lcry),
	.C(SpiMasterPorts_2_XferComplete),
	.D(SUM_a0_0[4]),
	.Y(SUM_a0_1[4])
);
defparam \SpiBitPos_7_1.SUM_a0[4] .INIT=16'h0200;
// @39:141
  CFG4 DataFromMiso_7_20_0_a2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.C(SpiBitPos_Z[1]),
	.D(N_211),
	.Y(DataFromMiso_7_20)
);
defparam DataFromMiso_7_20_0_a2.INIT=16'h0100;
// @39:141
  CFG4 DataFromMiso_7_18_0_a2_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_1_sqmuxa_3),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_217)
);
defparam DataFromMiso_7_18_0_a2_0.INIT=16'h0008;
// @39:141
  CFG4 DataFromMiso_7_12_0_a2_0 (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_1_sqmuxa_3),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[3]),
	.Y(N_218)
);
defparam DataFromMiso_7_12_0_a2_0.INIT=16'h0080;
// @39:141
  CFG4 DataFromMiso_7_11_0_a2_0 (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_1_sqmuxa_3),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[3]),
	.Y(N_220)
);
defparam DataFromMiso_7_11_0_a2_0.INIT=16'h0040;
// @39:141
  CFG4 DataFromMiso_7_17_0_a2_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_1_sqmuxa_3),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_221)
);
defparam DataFromMiso_7_17_0_a2_1.INIT=16'h0004;
// @39:142
  CFG3 SpiBitPos_1_sqmuxa (
	.A(SpiMasterPorts_2_XferComplete),
	.B(ClkDiv_lcry),
	.C(SpiBitPos_1_sqmuxa_0_Z),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=8'h10;
// @39:141
  CFG3 DataFromMiso_7_15_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_220),
	.Y(DataFromMiso_7_15)
);
defparam DataFromMiso_7_15_0_a2.INIT=8'h20;
// @39:141
  CFG3 DataFromMiso_7_16_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_218),
	.Y(DataFromMiso_7_16)
);
defparam DataFromMiso_7_16_0_a2.INIT=8'h20;
// @39:141
  CFG3 DataFromMiso_7_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_220),
	.Y(DataFromMiso_7)
);
defparam DataFromMiso_7_1_a2.INIT=8'h80;
// @39:141
  CFG3 DataFromMiso_7_0_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_218),
	.Y(DataFromMiso_7_0)
);
defparam DataFromMiso_7_0_0_a2.INIT=8'h80;
// @39:126
  CFG2 DacNum_i_0_sqmuxa (
	.A(un1_ambadatalatched_3),
	.B(GPIO_1_M2F),
	.Y(DacNum_i_0_sqmuxa_Z)
);
defparam DacNum_i_0_sqmuxa.INIT=4'h2;
// @39:141
  CFG3 DataFromMiso_7_17_0_a2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.C(N_221),
	.Y(DataFromMiso_7_17)
);
defparam DataFromMiso_7_17_0_a2.INIT=8'h40;
// @39:141
  CFG2 DataFromMiso_7_3_2_a2 (
	.A(N_221),
	.B(N_214),
	.Y(DataFromMiso_7_3)
);
defparam DataFromMiso_7_3_2_a2.INIT=4'h8;
// @39:141
  CFG3 DataFromMiso_7_4_1_a2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.C(N_221),
	.Y(DataFromMiso_7_4)
);
defparam DataFromMiso_7_4_1_a2.INIT=8'h80;
// @39:141
  CFG3 DataFromMiso_7_6_0_a2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.C(N_217),
	.Y(DataFromMiso_7_6)
);
defparam DataFromMiso_7_6_0_a2.INIT=8'h80;
// @39:141
  CFG3 DataFromMiso_7_7_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(N_214),
	.C(N_211),
	.Y(DataFromMiso_7_7)
);
defparam DataFromMiso_7_7_0_a2.INIT=8'h40;
// @39:141
  CFG4 DataFromMiso_7_8_0_a2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.C(SpiBitPos_Z[1]),
	.D(N_211),
	.Y(DataFromMiso_7_8)
);
defparam DataFromMiso_7_8_0_a2.INIT=16'h0800;
// @39:141
  CFG4 DataFromMiso_7_10_0_a2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.C(SpiBitPos_Z[1]),
	.D(N_211),
	.Y(DataFromMiso_7_10)
);
defparam DataFromMiso_7_10_0_a2.INIT=16'h8000;
// @39:141
  CFG3 DataFromMiso_7_18_0_a2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.C(N_217),
	.Y(DataFromMiso_7_18)
);
defparam DataFromMiso_7_18_0_a2.INIT=8'h10;
// @39:141
  CFG3 DataFromMiso_7_19_0_a2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.C(N_217),
	.Y(DataFromMiso_7_19)
);
defparam DataFromMiso_7_19_0_a2.INIT=8'h40;
// @39:141
  CFG4 DataFromMiso_7_21_0_a2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.C(SpiBitPos_Z[1]),
	.D(N_211),
	.Y(DataFromMiso_7_21)
);
defparam DataFromMiso_7_21_0_a2.INIT=16'h0400;
// @39:141
  CFG4 DataFromMiso_7_22_0_a2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.C(SpiBitPos_Z[1]),
	.D(N_211),
	.Y(DataFromMiso_7_22)
);
defparam DataFromMiso_7_22_0_a2.INIT=16'h1000;
// @39:141
  CFG4 DataFromMiso_7_2_0_a2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.C(SpiBitPos_Z[1]),
	.D(N_211),
	.Y(DataFromMiso_7_2)
);
defparam DataFromMiso_7_2_0_a2.INIT=16'h4000;
// @39:141
  CFG2 DataFromMiso_7_5_0_a2 (
	.A(N_217),
	.B(N_214),
	.Y(DataFromMiso_7_5)
);
defparam DataFromMiso_7_5_0_a2.INIT=4'h8;
// @39:141
  CFG3 DataFromMiso_7_9_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(N_214),
	.C(N_211),
	.Y(DataFromMiso_7_9)
);
defparam DataFromMiso_7_9_0_a2.INIT=8'h80;
// @39:141
  CFG3 DataFromMiso_7_11_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_220),
	.Y(DataFromMiso_7_11)
);
defparam DataFromMiso_7_11_0_a2.INIT=8'h10;
// @39:141
  CFG3 DataFromMiso_7_12_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_218),
	.Y(DataFromMiso_7_12)
);
defparam DataFromMiso_7_12_0_a2.INIT=8'h10;
// @39:141
  CFG3 DataFromMiso_7_13_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_220),
	.Y(DataFromMiso_7_13)
);
defparam DataFromMiso_7_13_0_a2.INIT=8'h40;
// @39:141
  CFG3 DataFromMiso_7_14_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_218),
	.Y(DataFromMiso_7_14)
);
defparam DataFromMiso_7_14_0_a2.INIT=8'h40;
// @39:142
  CFG4 Mosi_i_8_iv_RNO_0 (
	.A(SpiMasterPorts_2_Sck),
	.B(SpiMasterPorts_2_XferComplete),
	.C(XferComplete_i_0_sqmuxa_i_2),
	.D(SpiBitPos_Z[4]),
	.Y(N_50_i)
);
defparam Mosi_i_8_iv_RNO_0.INIT=16'h2202;
// @39:141
  CFG2 \SpiBitPos_7_1.SUM[0]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[0]),
	.Y(SpiBitPos_7[0])
);
defparam \SpiBitPos_7_1.SUM[0] .INIT=4'h6;
// @39:106
  CFG2 Pready_1_sqmuxa_1_i (
	.A(un1_ambadatalatched_3),
	.B(Pready_1_sqmuxa_Z),
	.Y(Pready_1_sqmuxa_1_i_Z)
);
defparam Pready_1_sqmuxa_1_i.INIT=4'hB;
// @39:106
  CFG4 Sck_i_0_0 (
	.A(XferComplete_i_0_sqmuxa),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(SpiMasterPorts_2_Sck),
	.D(N_204),
	.Y(Sck_i_0_0_3)
);
defparam Sck_i_0_0.INIT=16'hFEEE;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM[3]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[3]),
	.C(CO1),
	.D(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_7[3])
);
defparam \SpiBitPos_7_1.SUM[3] .INIT=16'hC93C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_3 */

module work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_4 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA,
  popfeedthru_unused_8,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx,
  popfeedthru_unused,
  GPIO_1_M2F,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused_33,
  popfeedthru_unused_32,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  nCsB_c,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY,
  SpiMasterPorts_1_Sck,
  SpiMasterPorts_1_XferComplete,
  GPIO_1_M2F_arst_i,
  MisoB_c,
  Ux2FPGA_sb_0_FIC_0_CLK,
  MosiB_c
)
;
output [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA ;
input popfeedthru_unused_8 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx ;
input popfeedthru_unused ;
input GPIO_1_M2F ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_32 ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_12 ;
output nCsB_c ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY ;
output SpiMasterPorts_1_Sck ;
output SpiMasterPorts_1_XferComplete ;
input GPIO_1_M2F_arst_i ;
input MisoB_c ;
input Ux2FPGA_sb_0_FIC_0_CLK ;
output MosiB_c ;
wire popfeedthru_unused_8 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx ;
wire popfeedthru_unused ;
wire GPIO_1_M2F ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_32 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire nCsB_c ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY ;
wire SpiMasterPorts_1_Sck ;
wire SpiMasterPorts_1_XferComplete ;
wire GPIO_1_M2F_arst_i ;
wire MisoB_c ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire MosiB_c ;
wire [23:23] Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATArs;
wire [8:0] ClkDiv_Z;
wire [8:8] ClkDiv_s_Z;
wire [7:0] ClkDiv_s;
wire [4:0] SpiBitPos_Z;
wire [4:4] SUM_a0_4;
wire [3:0] SpiBitPos_7;
wire [23:0] DataToMosi_i_Z;
wire [0:0] nCsce_4;
wire [1:0] DacNum_i_Z;
wire [7:0] ClkDiv_cry_Z;
wire [7:0] ClkDiv_cry_Y_0;
wire [8:8] ClkDiv_s_FCO_0;
wire [8:8] ClkDiv_s_Y_0;
wire [4:4] SUM_a0_1;
wire [3:3] SUM_0;
wire un1_rst_Z ;
wire un1_rst_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_4 ;
wire MosiB_crs ;
wire un1_rst_3_rs_4 ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_8 ;
wire nCsLatched_Z ;
wire GND ;
wire un1_rst_set_5 ;
wire un1_rst_2_rs_5 ;
wire un1_rst_2_i ;
wire DataFromMiso_7_1_Z ;
wire XferComplete_i_4_iv_i_Z ;
wire un7_ambadatalatched_4 ;
wire AmbaDataLatched_Z ;
wire un1_ambadatalatched_4 ;
wire Sck_i_0_0_4 ;
wire Pready_1_sqmuxa_Z ;
wire Pready_1_sqmuxa_1_i_Z ;
wire DacNum_i_0_sqmuxa_Z ;
wire DataFromMiso_7_7 ;
wire DataFromMiso_7_6 ;
wire DataFromMiso_7_5 ;
wire DataFromMiso_7_4 ;
wire DataFromMiso_7_3 ;
wire DataFromMiso_7_2 ;
wire DataFromMiso_7_22 ;
wire DataFromMiso_7_21 ;
wire DataFromMiso_7_20 ;
wire DataFromMiso_7_19 ;
wire DataFromMiso_7_18 ;
wire DataFromMiso_7_17 ;
wire DataFromMiso_7_0 ;
wire DataFromMiso_7 ;
wire DataFromMiso_7_16 ;
wire DataFromMiso_7_15 ;
wire DataFromMiso_7_14 ;
wire DataFromMiso_7_13 ;
wire DataFromMiso_7_12 ;
wire DataFromMiso_7_11 ;
wire DataFromMiso_7_10 ;
wire DataFromMiso_7_9 ;
wire DataFromMiso_7_8 ;
wire ClkDiv_s_736_FCO ;
wire ClkDiv_s_736_S ;
wire ClkDiv_s_736_Y ;
wire ClkDiv_lcry ;
wire Mosi_i_4_23_1_0_co1 ;
wire Mosi_i_4_23_1_wmux_0_S_2 ;
wire Mosi_i_4_23_1_wmux_0_Y_2 ;
wire N_93 ;
wire N_222 ;
wire Mosi_i_4_23_1_0_y0 ;
wire Mosi_i_4_23_1_0_co0 ;
wire Mosi_i_4_23_1_wmux_S_2 ;
wire N_246 ;
wire N_243 ;
wire Mosi_i_4_5_i_m2_1_0_co1 ;
wire Mosi_i_4_5_i_m2_1_wmux_0_S ;
wire Mosi_i_4_5_i_m2_1_0_y0 ;
wire Mosi_i_4_5_i_m2_1_0_co0 ;
wire Mosi_i_4_5_i_m2_1_0_wmux_S ;
wire Mosi_i_4_18_i_m2_2_wmux_3_FCO_3 ;
wire Mosi_i_4_18_i_m2_2_wmux_3_S_3 ;
wire N_106 ;
wire Mosi_i_4_18_i_m2_2_0_y1 ;
wire Mosi_i_4_18_i_m2_2_0_y3 ;
wire Mosi_i_4_18_i_m2_2_co1_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_2_S_3 ;
wire Mosi_i_4_18_i_m2_2_y0_0 ;
wire Mosi_i_4_18_i_m2_2_co0_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_1_S_3 ;
wire Mosi_i_4_18_i_m2_2_0_co1 ;
wire Mosi_i_4_18_i_m2_2_wmux_0_S_3 ;
wire Mosi_i_4_18_i_m2_2_0_y0 ;
wire Mosi_i_4_18_i_m2_2_0_co0 ;
wire Mosi_i_4_18_i_m2_2_wmux_S_3 ;
wire N_802 ;
wire DataFromMiso_1_sqmuxa_0_a2_0_Z ;
wire Mosi_i_8_iv_1_0_Z ;
wire Mosi_i_4 ;
wire N_50_i ;
wire _decfrac23 ;
wire Mosi_i_4_23_2_0_1_Z ;
wire Mosi_i_4_23_2_3 ;
wire Mosi_i_4_21_i_m2_1_1 ;
wire CO1 ;
wire Sck_i_0_0_a2_1_0_Z ;
wire N_215 ;
wire N_214 ;
wire N_210 ;
wire N_198 ;
wire un6_ncslatchedlto8_2_Z ;
wire un6_ncslatchedlt8 ;
wire N_204 ;
wire N_246_2 ;
wire N_93_1 ;
wire XferComplete_i_0_sqmuxa ;
wire N_209 ;
wire N_781 ;
wire N_100 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire N_1510 ;
wire N_1497 ;
wire N_1496 ;
  CFG1 un1_rst_set_RNO (
	.A(un1_rst_Z),
	.Y(un1_rst_i)
);
defparam un1_rst_set_RNO.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 un1_rst_3_rs_RNIJAA01 (
	.A(un1_rst_1_set_4),
	.B(MosiB_crs),
	.C(un1_rst_3_rs_4),
	.Y(MosiB_c)
);
defparam un1_rst_3_rs_RNIJAA01.INIT=8'hEC;
// @39:106
  SLE Mosi_i (
	.Q(MosiB_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Mosi_i_8),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_4),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_4),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_set_RNILETI (
	.A(un1_rst_set_5),
	.B(un1_rst_2_rs_5),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATArs[23]),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[23])
);
defparam un1_rst_set_RNILETI.INIT=8'hF8;
// @39:106
  SLE \DataFromMiso_1[23]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATArs[23]),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_set (
	.Q(un1_rst_set_5),
	.ADn(GND),
	.ALn(un1_rst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(DataFromMiso_7_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_rs (
	.Q(un1_rst_2_rs_5),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(un1_rst_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s_Z[8]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[7]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[6]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[5]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[4]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[3]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[2]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[1]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[0]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE XferComplete_i (
	.Q(SpiMasterPorts_1_XferComplete),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(XferComplete_i_4_iv_i_Z),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(SUM_a0_4[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE nCsLatched (
	.Q(nCsLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un7_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE AmbaDataLatched (
	.Q(AmbaDataLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Sck_i (
	.Q(SpiMasterPorts_1_Sck),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Sck_i_0_0_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Pready (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Pready_1_sqmuxa_Z),
	.EN(Pready_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \nCs[0]  (
	.Q(nCsB_c),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(nCsce_4[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DacNum_i[1]  (
	.Q(DacNum_i_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_12),
	.EN(DacNum_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DacNum_i[0]  (
	.Q(DacNum_i_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_13),
	.EN(DacNum_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_21),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_22),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_23),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_24),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_25),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_26),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_27),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_28),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_29),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_30),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_31),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_32),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_33),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[11]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[11]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[10]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[10]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[9]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[9]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[8]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[7]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[6]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[5]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[4]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[3]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[2]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[1]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[0]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_18),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_19),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_20),
	.EN(un1_ambadatalatched_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[22]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[22]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[21]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[21]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[20]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[20]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[19]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[19]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[18]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[18]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[17]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[17]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[16]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[16]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[15]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[15]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[14]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[14]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[13]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[13]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[12]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[12]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoB_c),
	.EN(DataFromMiso_7_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  ARI1 ClkDiv_s_736 (
	.FCO(ClkDiv_s_736_FCO),
	.S(ClkDiv_s_736_S),
	.Y(ClkDiv_s_736_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_736.INIT=20'h4AA00;
// @39:106
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_0[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_736_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_0[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_0[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_0[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_0[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_0[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_0[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_s[8]  (
	.FCO(ClkDiv_s_FCO_0[8]),
	.S(ClkDiv_s_Z[8]),
	.Y(ClkDiv_s_Y_0[8]),
	.B(ClkDiv_Z[8]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_s[8] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y_0[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h48800;
// @39:154
  ARI1 Mosi_i_4_23_1_wmux_0 (
	.FCO(Mosi_i_4_23_1_0_co1),
	.S(Mosi_i_4_23_1_wmux_0_S_2),
	.Y(Mosi_i_4_23_1_wmux_0_Y_2),
	.B(SpiBitPos_Z[3]),
	.C(N_93),
	.D(N_222),
	.A(Mosi_i_4_23_1_0_y0),
	.FCI(Mosi_i_4_23_1_0_co0)
);
defparam Mosi_i_4_23_1_wmux_0.INIT=20'h0F588;
// @39:154
  ARI1 Mosi_i_4_23_1_0_wmux (
	.FCO(Mosi_i_4_23_1_0_co0),
	.S(Mosi_i_4_23_1_wmux_S_2),
	.Y(Mosi_i_4_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_246),
	.D(N_243),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_4_23_1_0_wmux.INIT=20'h0FA44;
// @39:154
  ARI1 Mosi_i_4_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_4_5_i_m2_1_0_co1),
	.S(Mosi_i_4_5_i_m2_1_wmux_0_S),
	.Y(N_243),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_4_5_i_m2_1_0_y0),
	.FCI(Mosi_i_4_5_i_m2_1_0_co0)
);
defparam Mosi_i_4_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @39:154
  ARI1 Mosi_i_4_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_4_5_i_m2_1_0_co0),
	.S(Mosi_i_4_5_i_m2_1_0_wmux_S),
	.Y(Mosi_i_4_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_4_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_4_18_i_m2_2_wmux_3_FCO_3),
	.S(Mosi_i_4_18_i_m2_2_wmux_3_S_3),
	.Y(N_106),
	.B(Mosi_i_4_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_4_18_i_m2_2_0_y3),
	.FCI(Mosi_i_4_18_i_m2_2_co1_0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_4_18_i_m2_2_co1_0),
	.S(Mosi_i_4_18_i_m2_2_wmux_2_S_3),
	.Y(Mosi_i_4_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_4_18_i_m2_2_y0_0),
	.FCI(Mosi_i_4_18_i_m2_2_co0_0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_4_18_i_m2_2_co0_0),
	.S(Mosi_i_4_18_i_m2_2_wmux_1_S_3),
	.Y(Mosi_i_4_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_4_18_i_m2_2_0_co1)
);
defparam Mosi_i_4_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_4_18_i_m2_2_0_co1),
	.S(Mosi_i_4_18_i_m2_2_wmux_0_S_3),
	.Y(Mosi_i_4_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_4_18_i_m2_2_0_y0),
	.FCI(Mosi_i_4_18_i_m2_2_0_co0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_4_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_4_18_i_m2_2_0_co0),
	.S(Mosi_i_4_18_i_m2_2_wmux_S_3),
	.Y(Mosi_i_4_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_4_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @39:142
  CFG4 DataFromMiso_1_sqmuxa_0_a2 (
	.A(SpiMasterPorts_1_Sck),
	.B(nCsLatched_Z),
	.C(ClkDiv_lcry),
	.D(SpiMasterPorts_1_XferComplete),
	.Y(N_802)
);
defparam DataFromMiso_1_sqmuxa_0_a2.INIT=16'h0004;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM_a0[4]  (
	.A(SUM_a0_1[4]),
	.B(SpiMasterPorts_1_XferComplete),
	.C(ClkDiv_lcry),
	.D(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.Y(SUM_a0_4[4])
);
defparam \SpiBitPos_7_1.SUM_a0[4] .INIT=16'h0200;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM_a0_1[4]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[0]),
	.Y(SUM_a0_1[4])
);
defparam \SpiBitPos_7_1.SUM_a0_1[4] .INIT=16'h0001;
// @39:142
  CFG4 Mosi_i_8_iv (
	.A(Mosi_i_8_iv_1_0_Z),
	.B(ClkDiv_lcry),
	.C(Mosi_i_4),
	.D(N_50_i),
	.Y(Mosi_i_8)
);
defparam Mosi_i_8_iv.INIT=16'h7455;
// @39:142
  CFG4 Mosi_i_8_iv_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(MosiB_c),
	.C(ClkDiv_lcry),
	.D(_decfrac23),
	.Y(Mosi_i_8_iv_1_0_Z)
);
defparam Mosi_i_8_iv_1_0.INIT=16'h5333;
// @39:154
  CFG3 Mosi_i_4_23_2_0 (
	.A(N_106),
	.B(SpiBitPos_Z[3]),
	.C(Mosi_i_4_23_2_0_1_Z),
	.Y(Mosi_i_4_23_2_3)
);
defparam Mosi_i_4_23_2_0.INIT=8'h2E;
// @39:154
  CFG4 Mosi_i_4_23_2_0_1 (
	.A(SpiBitPos_Z[1]),
	.B(Mosi_i_4_21_i_m2_1_1),
	.C(DataToMosi_i_Z[14]),
	.D(DataToMosi_i_Z[10]),
	.Y(Mosi_i_4_23_2_0_1_Z)
);
defparam Mosi_i_4_23_2_0_1.INIT=16'h193B;
  CFG3 Mosi_i_8_iv_RNO (
	.A(SpiBitPos_Z[0]),
	.B(Mosi_i_4_23_2_3),
	.C(Mosi_i_4_23_1_wmux_0_Y_2),
	.Y(Mosi_i_4)
);
defparam Mosi_i_8_iv_RNO.INIT=8'hD8;
// @39:154
  CFG4 Mosi_i_4_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_4_21_i_m2_1_1)
);
defparam Mosi_i_4_21_i_m2_1.INIT=16'hF0CA;
// @39:141
  CFG3 \SpiBitPos_7_1.CO1  (
	.A(SpiBitPos_Z[1]),
	.B(N_802),
	.C(SpiBitPos_Z[0]),
	.Y(CO1)
);
defparam \SpiBitPos_7_1.CO1 .INIT=8'hC8;
// @39:106
  CFG2 Sck_i_0_0_a2_1_0 (
	.A(SpiMasterPorts_1_Sck),
	.B(SpiBitPos_Z[4]),
	.Y(Sck_i_0_0_a2_1_0_Z)
);
defparam Sck_i_0_0_a2_1_0.INIT=4'h2;
// @39:142
  CFG2 DataFromMiso_1_sqmuxa_0_a2_0 (
	.A(SpiMasterPorts_1_Sck),
	.B(nCsLatched_Z),
	.Y(DataFromMiso_1_sqmuxa_0_a2_0_Z)
);
defparam DataFromMiso_1_sqmuxa_0_a2_0.INIT=4'h4;
// @39:106
  CFG2 un1_rst_2 (
	.A(MisoB_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2.INIT=4'hB;
// @39:135
  CFG2 un7_ambadatalatched (
	.A(nCsLatched_Z),
	.B(AmbaDataLatched_Z),
	.Y(un7_ambadatalatched_4)
);
defparam un7_ambadatalatched.INIT=4'h4;
// @39:106
  CFG2 un1_rst_1 (
	.A(DataToMosi_i_Z[23]),
	.B(GPIO_1_M2F),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @39:106
  CFG2 un1_rst_3 (
	.A(DataToMosi_i_Z[23]),
	.B(GPIO_1_M2F),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @39:141
  CFG2 DataFromMiso_7_4_1_a2_0 (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[3]),
	.Y(N_215)
);
defparam DataFromMiso_7_4_1_a2_0.INIT=4'h8;
// @39:154
  CFG2 _decfrac23_0_a2_0 (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[3]),
	.Y(N_214)
);
defparam _decfrac23_0_a2_0.INIT=4'h4;
// @39:141
  CFG2 DataFromMiso_7_17_0_a2_0 (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[3]),
	.Y(N_210)
);
defparam DataFromMiso_7_17_0_a2_0.INIT=4'h2;
// @39:106
  CFG2 un1_rst (
	.A(MisoB_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_Z)
);
defparam un1_rst.INIT=4'h8;
// @39:153
  CFG2 un16_ncslatchedlto4_i_o2 (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[3]),
	.Y(N_198)
);
defparam un16_ncslatchedlto4_i_o2.INIT=4'hE;
// @39:154
  CFG3 Mosi_i_4_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_222)
);
defparam Mosi_i_4_9.INIT=8'hE2;
// @39:142
  CFG3 un6_ncslatchedlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_Z[4]),
	.Y(un6_ncslatchedlto8_2_Z)
);
defparam un6_ncslatchedlto8_2.INIT=8'h7F;
// @39:142
  CFG4 un6_ncslatchedlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un6_ncslatchedlt8)
);
defparam un6_ncslatchedlto3.INIT=16'h0111;
// @39:106
  CFG3 \nCsce[0]  (
	.A(DacNum_i_Z[0]),
	.B(un7_ambadatalatched_4),
	.C(DacNum_i_Z[1]),
	.Y(nCsce_4[0])
);
defparam \nCsce[0] .INIT=8'h04;
// @39:106
  CFG3 Sck_i_0_0_o2_0 (
	.A(ClkDiv_lcry),
	.B(nCsLatched_Z),
	.C(SpiMasterPorts_1_XferComplete),
	.Y(N_204)
);
defparam Sck_i_0_0_o2_0.INIT=8'hFB;
// @39:154
  CFG4 Mosi_i_4_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_246_2)
);
defparam Mosi_i_4_2_i_m2_2_0.INIT=16'hAC00;
// @39:154
  CFG4 Mosi_i_4_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[4]),
	.Y(N_93_1)
);
defparam Mosi_i_4_8_1_0.INIT=16'h0A0C;
// @39:154
  CFG4 _decfrac23_0_a2 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.D(N_214),
	.Y(_decfrac23)
);
defparam _decfrac23_0_a2.INIT=16'h0200;
// @39:106
  CFG4 Sck_i_0_0_a2_1 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_198),
	.D(Sck_i_0_0_a2_1_0_Z),
	.Y(XferComplete_i_0_sqmuxa)
);
defparam Sck_i_0_0_a2_1.INIT=16'h0100;
// @39:142
  CFG4 Pready_1_sqmuxa (
	.A(SpiMasterPorts_1_XferComplete),
	.B(nCsLatched_Z),
	.C(XferComplete_i_0_sqmuxa),
	.D(ClkDiv_lcry),
	.Y(Pready_1_sqmuxa_Z)
);
defparam Pready_1_sqmuxa.INIT=16'hFFBF;
// @39:141
  CFG4 DataFromMiso_7_18_0_a2_1 (
	.A(SpiBitPos_Z[4]),
	.B(SpiMasterPorts_1_XferComplete),
	.C(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.D(ClkDiv_lcry),
	.Y(N_209)
);
defparam DataFromMiso_7_18_0_a2_1.INIT=16'h0010;
// @39:141
  CFG2 DataFromMiso_7_1 (
	.A(N_802),
	.B(_decfrac23),
	.Y(DataFromMiso_7_1_Z)
);
defparam DataFromMiso_7_1.INIT=4'h8;
// @39:141
  CFG2 DataFromMiso_7_12_0_a2_1 (
	.A(N_802),
	.B(SpiBitPos_Z[4]),
	.Y(N_781)
);
defparam DataFromMiso_7_12_0_a2_1.INIT=4'h8;
// @39:106
  CFG4 Sck_i_0_0_o2 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.D(N_198),
	.Y(N_100)
);
defparam Sck_i_0_0_o2.INIT=16'hFFFE;
// @39:106
  CFG3 XferComplete_i_4_iv_i (
	.A(SpiMasterPorts_1_XferComplete),
	.B(ClkDiv_lcry),
	.C(XferComplete_i_0_sqmuxa),
	.Y(XferComplete_i_4_iv_i_Z)
);
defparam XferComplete_i_4_iv_i.INIT=8'hBA;
// @39:154
  CFG3 Mosi_i_4_2_i_m2 (
	.A(N_246_2),
	.B(DataToMosi_i_Z[15]),
	.C(SpiBitPos_Z[2]),
	.Y(N_246)
);
defparam Mosi_i_4_2_i_m2.INIT=8'hAE;
// @39:154
  CFG3 Mosi_i_4_8 (
	.A(N_93_1),
	.B(DataToMosi_i_Z[11]),
	.C(SpiBitPos_Z[2]),
	.Y(N_93)
);
defparam Mosi_i_4_8.INIT=8'hEA;
// @39:126
  CFG4 un1_ambadatalatched (
	.A(popfeedthru_unused),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.C(AmbaDataLatched_Z),
	.D(popfeedthru_unused_8),
	.Y(un1_ambadatalatched_4)
);
defparam un1_ambadatalatched.INIT=16'h0800;
// @39:142
  CFG4 un6_ncslatchedlto8 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(un6_ncslatchedlto8_2_Z),
	.D(un6_ncslatchedlt8),
	.Y(ClkDiv_lcry)
);
defparam un6_ncslatchedlto8.INIT=16'hFFF7;
// @39:141
  CFG4 DataFromMiso_7_22_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_198),
	.D(N_209),
	.Y(DataFromMiso_7_22)
);
defparam DataFromMiso_7_22_0_a2.INIT=16'h0800;
// @39:142
  CFG4 SpiBitPos_1_sqmuxa (
	.A(ClkDiv_lcry),
	.B(N_100),
	.C(SpiMasterPorts_1_XferComplete),
	.D(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=16'h0400;
// @39:141
  CFG4 DataFromMiso_7_16_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_781),
	.D(N_210),
	.Y(DataFromMiso_7_16)
);
defparam DataFromMiso_7_16_0_a2.INIT=16'h2000;
// @39:141
  CFG4 DataFromMiso_7_0_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_781),
	.D(N_210),
	.Y(DataFromMiso_7_0)
);
defparam DataFromMiso_7_0_0_a2.INIT=16'h8000;
// @39:141
  CFG4 DataFromMiso_7_15_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_781),
	.D(N_198),
	.Y(DataFromMiso_7_15)
);
defparam DataFromMiso_7_15_0_a2.INIT=16'h0020;
// @39:141
  CFG4 DataFromMiso_7_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_781),
	.D(N_198),
	.Y(DataFromMiso_7)
);
defparam DataFromMiso_7_1_a2.INIT=16'h0080;
// @39:126
  CFG2 DacNum_i_0_sqmuxa (
	.A(un1_ambadatalatched_4),
	.B(GPIO_1_M2F),
	.Y(DacNum_i_0_sqmuxa_Z)
);
defparam DacNum_i_0_sqmuxa.INIT=4'h2;
// @39:141
  CFG4 DataFromMiso_7_6_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_215),
	.Y(DataFromMiso_7_6)
);
defparam DataFromMiso_7_6_0_a2.INIT=16'h4000;
// @39:141
  CFG4 DataFromMiso_7_5_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_214),
	.Y(DataFromMiso_7_5)
);
defparam DataFromMiso_7_5_0_a2.INIT=16'h4000;
// @39:141
  CFG4 DataFromMiso_7_4_1_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_215),
	.Y(DataFromMiso_7_4)
);
defparam DataFromMiso_7_4_1_a2.INIT=16'h1000;
// @39:141
  CFG4 DataFromMiso_7_3_2_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_214),
	.Y(DataFromMiso_7_3)
);
defparam DataFromMiso_7_3_2_a2.INIT=16'h1000;
// @39:141
  CFG4 DataFromMiso_7_19_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_210),
	.Y(DataFromMiso_7_19)
);
defparam DataFromMiso_7_19_0_a2.INIT=16'h4000;
// @39:141
  CFG4 DataFromMiso_7_18_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_198),
	.D(N_209),
	.Y(DataFromMiso_7_18)
);
defparam DataFromMiso_7_18_0_a2.INIT=16'h0200;
// @39:141
  CFG4 DataFromMiso_7_17_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_210),
	.Y(DataFromMiso_7_17)
);
defparam DataFromMiso_7_17_0_a2.INIT=16'h1000;
// @39:141
  CFG4 DataFromMiso_7_11_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_781),
	.D(N_198),
	.Y(DataFromMiso_7_11)
);
defparam DataFromMiso_7_11_0_a2.INIT=16'h0010;
// @39:141
  CFG4 DataFromMiso_7_12_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_781),
	.D(N_210),
	.Y(DataFromMiso_7_12)
);
defparam DataFromMiso_7_12_0_a2.INIT=16'h1000;
// @39:141
  CFG4 DataFromMiso_7_13_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_781),
	.D(N_198),
	.Y(DataFromMiso_7_13)
);
defparam DataFromMiso_7_13_0_a2.INIT=16'h0040;
// @39:141
  CFG4 DataFromMiso_7_14_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_781),
	.D(N_210),
	.Y(DataFromMiso_7_14)
);
defparam DataFromMiso_7_14_0_a2.INIT=16'h4000;
// @39:142
  CFG3 Mosi_i_8_iv_RNO_0 (
	.A(SpiMasterPorts_1_XferComplete),
	.B(SpiMasterPorts_1_Sck),
	.C(N_100),
	.Y(N_50_i)
);
defparam Mosi_i_8_iv_RNO_0.INIT=8'h40;
// @39:141
  CFG2 \SpiBitPos_7_1.SUM_0[3]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[3]),
	.Y(SUM_0[3])
);
defparam \SpiBitPos_7_1.SUM_0[3] .INIT=4'h6;
// @39:141
  CFG4 DataFromMiso_7_10_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_215),
	.Y(DataFromMiso_7_10)
);
defparam DataFromMiso_7_10_0_a2.INIT=16'h8000;
// @39:141
  CFG4 DataFromMiso_7_9_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_214),
	.Y(DataFromMiso_7_9)
);
defparam DataFromMiso_7_9_0_a2.INIT=16'h8000;
// @39:141
  CFG4 DataFromMiso_7_8_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_215),
	.Y(DataFromMiso_7_8)
);
defparam DataFromMiso_7_8_0_a2.INIT=16'h2000;
// @39:141
  CFG4 DataFromMiso_7_7_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_214),
	.Y(DataFromMiso_7_7)
);
defparam DataFromMiso_7_7_0_a2.INIT=16'h2000;
// @39:141
  CFG4 DataFromMiso_7_2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_210),
	.Y(DataFromMiso_7_2)
);
defparam DataFromMiso_7_2_0_a2.INIT=16'h8000;
// @39:141
  CFG4 DataFromMiso_7_21_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.C(N_209),
	.D(N_210),
	.Y(DataFromMiso_7_21)
);
defparam DataFromMiso_7_21_0_a2.INIT=16'h2000;
// @39:141
  CFG4 DataFromMiso_7_20_0_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_198),
	.D(N_209),
	.Y(DataFromMiso_7_20)
);
defparam DataFromMiso_7_20_0_a2.INIT=16'h0400;
// @39:141
  CFG2 \SpiBitPos_7_1.SUM[0]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[0]),
	.Y(SpiBitPos_7[0])
);
defparam \SpiBitPos_7_1.SUM[0] .INIT=4'h6;
// @39:106
  CFG2 Pready_1_sqmuxa_1_i (
	.A(un1_ambadatalatched_4),
	.B(Pready_1_sqmuxa_Z),
	.Y(Pready_1_sqmuxa_1_i_Z)
);
defparam Pready_1_sqmuxa_1_i.INIT=4'hB;
// @39:141
  CFG3 \SpiBitPos_7_1.SUM[1]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_7[1])
);
defparam \SpiBitPos_7_1.SUM[1] .INIT=8'h9C;
// @39:106
  CFG4 Sck_i_0_0 (
	.A(XferComplete_i_0_sqmuxa),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(SpiMasterPorts_1_Sck),
	.D(N_204),
	.Y(Sck_i_0_0_4)
);
defparam Sck_i_0_0.INIT=16'hFEEE;
// @39:141
  CFG3 \SpiBitPos_7_1.SUM[2]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(CO1),
	.Y(SpiBitPos_7[2])
);
defparam \SpiBitPos_7_1.SUM[2] .INIT=8'h96;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM[3]  (
	.A(N_802),
	.B(SpiBitPos_Z[2]),
	.C(SUM_0[3]),
	.D(CO1),
	.Y(SpiBitPos_7[3])
);
defparam \SpiBitPos_7_1.SUM[3] .INIT=16'h0F78;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_4 */

module work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_5 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA,
  test_c_2,
  test_c_0,
  GPIO_1_M2F,
  popfeedthru_unused_8,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx,
  popfeedthru_unused,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused_33,
  popfeedthru_unused_32,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY,
  SpiMasterPorts_0_Sck,
  SpiMasterPorts_0_XferComplete,
  GPIO_1_M2F_arst_i,
  MisoA_c,
  Ux2FPGA_sb_0_FIC_0_CLK
)
;
output [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA ;
output test_c_2 ;
output test_c_0 ;
input GPIO_1_M2F ;
input popfeedthru_unused_8 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx ;
input popfeedthru_unused ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_32 ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_12 ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY ;
output SpiMasterPorts_0_Sck ;
output SpiMasterPorts_0_XferComplete ;
input GPIO_1_M2F_arst_i ;
input MisoA_c ;
input Ux2FPGA_sb_0_FIC_0_CLK ;
wire test_c_2 ;
wire test_c_0 ;
wire GPIO_1_M2F ;
wire popfeedthru_unused_8 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx ;
wire popfeedthru_unused ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_32 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY ;
wire SpiMasterPorts_0_Sck ;
wire SpiMasterPorts_0_XferComplete ;
wire GPIO_1_M2F_arst_i ;
wire MisoA_c ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire [4:4] test_crs;
wire [23:23] Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATArs;
wire [8:0] ClkDiv_Z;
wire [8:8] ClkDiv_s_Z;
wire [7:0] ClkDiv_s;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_7;
wire [23:0] DataToMosi_i_Z;
wire [0:0] nCsce_5;
wire [1:0] DacNum_i_Z;
wire [22:4] DataFromMiso_1_ldmx_2;
wire [21:1] DataFromMiso_1_ldmx_1;
wire [13:2] DataFromMiso_1_ldmx_0;
wire [16:0] DataFromMiso_1_ldmx_Z;
wire [7:0] ClkDiv_cry_Z;
wire [7:0] ClkDiv_cry_Y;
wire [8:8] ClkDiv_s_FCO;
wire [8:8] ClkDiv_s_Y;
wire [3:0] DataFromMiso_1_en_0_0_Z;
wire [8:4] DataFromMiso_1_en_0_Z;
wire [11:11] DataFromMiso_1_en_0;
wire [19:16] DataFromMiso_1_en_1_Z;
wire [18:1] DataFromMiso_1_en_4;
wire [21:0] DataFromMiso_1_en_5;
wire ClkDiv_lcry ;
wire un6_ncslatched_i_0 ;
wire un1_rst_Z ;
wire un1_rst_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_5 ;
wire un1_rst_3_rs_5 ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_8 ;
wire nCsLatched_Z ;
wire GND ;
wire un1_rst_set_6 ;
wire un1_rst_2_rs_6 ;
wire un1_rst_2_i ;
wire DataFromMiso_7_1_Z ;
wire XferComplete_i_4_iv_i_Z ;
wire un7_ambadatalatched_5 ;
wire AmbaDataLatched_Z ;
wire un1_ambadatalatched_5 ;
wire Sck_i_0_0_5 ;
wire Pready_1_sqmuxa_Z ;
wire Pready_1_sqmuxa_1_i_Z ;
wire DacNum_i_0_sqmuxa_Z ;
wire DataFromMiso_7_11 ;
wire DataFromMiso_7_8 ;
wire ClkDiv_s_735_FCO ;
wire ClkDiv_s_735_S ;
wire ClkDiv_s_735_Y ;
wire Mosi_i_4_23_1_0_co1 ;
wire Mosi_i_4_23_1_wmux_0_S_4 ;
wire Mosi_i_4_23_1_wmux_0_Y_4 ;
wire N_93 ;
wire N_222 ;
wire Mosi_i_4_23_1_0_y0 ;
wire Mosi_i_4_23_1_0_co0 ;
wire Mosi_i_4_23_1_wmux_S_4 ;
wire N_246 ;
wire N_243 ;
wire Mosi_i_4_5_i_m2_1_0_co1 ;
wire Mosi_i_4_5_i_m2_1_wmux_0_S_5 ;
wire Mosi_i_4_5_i_m2_1_0_y0 ;
wire Mosi_i_4_5_i_m2_1_0_co0 ;
wire Mosi_i_4_5_i_m2_1_wmux_S_5 ;
wire Mosi_i_4_18_i_m2_2_wmux_3_FCO_1 ;
wire Mosi_i_4_18_i_m2_2_wmux_3_S_1 ;
wire N_106 ;
wire Mosi_i_4_18_i_m2_2_0_y1 ;
wire Mosi_i_4_18_i_m2_2_0_y3 ;
wire Mosi_i_4_18_i_m2_2_co1_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_2_S_1 ;
wire Mosi_i_4_18_i_m2_2_y0_0 ;
wire Mosi_i_4_18_i_m2_2_co0_0 ;
wire Mosi_i_4_18_i_m2_2_wmux_1_S_1 ;
wire Mosi_i_4_18_i_m2_2_0_co1 ;
wire Mosi_i_4_18_i_m2_2_wmux_0_S_1 ;
wire Mosi_i_4_18_i_m2_2_0_y0 ;
wire Mosi_i_4_18_i_m2_2_0_co0 ;
wire Mosi_i_4_18_i_m2_2_wmux_S_1 ;
wire N_99 ;
wire SpiBitPos_1_sqmuxa_3 ;
wire N_198 ;
wire Mosi_i_8_iv_1_0_Z ;
wire Mosi_i_4 ;
wire N_50_i ;
wire _decfrac23 ;
wire Mosi_i_4_23_2_0_1_Z ;
wire Mosi_i_4_23_2_5 ;
wire Mosi_i_4_21_i_m2_1_2 ;
wire DataFromMiso_1_sqmuxa_0_a2_0_Z ;
wire N_97 ;
wire DataFromMiso_7_8_0_a2_0_Z ;
wire un6_ncslatchedlto8_2_Z ;
wire un6_ncslatchedlt8 ;
wire N_204 ;
wire N_93_1 ;
wire N_246_2 ;
wire XferComplete_i_0_sqmuxa ;
wire ANB1 ;
wire CO0 ;
wire ANB3 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire CO2 ;
wire N_1514 ;
wire N_1505 ;
wire N_1504 ;
  CFG1 un6_ncslatchedlto8_RNI5G83 (
	.A(ClkDiv_lcry),
	.Y(un6_ncslatched_i_0)
);
defparam un6_ncslatchedlto8_RNI5G83.INIT=2'h1;
  CFG1 un1_rst_set_RNO (
	.A(un1_rst_Z),
	.Y(un1_rst_i)
);
defparam un1_rst_set_RNO.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 un1_rst_3_rs_RNIG8BT (
	.A(un1_rst_1_set_5),
	.B(un1_rst_3_rs_5),
	.C(test_crs[4]),
	.Y(test_c_2)
);
defparam un1_rst_3_rs_RNIG8BT.INIT=8'hF8;
// @39:106
  SLE Mosi_i (
	.Q(test_crs[4]),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Mosi_i_8),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_5),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_5),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un1_rst_set_RNII21M (
	.A(un1_rst_set_6),
	.B(un1_rst_2_rs_6),
	.C(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATArs[23]),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[23])
);
defparam un1_rst_set_RNII21M.INIT=8'hF8;
// @39:106
  SLE \DataFromMiso_1[23]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATArs[23]),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoA_c),
	.EN(DataFromMiso_7_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_set (
	.Q(un1_rst_set_6),
	.ADn(GND),
	.ALn(un1_rst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(DataFromMiso_7_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_2_rs (
	.Q(un1_rst_2_rs_6),
	.ADn(VCC),
	.ALn(un1_rst_2_i),
	.CLK(un1_rst_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s_Z[8]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[7]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[6]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[5]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[4]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[3]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[2]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[1]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(ClkDiv_s[0]),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE XferComplete_i (
	.Q(SpiMasterPorts_0_XferComplete),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(XferComplete_i_4_iv_i_Z),
	.EN(nCsLatched_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(SpiBitPos_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE nCsLatched (
	.Q(nCsLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un7_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE AmbaDataLatched (
	.Q(AmbaDataLatched_Z),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Sck_i (
	.Q(SpiMasterPorts_0_Sck),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Sck_i_0_0_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE Pready (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(Pready_1_sqmuxa_Z),
	.EN(Pready_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_2),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_3),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_4),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_5),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_6),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_7),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \nCs[0]  (
	.Q(test_c_0),
	.ADn(GND),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(nCsce_5[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DacNum_i[1]  (
	.Q(DacNum_i_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_12),
	.EN(DacNum_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DacNum_i[0]  (
	.Q(DacNum_i_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_13),
	.EN(DacNum_i_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_21),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_22),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_23),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_24),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_25),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_26),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_27),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_28),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_29),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_30),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_31),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_32),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_33),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_0),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_1),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[11]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[11]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_2[11]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[10]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[10]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[10]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[9]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[9]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[9]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[8]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[8]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[8]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[7]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[7]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[7]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[6]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[6]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_2[6]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[5]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[5]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_2[5]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[4]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[4]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_2[4]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[3]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[3]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[3]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[2]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[2]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[2]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[1]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[1]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[1]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[0]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[0]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[0]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_18),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_19),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(popfeedthru_unused_20),
	.EN(un1_ambadatalatched_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[22]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[22]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_2[22]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[21]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[21]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[21]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[20]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[20]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_2[20]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[19]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[19]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_2[19]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[18]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[18]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_2[18]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[17]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[17]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[17]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[16]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[16]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_Z[16]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[15]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[15]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoA_c),
	.EN(DataFromMiso_7_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[14]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[14]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_1[14]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[13]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[13]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(DataFromMiso_1_ldmx_0[13]),
	.EN(un6_ncslatched_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  SLE \DataFromMiso_1[12]  (
	.Q(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[12]),
	.ADn(VCC),
	.ALn(GPIO_1_M2F_arst_i),
	.CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.D(MisoA_c),
	.EN(DataFromMiso_7_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:106
  ARI1 ClkDiv_s_735 (
	.FCO(ClkDiv_s_735_FCO),
	.S(ClkDiv_s_735_S),
	.Y(ClkDiv_s_735_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_735.INIT=20'h4AA00;
// @39:106
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_735_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_s[8]  (
	.FCO(ClkDiv_s_FCO[8]),
	.S(ClkDiv_s_Z[8]),
	.Y(ClkDiv_s_Y[8]),
	.B(ClkDiv_Z[8]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_s[8] .INIT=20'h48800;
// @39:106
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h48800;
// @39:154
  ARI1 Mosi_i_4_23_1_wmux_0 (
	.FCO(Mosi_i_4_23_1_0_co1),
	.S(Mosi_i_4_23_1_wmux_0_S_4),
	.Y(Mosi_i_4_23_1_wmux_0_Y_4),
	.B(SpiBitPos_Z[3]),
	.C(N_93),
	.D(N_222),
	.A(Mosi_i_4_23_1_0_y0),
	.FCI(Mosi_i_4_23_1_0_co0)
);
defparam Mosi_i_4_23_1_wmux_0.INIT=20'h0F588;
// @39:154
  ARI1 Mosi_i_4_23_1_0_wmux (
	.FCO(Mosi_i_4_23_1_0_co0),
	.S(Mosi_i_4_23_1_wmux_S_4),
	.Y(Mosi_i_4_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_246),
	.D(N_243),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_4_23_1_0_wmux.INIT=20'h0FA44;
// @39:154
  ARI1 Mosi_i_4_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_4_5_i_m2_1_0_co1),
	.S(Mosi_i_4_5_i_m2_1_wmux_0_S_5),
	.Y(N_243),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_4_5_i_m2_1_0_y0),
	.FCI(Mosi_i_4_5_i_m2_1_0_co0)
);
defparam Mosi_i_4_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @39:154
  ARI1 Mosi_i_4_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_4_5_i_m2_1_0_co0),
	.S(Mosi_i_4_5_i_m2_1_wmux_S_5),
	.Y(Mosi_i_4_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_4_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_4_18_i_m2_2_wmux_3_FCO_1),
	.S(Mosi_i_4_18_i_m2_2_wmux_3_S_1),
	.Y(N_106),
	.B(Mosi_i_4_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_4_18_i_m2_2_0_y3),
	.FCI(Mosi_i_4_18_i_m2_2_co1_0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_4_18_i_m2_2_co1_0),
	.S(Mosi_i_4_18_i_m2_2_wmux_2_S_1),
	.Y(Mosi_i_4_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_4_18_i_m2_2_y0_0),
	.FCI(Mosi_i_4_18_i_m2_2_co0_0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_4_18_i_m2_2_co0_0),
	.S(Mosi_i_4_18_i_m2_2_wmux_1_S_1),
	.Y(Mosi_i_4_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_4_18_i_m2_2_0_co1)
);
defparam Mosi_i_4_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_4_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_4_18_i_m2_2_0_co1),
	.S(Mosi_i_4_18_i_m2_2_wmux_0_S_1),
	.Y(Mosi_i_4_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_4_18_i_m2_2_0_y0),
	.FCI(Mosi_i_4_18_i_m2_2_0_co0)
);
defparam Mosi_i_4_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_4_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_4_18_i_m2_2_0_co0),
	.S(Mosi_i_4_18_i_m2_2_wmux_S_1),
	.Y(Mosi_i_4_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_4_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM[0]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[0]),
	.C(N_99),
	.D(SpiBitPos_1_sqmuxa_3),
	.Y(SpiBitPos_7[0])
);
defparam \SpiBitPos_7_1.SUM[0] .INIT=16'h36CC;
// @39:142
  CFG4 DataFromMiso_1_sqmuxa_0_a2 (
	.A(SpiMasterPorts_0_Sck),
	.B(SpiMasterPorts_0_XferComplete),
	.C(nCsLatched_Z),
	.D(ClkDiv_lcry),
	.Y(SpiBitPos_1_sqmuxa_3)
);
defparam DataFromMiso_1_sqmuxa_0_a2.INIT=16'h0010;
// @39:106
  CFG3 Sck_i_0_0_o2_2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[2]),
	.C(N_198),
	.Y(N_99)
);
defparam Sck_i_0_0_o2_2.INIT=8'hFE;
// @39:142
  CFG4 Mosi_i_8_iv (
	.A(Mosi_i_8_iv_1_0_Z),
	.B(ClkDiv_lcry),
	.C(Mosi_i_4),
	.D(N_50_i),
	.Y(Mosi_i_8)
);
defparam Mosi_i_8_iv.INIT=16'h7455;
// @39:142
  CFG4 Mosi_i_8_iv_1_0 (
	.A(ClkDiv_lcry),
	.B(_decfrac23),
	.C(DataToMosi_i_Z[23]),
	.D(test_c_2),
	.Y(Mosi_i_8_iv_1_0_Z)
);
defparam Mosi_i_8_iv_1_0.INIT=16'h087F;
// @39:154
  CFG3 Mosi_i_4_23_2_0 (
	.A(N_106),
	.B(SpiBitPos_Z[3]),
	.C(Mosi_i_4_23_2_0_1_Z),
	.Y(Mosi_i_4_23_2_5)
);
defparam Mosi_i_4_23_2_0.INIT=8'h2E;
// @39:154
  CFG4 Mosi_i_4_23_2_0_1 (
	.A(SpiBitPos_Z[1]),
	.B(Mosi_i_4_21_i_m2_1_2),
	.C(DataToMosi_i_Z[14]),
	.D(DataToMosi_i_Z[10]),
	.Y(Mosi_i_4_23_2_0_1_Z)
);
defparam Mosi_i_4_23_2_0_1.INIT=16'h193B;
  CFG3 Mosi_i_8_iv_RNO (
	.A(SpiBitPos_Z[0]),
	.B(Mosi_i_4_23_2_5),
	.C(Mosi_i_4_23_1_wmux_0_Y_4),
	.Y(Mosi_i_4)
);
defparam Mosi_i_8_iv_RNO.INIT=8'hD8;
// @39:154
  CFG4 Mosi_i_4_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_4_21_i_m2_1_2)
);
defparam Mosi_i_4_21_i_m2_1.INIT=16'hF0CA;
// @39:126
  CFG4 un1_ambadatalatched (
	.A(popfeedthru_unused),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.C(AmbaDataLatched_Z),
	.D(popfeedthru_unused_8),
	.Y(un1_ambadatalatched_5)
);
defparam un1_ambadatalatched.INIT=16'h0800;
// @39:142
  CFG2 DataFromMiso_1_sqmuxa_0_a2_0 (
	.A(nCsLatched_Z),
	.B(SpiMasterPorts_0_Sck),
	.Y(DataFromMiso_1_sqmuxa_0_a2_0_Z)
);
defparam DataFromMiso_1_sqmuxa_0_a2_0.INIT=4'h2;
// @39:106
  CFG2 un1_rst_1 (
	.A(DataToMosi_i_Z[23]),
	.B(GPIO_1_M2F),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @39:106
  CFG2 un1_rst_3 (
	.A(DataToMosi_i_Z[23]),
	.B(GPIO_1_M2F),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @39:106
  CFG2 un1_rst_2 (
	.A(MisoA_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_2_i)
);
defparam un1_rst_2.INIT=4'hB;
// @39:106
  CFG2 un1_rst (
	.A(MisoA_c),
	.B(GPIO_1_M2F),
	.Y(un1_rst_Z)
);
defparam un1_rst.INIT=4'h8;
// @39:153
  CFG2 un16_ncslatchedlto4_i_o2 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[0]),
	.Y(N_198)
);
defparam un16_ncslatchedlto4_i_o2.INIT=4'hE;
// @39:153
  CFG2 un16_ncslatchedlto4_i_o2_0 (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[1]),
	.Y(N_97)
);
defparam un16_ncslatchedlto4_i_o2_0.INIT=4'hE;
// @39:135
  CFG2 un7_ambadatalatched (
	.A(nCsLatched_Z),
	.B(AmbaDataLatched_Z),
	.Y(un7_ambadatalatched_5)
);
defparam un7_ambadatalatched.INIT=4'h4;
// @39:154
  CFG3 Mosi_i_4_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_222)
);
defparam Mosi_i_4_9.INIT=8'hE2;
// @39:141
  CFG3 DataFromMiso_7_8_0_a2_0 (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(SpiBitPos_Z[0]),
	.Y(DataFromMiso_7_8_0_a2_0_Z)
);
defparam DataFromMiso_7_8_0_a2_0.INIT=8'h20;
// @39:106
  CFG4 \DataFromMiso_1_en_0_0[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[3]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_0_0_Z[0])
);
defparam \DataFromMiso_1_en_0_0[0] .INIT=16'h1000;
// @39:106
  CFG4 \DataFromMiso_1_en_0[7]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[3]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_0_Z[7])
);
defparam \DataFromMiso_1_en_0[7] .INIT=16'h0040;
// @39:106
  CFG4 \DataFromMiso_1_en_0[8]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[3]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_0_Z[8])
);
defparam \DataFromMiso_1_en_0[8] .INIT=16'h4000;
// @39:106
  CFG4 \DataFromMiso_1_en_0_0[11]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_0[11])
);
defparam \DataFromMiso_1_en_0_0[11] .INIT=16'h0080;
// @39:106
  CFG4 \DataFromMiso_1_en_0[4]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_0_Z[4])
);
defparam \DataFromMiso_1_en_0[4] .INIT=16'h4000;
// @39:106
  CFG4 \DataFromMiso_1_en_0_0[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_0_0_Z[3])
);
defparam \DataFromMiso_1_en_0_0[3] .INIT=16'h0040;
// @39:142
  CFG3 un6_ncslatchedlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_Z[4]),
	.Y(un6_ncslatchedlto8_2_Z)
);
defparam un6_ncslatchedlto8_2.INIT=8'h7F;
// @39:106
  CFG4 \DataFromMiso_1_en_1[19]  (
	.A(SpiBitPos_Z[4]),
	.B(nCsLatched_Z),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_1_Z[19])
);
defparam \DataFromMiso_1_en_1[19] .INIT=16'h0008;
// @39:106
  CFG4 \DataFromMiso_1_en_1[16]  (
	.A(SpiMasterPorts_0_Sck),
	.B(SpiMasterPorts_0_XferComplete),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMiso_1_en_1_Z[16])
);
defparam \DataFromMiso_1_en_1[16] .INIT=16'h0001;
// @39:142
  CFG4 un6_ncslatchedlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un6_ncslatchedlt8)
);
defparam un6_ncslatchedlto3.INIT=16'h0111;
// @39:106
  CFG3 \nCsce[0]  (
	.A(DacNum_i_Z[0]),
	.B(un7_ambadatalatched_5),
	.C(DacNum_i_Z[1]),
	.Y(nCsce_5[0])
);
defparam \nCsce[0] .INIT=8'h04;
  CFG4 \SpiBitPos_RNI0I4J1_1[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[3]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_4[9])
);
defparam \SpiBitPos_RNI0I4J1_1[0] .INIT=16'h0080;
  CFG4 Sck_i_RNI3LLC1 (
	.A(SpiMasterPorts_0_XferComplete),
	.B(SpiMasterPorts_0_Sck),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMiso_1_en_5[5])
);
defparam Sck_i_RNI3LLC1.INIT=16'h0010;
  CFG4 \SpiBitPos_RNIGIPF1_0[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_4[17])
);
defparam \SpiBitPos_RNIGIPF1_0[0] .INIT=16'h0020;
  CFG4 Sck_i_RNIJK0G1_0 (
	.A(SpiMasterPorts_0_XferComplete),
	.B(SpiMasterPorts_0_Sck),
	.C(SpiBitPos_Z[2]),
	.D(nCsLatched_Z),
	.Y(DataFromMiso_1_en_5[17])
);
defparam Sck_i_RNIJK0G1_0.INIT=16'h0100;
  CFG4 Sck_i_RNI3LLC1_0 (
	.A(SpiMasterPorts_0_XferComplete),
	.B(SpiMasterPorts_0_Sck),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMiso_1_en_5[0])
);
defparam Sck_i_RNI3LLC1_0.INIT=16'h0001;
  CFG4 \SpiBitPos_RNI0I4J1_0[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[3]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_4[2])
);
defparam \SpiBitPos_RNI0I4J1_0[0] .INIT=16'h2000;
  CFG4 Sck_i_RNI2KLC1 (
	.A(SpiMasterPorts_0_XferComplete),
	.B(SpiMasterPorts_0_Sck),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[4]),
	.Y(DataFromMiso_1_en_5[3])
);
defparam Sck_i_RNI2KLC1.INIT=16'h0001;
  CFG4 \SpiBitPos_RNI0I4J1[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[3]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_4[10])
);
defparam \SpiBitPos_RNI0I4J1[0] .INIT=16'h8000;
  CFG4 \SpiBitPos_RNI0I4J1_2[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[3]),
	.C(nCsLatched_Z),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_4[1])
);
defparam \SpiBitPos_RNI0I4J1_2[0] .INIT=16'h0020;
  CFG4 Sck_i_RNIJK0G1 (
	.A(SpiMasterPorts_0_XferComplete),
	.B(SpiMasterPorts_0_Sck),
	.C(SpiBitPos_Z[2]),
	.D(nCsLatched_Z),
	.Y(DataFromMiso_1_en_5[21])
);
defparam Sck_i_RNIJK0G1.INIT=16'h1000;
  CFG4 Sck_i_RNI0ILC1 (
	.A(SpiMasterPorts_0_Sck),
	.B(SpiMasterPorts_0_XferComplete),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMiso_1_en_5[19])
);
defparam Sck_i_RNI0ILC1.INIT=16'h0100;
  CFG4 \SpiBitPos_RNIGIPF1[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_4[18])
);
defparam \SpiBitPos_RNIGIPF1[0] .INIT=16'h2000;
  CFG4 \SpiBitPos_RNI3L4J1[0]  (
	.A(SpiBitPos_Z[4]),
	.B(nCsLatched_Z),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[0]),
	.Y(DataFromMiso_1_en_4[16])
);
defparam \SpiBitPos_RNI3L4J1[0] .INIT=16'h0800;
// @39:106
  CFG3 Sck_i_0_0_o2_0 (
	.A(ClkDiv_lcry),
	.B(SpiMasterPorts_0_XferComplete),
	.C(nCsLatched_Z),
	.Y(N_204)
);
defparam Sck_i_0_0_o2_0.INIT=8'hEF;
// @39:154
  CFG4 Mosi_i_4_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[4]),
	.Y(N_93_1)
);
defparam Mosi_i_4_8_1_0.INIT=16'h0A0C;
// @39:154
  CFG4 Mosi_i_4_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_246_2)
);
defparam Mosi_i_4_2_i_m2_2_0.INIT=16'hAC00;
// @39:154
  CFG4 _decfrac23_0_a2 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[0]),
	.C(SpiBitPos_Z[3]),
	.D(N_97),
	.Y(_decfrac23)
);
defparam _decfrac23_0_a2.INIT=16'h0020;
// @39:142
  CFG4 Pready_1_sqmuxa (
	.A(SpiMasterPorts_0_XferComplete),
	.B(nCsLatched_Z),
	.C(ClkDiv_lcry),
	.D(XferComplete_i_0_sqmuxa),
	.Y(Pready_1_sqmuxa_Z)
);
defparam Pready_1_sqmuxa.INIT=16'hFBFF;
// @39:106
  CFG3 Sck_i_0_0_a2_1 (
	.A(SpiMasterPorts_0_Sck),
	.B(SpiBitPos_Z[4]),
	.C(N_99),
	.Y(XferComplete_i_0_sqmuxa)
);
defparam Sck_i_0_0_a2_1.INIT=8'h02;
// @39:141
  CFG4 \SpiBitPos_7_1.ANB1  (
	.A(SpiBitPos_Z[1]),
	.B(SpiMasterPorts_0_XferComplete),
	.C(ClkDiv_lcry),
	.D(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.Y(ANB1)
);
defparam \SpiBitPos_7_1.ANB1 .INIT=16'h0200;
// @39:141
  CFG4 \SpiBitPos_7_1.ANB0  (
	.A(SpiBitPos_Z[0]),
	.B(SpiMasterPorts_0_XferComplete),
	.C(ClkDiv_lcry),
	.D(DataFromMiso_1_sqmuxa_0_a2_0_Z),
	.Y(CO0)
);
defparam \SpiBitPos_7_1.ANB0 .INIT=16'h0200;
// @39:141
  CFG2 DataFromMiso_7_1 (
	.A(SpiBitPos_1_sqmuxa_3),
	.B(_decfrac23),
	.Y(DataFromMiso_7_1_Z)
);
defparam DataFromMiso_7_1.INIT=4'h8;
// @39:141
  CFG2 \SpiBitPos_7_1.ANB3  (
	.A(SpiBitPos_1_sqmuxa_3),
	.B(SpiBitPos_Z[3]),
	.Y(ANB3)
);
defparam \SpiBitPos_7_1.ANB3 .INIT=4'h8;
// @39:106
  CFG3 XferComplete_i_4_iv_i (
	.A(SpiMasterPorts_0_XferComplete),
	.B(ClkDiv_lcry),
	.C(XferComplete_i_0_sqmuxa),
	.Y(XferComplete_i_4_iv_i_Z)
);
defparam XferComplete_i_4_iv_i.INIT=8'hBA;
// @39:154
  CFG3 Mosi_i_4_8 (
	.A(N_93_1),
	.B(DataToMosi_i_Z[11]),
	.C(SpiBitPos_Z[2]),
	.Y(N_93)
);
defparam Mosi_i_4_8.INIT=8'hEA;
// @39:154
  CFG3 Mosi_i_4_2_i_m2 (
	.A(N_246_2),
	.B(DataToMosi_i_Z[15]),
	.C(SpiBitPos_Z[2]),
	.Y(N_246)
);
defparam Mosi_i_4_2_i_m2.INIT=8'hAE;
// @39:141
  CFG4 DataFromMiso_7_11_0_a2 (
	.A(N_97),
	.B(SpiBitPos_1_sqmuxa_3),
	.C(SpiBitPos_Z[4]),
	.D(N_198),
	.Y(DataFromMiso_7_11)
);
defparam DataFromMiso_7_11_0_a2.INIT=16'h0040;
// @39:142
  CFG4 un6_ncslatchedlto8 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(un6_ncslatchedlto8_2_Z),
	.D(un6_ncslatchedlt8),
	.Y(ClkDiv_lcry)
);
defparam un6_ncslatchedlto8.INIT=16'hFFF7;
// @39:141
  CFG4 DataFromMiso_7_8_0_a2 (
	.A(DataFromMiso_7_8_0_a2_0_Z),
	.B(SpiBitPos_1_sqmuxa_3),
	.C(SpiBitPos_Z[1]),
	.D(SpiBitPos_Z[2]),
	.Y(DataFromMiso_7_8)
);
defparam DataFromMiso_7_8_0_a2.INIT=16'h0800;
// @39:142
  CFG3 SpiBitPos_1_sqmuxa (
	.A(N_99),
	.B(SpiBitPos_1_sqmuxa_3),
	.C(SpiBitPos_Z[4]),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=8'hC8;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[13]  (
	.A(DataFromMiso_1_en_4[9]),
	.B(DataFromMiso_1_en_5[5]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[13]),
	.Y(DataFromMiso_1_ldmx_0[13])
);
defparam \DataFromMiso_1_ldmx[13] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[14]  (
	.A(DataFromMiso_1_en_4[10]),
	.B(DataFromMiso_1_en_5[5]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[14]),
	.Y(DataFromMiso_1_ldmx_1[14])
);
defparam \DataFromMiso_1_ldmx[14] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[16]  (
	.A(DataFromMiso_1_en_1_Z[16]),
	.B(DataFromMiso_1_en_4[16]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[16]),
	.Y(DataFromMiso_1_ldmx_Z[16])
);
defparam \DataFromMiso_1_ldmx[16] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[17]  (
	.A(DataFromMiso_1_en_5[17]),
	.B(DataFromMiso_1_en_4[17]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[17]),
	.Y(DataFromMiso_1_ldmx_1[17])
);
defparam \DataFromMiso_1_ldmx[17] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[18]  (
	.A(DataFromMiso_1_en_5[17]),
	.B(DataFromMiso_1_en_4[18]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[18]),
	.Y(DataFromMiso_1_ldmx_2[18])
);
defparam \DataFromMiso_1_ldmx[18] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[19]  (
	.A(DataFromMiso_1_en_1_Z[19]),
	.B(DataFromMiso_1_en_5[19]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[19]),
	.Y(DataFromMiso_1_ldmx_2[19])
);
defparam \DataFromMiso_1_ldmx[19] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[20]  (
	.A(DataFromMiso_1_en_4[16]),
	.B(DataFromMiso_1_en_5[19]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[20]),
	.Y(DataFromMiso_1_ldmx_2[20])
);
defparam \DataFromMiso_1_ldmx[20] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[21]  (
	.A(DataFromMiso_1_en_5[21]),
	.B(DataFromMiso_1_en_4[17]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[21]),
	.Y(DataFromMiso_1_ldmx_1[21])
);
defparam \DataFromMiso_1_ldmx[21] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[22]  (
	.A(DataFromMiso_1_en_5[21]),
	.B(DataFromMiso_1_en_4[18]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[22]),
	.Y(DataFromMiso_1_ldmx_2[22])
);
defparam \DataFromMiso_1_ldmx[22] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[0]  (
	.A(DataFromMiso_1_en_0_0_Z[0]),
	.B(DataFromMiso_1_en_5[0]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[0]),
	.Y(DataFromMiso_1_ldmx_Z[0])
);
defparam \DataFromMiso_1_ldmx[0] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[1]  (
	.A(DataFromMiso_1_en_4[1]),
	.B(DataFromMiso_1_en_5[0]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[1]),
	.Y(DataFromMiso_1_ldmx_1[1])
);
defparam \DataFromMiso_1_ldmx[1] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[2]  (
	.A(DataFromMiso_1_en_4[2]),
	.B(DataFromMiso_1_en_5[0]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[2]),
	.Y(DataFromMiso_1_ldmx_0[2])
);
defparam \DataFromMiso_1_ldmx[2] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[3]  (
	.A(DataFromMiso_1_en_0_0_Z[3]),
	.B(DataFromMiso_1_en_5[3]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[3]),
	.Y(DataFromMiso_1_ldmx_1[3])
);
defparam \DataFromMiso_1_ldmx[3] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[4]  (
	.A(DataFromMiso_1_en_0_Z[4]),
	.B(DataFromMiso_1_en_5[3]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[4]),
	.Y(DataFromMiso_1_ldmx_2[4])
);
defparam \DataFromMiso_1_ldmx[4] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[5]  (
	.A(DataFromMiso_1_en_4[1]),
	.B(DataFromMiso_1_en_5[5]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[5]),
	.Y(DataFromMiso_1_ldmx_2[5])
);
defparam \DataFromMiso_1_ldmx[5] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[6]  (
	.A(DataFromMiso_1_en_4[2]),
	.B(DataFromMiso_1_en_5[5]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[6]),
	.Y(DataFromMiso_1_ldmx_2[6])
);
defparam \DataFromMiso_1_ldmx[6] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[7]  (
	.A(DataFromMiso_1_en_0_Z[7]),
	.B(DataFromMiso_1_en_5[0]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[7]),
	.Y(DataFromMiso_1_ldmx_1[7])
);
defparam \DataFromMiso_1_ldmx[7] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[8]  (
	.A(DataFromMiso_1_en_0_Z[8]),
	.B(DataFromMiso_1_en_5[0]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[8]),
	.Y(DataFromMiso_1_ldmx_0[8])
);
defparam \DataFromMiso_1_ldmx[8] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[9]  (
	.A(DataFromMiso_1_en_4[9]),
	.B(DataFromMiso_1_en_5[0]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[9]),
	.Y(DataFromMiso_1_ldmx_1[9])
);
defparam \DataFromMiso_1_ldmx[9] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[10]  (
	.A(DataFromMiso_1_en_4[10]),
	.B(DataFromMiso_1_en_5[0]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[10]),
	.Y(DataFromMiso_1_ldmx_1[10])
);
defparam \DataFromMiso_1_ldmx[10] .INIT=16'hF780;
// @39:106
  CFG4 \DataFromMiso_1_ldmx[11]  (
	.A(DataFromMiso_1_en_0[11]),
	.B(DataFromMiso_1_en_5[3]),
	.C(MisoA_c),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[11]),
	.Y(DataFromMiso_1_ldmx_2[11])
);
defparam \DataFromMiso_1_ldmx[11] .INIT=16'hF780;
// @39:106
  CFG4 Sck_i_0_0 (
	.A(XferComplete_i_0_sqmuxa),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(SpiMasterPorts_0_Sck),
	.D(N_204),
	.Y(Sck_i_0_0_5)
);
defparam Sck_i_0_0.INIT=16'hFEEE;
// @39:141
  CFG3 \SpiBitPos_7_1.SUM[1]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(CO0),
	.Y(SpiBitPos_7[1])
);
defparam \SpiBitPos_7_1.SUM[1] .INIT=8'h96;
// @39:141
  CFG4 \SpiBitPos_7_1.CO2  (
	.A(ANB1),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_1_sqmuxa_3),
	.D(CO0),
	.Y(CO2)
);
defparam \SpiBitPos_7_1.CO2 .INIT=16'hFFEA;
// @39:126
  CFG2 DacNum_i_0_sqmuxa (
	.A(un1_ambadatalatched_5),
	.B(GPIO_1_M2F),
	.Y(DacNum_i_0_sqmuxa_Z)
);
defparam DacNum_i_0_sqmuxa.INIT=4'h2;
// @39:142
  CFG4 Mosi_i_8_iv_RNO_0 (
	.A(SpiMasterPorts_0_XferComplete),
	.B(SpiMasterPorts_0_Sck),
	.C(N_99),
	.D(SpiBitPos_Z[4]),
	.Y(N_50_i)
);
defparam Mosi_i_8_iv_RNO_0.INIT=16'h4440;
// @39:141
  CFG3 \SpiBitPos_7_1.SUM[3]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[3]),
	.C(CO2),
	.Y(SpiBitPos_7[3])
);
defparam \SpiBitPos_7_1.SUM[3] .INIT=8'h96;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM[2]  (
	.A(ANB1),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(CO0),
	.Y(SpiBitPos_7[2])
);
defparam \SpiBitPos_7_1.SUM[2] .INIT=16'hC396;
// @39:106
  CFG2 Pready_1_sqmuxa_1_i (
	.A(un1_ambadatalatched_5),
	.B(Pready_1_sqmuxa_Z),
	.Y(Pready_1_sqmuxa_1_i_Z)
);
defparam Pready_1_sqmuxa_1_i.INIT=4'hB;
// @39:141
  CFG4 \SpiBitPos_7_1.SUM[4]  (
	.A(ANB3),
	.B(SpiBitPos_Z[4]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(CO2),
	.Y(SpiBitPos_7[4])
);
defparam \SpiBitPos_7_1.SUM[4] .INIT=16'hC396;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_5 */

module Ux2FPGA (
  CLK0,
  DEVRST_N,
  MisoA,
  MisoB,
  MisoC,
  MisoD,
  MisoE,
  MisoF,
  MisoMon0,
  MisoMon1,
  PAD_IN_0,
  RX,
  MosiA,
  MosiB,
  MosiC,
  MosiD,
  MosiE,
  MosiF,
  MosiMonAdc,
  PAD_OUT,
  SckADCs,
  SckMonAdc,
  Tx,
  nCsA,
  nCsB,
  nCsC,
  nCsD,
  nCsE,
  nCsF,
  nCsMonAdc,
  test
)
;
input CLK0 ;
input DEVRST_N ;
input MisoA ;
input MisoB ;
input MisoC ;
input MisoD ;
input MisoE ;
input MisoF ;
input MisoMon0 ;
input MisoMon1 ;
input [8:0] PAD_IN_0 ;
input RX ;
output MosiA ;
output MosiB ;
output MosiC ;
output MosiD ;
output MosiE ;
output MosiF ;
output MosiMonAdc ;
output [3:0] PAD_OUT ;
output SckADCs ;
output SckMonAdc ;
output [0:0] Tx /* synthesis syn_tristate = 1 */ ;
output nCsA ;
output nCsB ;
output nCsC ;
output nCsD ;
output nCsE ;
output nCsF ;
output nCsMonAdc ;
output [1:8] test ;
wire CLK0 ;
wire DEVRST_N ;
wire MisoA ;
wire MisoB ;
wire MisoC ;
wire MisoD ;
wire MisoE ;
wire MisoF ;
wire MisoMon0 ;
wire MisoMon1 ;
wire RX ;
wire MosiA ;
wire MosiB ;
wire MosiC ;
wire MosiD ;
wire MosiE ;
wire MosiF ;
wire MosiMonAdc ;
wire SckADCs ;
wire SckMonAdc ;
wire nCsA ;
wire nCsB ;
wire nCsC ;
wire nCsD ;
wire nCsE ;
wire nCsF ;
wire nCsMonAdc ;
wire [7:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA;
wire [8:0] Y_net_0;
wire [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA;
wire [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA;
wire [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA;
wire [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA;
wire [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA;
wire [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA;
wire [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA;
wire [23:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA;
wire [4:2] Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR;
wire [4:1] test_c;
wire AND4_0_Y ;
wire SpiMasterPorts_4_Sck ;
wire SpiMasterPorts_5_Sck ;
wire SpiMasterPorts_0_Sck ;
wire SpiMasterPorts_1_Sck ;
wire SpiMasterPorts_2_Sck ;
wire SpiMasterPorts_3_Sck ;
wire Ux2FPGA_sb_0_FIC_0_CLK ;
wire VCC ;
wire CoreUARTapb_C0_0_RXRDY ;
wire CoreUARTapb_C0_0_TX ;
wire Ux2FPGA_sb_0_GPIO_4_M2F ;
wire Ux2FPGA_sb_0_GPIO_5_M2F ;
wire Ux2FPGA_sb_0_GPIO_6_M2F ;
wire Ux2FPGA_sb_0_GPIO_7_M2F ;
wire OR4_1_Y ;
wire OR4_0_Y ;
wire GND ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_32 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused ;
wire Ux2FPGA_sb_0_Ux2FPGA_sb_MSS_0_GPIO_1_M2F ;
wire SpiMasterPorts_7_XferComplete ;
wire SpiMasterPorts_0_XferComplete ;
wire SpiMasterPorts_1_XferComplete ;
wire SpiMasterPorts_2_XferComplete ;
wire SpiMasterPorts_3_XferComplete ;
wire SpiMasterPorts_4_XferComplete ;
wire SpiMasterPorts_5_XferComplete ;
wire SpiMasterPorts_6_XferComplete ;
wire CLK0_c ;
wire MisoA_c ;
wire MisoB_c ;
wire MisoC_c ;
wire MisoD_c ;
wire MisoE_c ;
wire MisoF_c ;
wire MisoMon0_c ;
wire MisoMon1_c ;
wire RX_c ;
wire MosiB_c ;
wire MosiC_c ;
wire MosiD_c ;
wire MosiE_c ;
wire MosiF_c ;
wire MosiMonAdc_c ;
wire SckMonAdc_c ;
wire nCsB_c ;
wire nCsC_c ;
wire nCsD_c ;
wire nCsE_c ;
wire nCsF_c ;
wire nCsMonAdc_c ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx ;
wire N_32 ;
wire N_61 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx ;
wire TXRDY_OUT_PRE_INV0_0_i ;
wire GPIO_1_M2F_arst_i ;
// @29:48
  INBUF CLK0_ibuf (
	.Y(CLK0_c),
	.PAD(CLK0)
);
// @29:50
  INBUF MisoA_ibuf (
	.Y(MisoA_c),
	.PAD(MisoA)
);
// @29:51
  INBUF MisoB_ibuf (
	.Y(MisoB_c),
	.PAD(MisoB)
);
// @29:52
  INBUF MisoC_ibuf (
	.Y(MisoC_c),
	.PAD(MisoC)
);
// @29:53
  INBUF MisoD_ibuf (
	.Y(MisoD_c),
	.PAD(MisoD)
);
// @29:54
  INBUF MisoE_ibuf (
	.Y(MisoE_c),
	.PAD(MisoE)
);
// @29:55
  INBUF MisoF_ibuf (
	.Y(MisoF_c),
	.PAD(MisoF)
);
// @29:56
  INBUF MisoMon0_ibuf (
	.Y(MisoMon0_c),
	.PAD(MisoMon0)
);
// @29:57
  INBUF MisoMon1_ibuf (
	.Y(MisoMon1_c),
	.PAD(MisoMon1)
);
// @29:59
  INBUF RX_ibuf (
	.Y(RX_c),
	.PAD(RX)
);
// @29:63
  OUTBUF MosiA_obuf (
	.PAD(MosiA),
	.D(test_c[4])
);
// @29:64
  OUTBUF MosiB_obuf (
	.PAD(MosiB),
	.D(MosiB_c)
);
// @29:65
  OUTBUF MosiC_obuf (
	.PAD(MosiC),
	.D(MosiC_c)
);
// @29:66
  OUTBUF MosiD_obuf (
	.PAD(MosiD),
	.D(MosiD_c)
);
// @29:67
  OUTBUF MosiE_obuf (
	.PAD(MosiE),
	.D(MosiE_c)
);
// @29:68
  OUTBUF MosiF_obuf (
	.PAD(MosiF),
	.D(MosiF_c)
);
// @29:69
  OUTBUF MosiMonAdc_obuf (
	.PAD(MosiMonAdc),
	.D(MosiMonAdc_c)
);
// @29:71
  OUTBUF SckADCs_obuf (
	.PAD(SckADCs),
	.D(test_c[1])
);
// @29:72
  OUTBUF SckMonAdc_obuf (
	.PAD(SckMonAdc),
	.D(SckMonAdc_c)
);
// @29:74
  OUTBUF nCsA_obuf (
	.PAD(nCsA),
	.D(test_c[2])
);
// @29:75
  OUTBUF nCsB_obuf (
	.PAD(nCsB),
	.D(nCsB_c)
);
// @29:76
  OUTBUF nCsC_obuf (
	.PAD(nCsC),
	.D(nCsC_c)
);
// @29:77
  OUTBUF nCsD_obuf (
	.PAD(nCsD),
	.D(nCsD_c)
);
// @29:78
  OUTBUF nCsE_obuf (
	.PAD(nCsE),
	.D(nCsE_c)
);
// @29:79
  OUTBUF nCsF_obuf (
	.PAD(nCsF),
	.D(nCsF_c)
);
// @29:80
  OUTBUF nCsMonAdc_obuf (
	.PAD(nCsMonAdc),
	.D(nCsMonAdc_c)
);
// @29:81
  OUTBUF \test_obuf[8]  (
	.PAD(test[8]),
	.D(GND)
);
// @29:81
  OUTBUF \test_obuf[7]  (
	.PAD(test[7]),
	.D(GND)
);
// @29:81
  OUTBUF \test_obuf[6]  (
	.PAD(test[6]),
	.D(GND)
);
// @29:81
  OUTBUF \test_obuf[5]  (
	.PAD(test[5]),
	.D(GND)
);
// @29:81
  OUTBUF \test_obuf[4]  (
	.PAD(test[4]),
	.D(test_c[4])
);
// @29:81
  OUTBUF \test_obuf[3]  (
	.PAD(test[3]),
	.D(test_c[3])
);
// @29:81
  OUTBUF \test_obuf[2]  (
	.PAD(test[2]),
	.D(test_c[2])
);
// @29:81
  OUTBUF \test_obuf[1]  (
	.PAD(test[1]),
	.D(test_c[1])
);
// @29:565
  OR4 OR4_1 (
	.Y(OR4_1_Y),
	.A(OR4_0_Y),
	.B(SpiMasterPorts_3_XferComplete),
	.C(SpiMasterPorts_4_XferComplete),
	.D(SpiMasterPorts_5_XferComplete)
);
// @29:554
  OR4 OR4_0 (
	.Y(OR4_0_Y),
	.A(SpiMasterPorts_0_XferComplete),
	.B(SpiMasterPorts_1_XferComplete),
	.C(GND),
	.D(SpiMasterPorts_2_XferComplete)
);
// @29:544
  OR3 OR3_0 (
	.Y(test_c[3]),
	.A(OR4_1_Y),
	.B(SpiMasterPorts_6_XferComplete),
	.C(SpiMasterPorts_7_XferComplete)
);
// @29:485
  AND4 AND4_0 (
	.Y(AND4_0_Y),
	.A(SpiMasterPorts_0_Sck),
	.B(SpiMasterPorts_1_Sck),
	.C(SpiMasterPorts_2_Sck),
	.D(SpiMasterPorts_3_Sck)
);
// @29:475
  AND3 AND3_0 (
	.Y(test_c[1]),
	.A(AND4_0_Y),
	.B(SpiMasterPorts_4_Sck),
	.C(SpiMasterPorts_5_Sck)
);
// @29:496
  CoreUARTapb_C0 CoreUARTapb_C0_0 (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[7:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4:2]),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.CoreUARTapb_C0_0_RXRDY(CoreUARTapb_C0_0_RXRDY),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused(popfeedthru_unused),
	.N_61(N_61),
	.RX_c(RX_c),
	.TXRDY_OUT_PRE_INV0_0_i(TXRDY_OUT_PRE_INV0_0_i),
	.CoreUARTapb_C0_0_TX(CoreUARTapb_C0_0_TX)
);
// @29:519
  IO_OUTPUTS IO_INPUTS_inst_0 (
	.Y_net_0(Y_net_0[8:0]),
	.PAD_IN_0(PAD_IN_0[8:0])
);
// @29:527
  IO_INPUTS IO_OUTPUTS_inst_0 (
	.PAD_OUT(PAD_OUT[3:0]),
	.Ux2FPGA_sb_0_GPIO_5_M2F(Ux2FPGA_sb_0_GPIO_5_M2F),
	.Ux2FPGA_sb_0_GPIO_6_M2F(Ux2FPGA_sb_0_GPIO_6_M2F),
	.Ux2FPGA_sb_0_GPIO_7_M2F(Ux2FPGA_sb_0_GPIO_7_M2F),
	.Ux2FPGA_sb_0_GPIO_4_M2F(Ux2FPGA_sb_0_GPIO_4_M2F)
);
// @29:535
  IO_TXBuf IO_TXBuf_0 (
	.Tx_0(Tx[0]),
	.CoreUARTapb_C0_0_TX(CoreUARTapb_C0_0_TX),
	.TXRDY_OUT_PRE_INV0_0_i(TXRDY_OUT_PRE_INV0_0_i)
);
// @29:760
  Ux2FPGA_sb Ux2FPGA_sb_0 (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR(Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[4:2]),
	.test_c_0(test_c[3]),
	.Y_net_0(Y_net_0[8:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[23:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_PRDATA[7:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[23:0]),
	.GPIO_1_M2F(Ux2FPGA_sb_0_Ux2FPGA_sb_MSS_0_GPIO_1_M2F),
	.GPIO_1_M2F_arst_i(GPIO_1_M2F_arst_i),
	.Ux2FPGA_sb_0_GPIO_4_M2F(Ux2FPGA_sb_0_GPIO_4_M2F),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_32(popfeedthru_unused_32),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused(popfeedthru_unused),
	.Ux2FPGA_sb_0_GPIO_5_M2F(Ux2FPGA_sb_0_GPIO_5_M2F),
	.Ux2FPGA_sb_0_GPIO_6_M2F(Ux2FPGA_sb_0_GPIO_6_M2F),
	.Ux2FPGA_sb_0_GPIO_7_M2F(Ux2FPGA_sb_0_GPIO_7_M2F),
	.CoreUARTapb_C0_0_RXRDY(CoreUARTapb_C0_0_RXRDY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.N_61(N_61),
	.N_32(N_32),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.CLK0_c(CLK0_c)
);
// @29:740
  work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_7 SpiMasterPorts_7 (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[23:0]),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PSELx_i_0),
	.popfeedthru_unused(popfeedthru_unused),
	.GPIO_1_M2F(Ux2FPGA_sb_0_Ux2FPGA_sb_MSS_0_GPIO_1_M2F),
	.MisoMon1_c(MisoMon1_c),
	.SpiMasterPorts_7_XferComplete(SpiMasterPorts_7_XferComplete),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PREADY),
	.GPIO_1_M2F_arst_i(GPIO_1_M2F_arst_i),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK)
);
// @29:717
  work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13 SpiMasterPorts_6 (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PRDATA[23:0]),
	.popfeedthru_unused(popfeedthru_unused),
	.N_32(N_32),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.GPIO_1_M2F(Ux2FPGA_sb_0_Ux2FPGA_sb_MSS_0_GPIO_1_M2F),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_32(popfeedthru_unused_32),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.nCsMonAdc_c(nCsMonAdc_c),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_7_PREADY),
	.SckMonAdc_c(SckMonAdc_c),
	.SpiMasterPorts_6_XferComplete(SpiMasterPorts_6_XferComplete),
	.GPIO_1_M2F_arst_i(GPIO_1_M2F_arst_i),
	.MisoMon0_c(MisoMon0_c),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.MosiMonAdc_c(MosiMonAdc_c)
);
// @29:694
  work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_0 SpiMasterPorts_5 (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PRDATA[23:0]),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PSELx),
	.popfeedthru_unused(popfeedthru_unused),
	.GPIO_1_M2F(Ux2FPGA_sb_0_Ux2FPGA_sb_MSS_0_GPIO_1_M2F),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_32(popfeedthru_unused_32),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.nCsF_c(nCsF_c),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_6_PREADY),
	.SpiMasterPorts_5_Sck(SpiMasterPorts_5_Sck),
	.SpiMasterPorts_5_XferComplete(SpiMasterPorts_5_XferComplete),
	.GPIO_1_M2F_arst_i(GPIO_1_M2F_arst_i),
	.MisoF_c(MisoF_c),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.MosiF_c(MosiF_c)
);
// @29:671
  work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_1 SpiMasterPorts_4 (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PRDATA[23:0]),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PSELx),
	.popfeedthru_unused(popfeedthru_unused),
	.GPIO_1_M2F(Ux2FPGA_sb_0_Ux2FPGA_sb_MSS_0_GPIO_1_M2F),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_32(popfeedthru_unused_32),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.nCsE_c(nCsE_c),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_5_PREADY),
	.SpiMasterPorts_4_Sck(SpiMasterPorts_4_Sck),
	.SpiMasterPorts_4_XferComplete(SpiMasterPorts_4_XferComplete),
	.GPIO_1_M2F_arst_i(GPIO_1_M2F_arst_i),
	.MisoE_c(MisoE_c),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.MosiE_c(MosiE_c)
);
// @29:648
  work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_2 SpiMasterPorts_3 (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PRDATA[23:0]),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PSELx),
	.popfeedthru_unused(popfeedthru_unused),
	.GPIO_1_M2F(Ux2FPGA_sb_0_Ux2FPGA_sb_MSS_0_GPIO_1_M2F),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_32(popfeedthru_unused_32),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.nCsD_c(nCsD_c),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_4_PREADY),
	.SpiMasterPorts_3_Sck(SpiMasterPorts_3_Sck),
	.SpiMasterPorts_3_XferComplete(SpiMasterPorts_3_XferComplete),
	.GPIO_1_M2F_arst_i(GPIO_1_M2F_arst_i),
	.MisoD_c(MisoD_c),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.MosiD_c(MosiD_c)
);
// @29:625
  work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_3 SpiMasterPorts_2 (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PRDATA[23:0]),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PSELx),
	.popfeedthru_unused(popfeedthru_unused),
	.GPIO_1_M2F(Ux2FPGA_sb_0_Ux2FPGA_sb_MSS_0_GPIO_1_M2F),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_32(popfeedthru_unused_32),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.nCsC_c(nCsC_c),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_3_PREADY),
	.SpiMasterPorts_2_Sck(SpiMasterPorts_2_Sck),
	.SpiMasterPorts_2_XferComplete(SpiMasterPorts_2_XferComplete),
	.GPIO_1_M2F_arst_i(GPIO_1_M2F_arst_i),
	.MisoC_c(MisoC_c),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.MosiC_c(MosiC_c)
);
// @29:602
  work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_4 SpiMasterPorts_1 (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PRDATA[23:0]),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PSELx),
	.popfeedthru_unused(popfeedthru_unused),
	.GPIO_1_M2F(Ux2FPGA_sb_0_Ux2FPGA_sb_MSS_0_GPIO_1_M2F),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_32(popfeedthru_unused_32),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.nCsB_c(nCsB_c),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_2_PREADY),
	.SpiMasterPorts_1_Sck(SpiMasterPorts_1_Sck),
	.SpiMasterPorts_1_XferComplete(SpiMasterPorts_1_XferComplete),
	.GPIO_1_M2F_arst_i(GPIO_1_M2F_arst_i),
	.MisoB_c(MisoB_c),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK),
	.MosiB_c(MosiB_c)
);
// @29:579
  work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_5 SpiMasterPorts_0 (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PRDATA[23:0]),
	.test_c_2(test_c[4]),
	.test_c_0(test_c[2]),
	.GPIO_1_M2F(Ux2FPGA_sb_0_Ux2FPGA_sb_MSS_0_GPIO_1_M2F),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PSELx),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_32(popfeedthru_unused_32),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY(Ux2FPGA_sb_0_AMBA_SLAVE_0_1_PREADY),
	.SpiMasterPorts_0_Sck(SpiMasterPorts_0_Sck),
	.SpiMasterPorts_0_XferComplete(SpiMasterPorts_0_XferComplete),
	.GPIO_1_M2F_arst_i(GPIO_1_M2F_arst_i),
	.MisoA_c(MisoA_c),
	.Ux2FPGA_sb_0_FIC_0_CLK(Ux2FPGA_sb_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Ux2FPGA */

