// Seed: 3202941683
module module_0 (
    input uwire id_0,
    input tri0  id_1,
    input tri0  id_2,
    input wire  id_3
);
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input wor id_2,
    input wire id_3,
    input wor id_4,
    output wire id_5,
    input uwire id_6,
    input tri id_7,
    input wor id_8,
    input uwire id_9,
    output tri0 id_10,
    input supply1 id_11,
    input tri id_12,
    output wor id_13
);
  assign id_10 = 1;
  module_0(
      id_8, id_4, id_6, id_9
  );
endmodule
