Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Mar 22 13:42:10 2022
| Host         : DESKTOP-BQ730G3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.172        0.000                      0                 1847        0.025        0.000                      0                 1847        9.020        0.000                       0                   814  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.172        0.000                      0                 1847        0.025        0.000                      0                 1847        9.020        0.000                       0                   814  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.172ns  (required time - arrival time)
  Source:                 design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 4.816ns (45.592%)  route 5.747ns (54.408%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.679     2.987    design_1_i/axi_wrapper_0/inst/aclk
    SLICE_X13Y40         FDRE                                         r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.419     3.406 r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/Q
                         net (fo=18, routed)          1.958     5.364    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/Q[5]
    SLICE_X20Y37         LUT6 (Prop_lut6_I2_O)        0.299     5.663 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1/O
                         net (fo=2, routed)           0.458     6.121    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.245 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4/O
                         net (fo=1, routed)           0.000     6.245    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.646 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.646    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.980 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0/O[1]
                         net (fo=4, routed)           0.994     7.975    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0_n_6
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.303     8.278 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11/O
                         net (fo=2, routed)           0.422     8.700    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.824 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3/O
                         net (fo=1, routed)           0.569     9.392    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.912 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.912    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.131 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__1/O[0]
                         net (fo=1, routed)           0.629    10.760    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__1_n_7
    SLICE_X16Y38         LUT2 (Prop_lut2_I1_O)        0.295    11.055 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_7/O
                         net (fo=1, routed)           0.000    11.055    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_7_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.431 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.431    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_6_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.754 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.717    12.471    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/C[13]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.306    12.777 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[15]_i_4/O
                         net (fo=1, routed)           0.000    12.777    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[15]_i_4_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.327 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.327    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.550 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.550    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv0[16]
    SLICE_X11Y40         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.505    22.698    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/aclk
    SLICE_X11Y40         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[16]/C
                         clock pessimism              0.264    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)        0.062    22.722    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[16]
  -------------------------------------------------------------------
                         required time                         22.722    
                         arrival time                         -13.550    
  -------------------------------------------------------------------
                         slack                                  9.172    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.497ns  (logic 4.750ns (45.250%)  route 5.747ns (54.750%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.679     2.987    design_1_i/axi_wrapper_0/inst/aclk
    SLICE_X13Y40         FDRE                                         r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.419     3.406 r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/Q
                         net (fo=18, routed)          1.958     5.364    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/Q[5]
    SLICE_X20Y37         LUT6 (Prop_lut6_I2_O)        0.299     5.663 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1/O
                         net (fo=2, routed)           0.458     6.121    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.245 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4/O
                         net (fo=1, routed)           0.000     6.245    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.646 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.646    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.980 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0/O[1]
                         net (fo=4, routed)           0.994     7.975    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0_n_6
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.303     8.278 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11/O
                         net (fo=2, routed)           0.422     8.700    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.824 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3/O
                         net (fo=1, routed)           0.569     9.392    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.912 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.912    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.131 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__1/O[0]
                         net (fo=1, routed)           0.629    10.760    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__1_n_7
    SLICE_X16Y38         LUT2 (Prop_lut2_I1_O)        0.295    11.055 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_7/O
                         net (fo=1, routed)           0.000    11.055    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_7_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.431 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.431    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_6_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.754 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.717    12.471    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/C[13]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.306    12.777 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[15]_i_4/O
                         net (fo=1, routed)           0.000    12.777    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[15]_i_4_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.327 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.327    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.484 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[17]_i_1/CO[1]
                         net (fo=1, routed)           0.000    13.484    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv0[17]
    SLICE_X11Y40         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.505    22.698    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/aclk
    SLICE_X11Y40         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[17]/C
                         clock pessimism              0.264    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)        0.046    22.706    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[17]
  -------------------------------------------------------------------
                         required time                         22.706    
                         arrival time                         -13.484    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             9.305ns  (required time - arrival time)
  Source:                 design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.430ns  (logic 4.683ns (44.899%)  route 5.747ns (55.101%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.679     2.987    design_1_i/axi_wrapper_0/inst/aclk
    SLICE_X13Y40         FDRE                                         r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.419     3.406 r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/Q
                         net (fo=18, routed)          1.958     5.364    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/Q[5]
    SLICE_X20Y37         LUT6 (Prop_lut6_I2_O)        0.299     5.663 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1/O
                         net (fo=2, routed)           0.458     6.121    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.245 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4/O
                         net (fo=1, routed)           0.000     6.245    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.646 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.646    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.980 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0/O[1]
                         net (fo=4, routed)           0.994     7.975    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0_n_6
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.303     8.278 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11/O
                         net (fo=2, routed)           0.422     8.700    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.824 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3/O
                         net (fo=1, routed)           0.569     9.392    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.912 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.912    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.131 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__1/O[0]
                         net (fo=1, routed)           0.629    10.760    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__1_n_7
    SLICE_X16Y38         LUT2 (Prop_lut2_I1_O)        0.295    11.055 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_7/O
                         net (fo=1, routed)           0.000    11.055    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_7_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.431 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.431    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_6_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.754 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.717    12.471    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/C[13]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.306    12.777 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[15]_i_4/O
                         net (fo=1, routed)           0.000    12.777    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[15]_i_4_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.417 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.417    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv0[15]
    SLICE_X11Y39         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.505    22.698    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/aclk
    SLICE_X11Y39         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]/C
                         clock pessimism              0.264    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.062    22.722    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]
  -------------------------------------------------------------------
                         required time                         22.722    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                                  9.305    

Slack (MET) :             9.365ns  (required time - arrival time)
  Source:                 design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.370ns  (logic 4.623ns (44.580%)  route 5.747ns (55.420%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.679     2.987    design_1_i/axi_wrapper_0/inst/aclk
    SLICE_X13Y40         FDRE                                         r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.419     3.406 r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/Q
                         net (fo=18, routed)          1.958     5.364    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/Q[5]
    SLICE_X20Y37         LUT6 (Prop_lut6_I2_O)        0.299     5.663 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1/O
                         net (fo=2, routed)           0.458     6.121    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.245 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4/O
                         net (fo=1, routed)           0.000     6.245    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.646 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.646    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.980 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0/O[1]
                         net (fo=4, routed)           0.994     7.975    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0_n_6
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.303     8.278 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11/O
                         net (fo=2, routed)           0.422     8.700    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.824 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3/O
                         net (fo=1, routed)           0.569     9.392    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.912 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.912    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.131 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__1/O[0]
                         net (fo=1, routed)           0.629    10.760    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__1_n_7
    SLICE_X16Y38         LUT2 (Prop_lut2_I1_O)        0.295    11.055 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_7/O
                         net (fo=1, routed)           0.000    11.055    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_7_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.431 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.431    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_6_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.754 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.717    12.471    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/C[13]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.306    12.777 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[15]_i_4/O
                         net (fo=1, routed)           0.000    12.777    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[15]_i_4_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.357 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.357    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv0[14]
    SLICE_X11Y39         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.505    22.698    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/aclk
    SLICE_X11Y39         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[14]/C
                         clock pessimism              0.264    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.062    22.722    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[14]
  -------------------------------------------------------------------
                         required time                         22.722    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                  9.365    

Slack (MET) :             9.710ns  (required time - arrival time)
  Source:                 design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.025ns  (logic 4.537ns (45.256%)  route 5.488ns (54.744%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.679     2.987    design_1_i/axi_wrapper_0/inst/aclk
    SLICE_X13Y40         FDRE                                         r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.419     3.406 r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/Q
                         net (fo=18, routed)          1.958     5.364    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/Q[5]
    SLICE_X20Y37         LUT6 (Prop_lut6_I2_O)        0.299     5.663 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1/O
                         net (fo=2, routed)           0.458     6.121    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.245 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4/O
                         net (fo=1, routed)           0.000     6.245    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.646 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.646    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.980 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0/O[1]
                         net (fo=4, routed)           0.994     7.975    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0_n_6
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.303     8.278 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11/O
                         net (fo=2, routed)           0.422     8.700    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.824 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3/O
                         net (fo=1, routed)           0.569     9.392    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.939 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0/O[2]
                         net (fo=1, routed)           0.463    10.402    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_n_5
    SLICE_X16Y38         LUT2 (Prop_lut2_I1_O)        0.301    10.703 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_9/O
                         net (fo=1, routed)           0.000    10.703    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_9_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.346 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_6/O[3]
                         net (fo=1, routed)           0.624    11.970    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/C[11]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.307    12.277 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_2/O
                         net (fo=1, routed)           0.000    12.277    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_2_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.678 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.678    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.012 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.012    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv0[13]
    SLICE_X11Y39         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.505    22.698    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/aclk
    SLICE_X11Y39         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[13]/C
                         clock pessimism              0.264    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.062    22.722    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[13]
  -------------------------------------------------------------------
                         required time                         22.722    
                         arrival time                         -13.012    
  -------------------------------------------------------------------
                         slack                                  9.710    

Slack (MET) :             9.821ns  (required time - arrival time)
  Source:                 design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 4.426ns (44.643%)  route 5.488ns (55.357%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.679     2.987    design_1_i/axi_wrapper_0/inst/aclk
    SLICE_X13Y40         FDRE                                         r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.419     3.406 r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/Q
                         net (fo=18, routed)          1.958     5.364    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/Q[5]
    SLICE_X20Y37         LUT6 (Prop_lut6_I2_O)        0.299     5.663 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1/O
                         net (fo=2, routed)           0.458     6.121    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.245 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4/O
                         net (fo=1, routed)           0.000     6.245    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.646 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.646    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.980 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0/O[1]
                         net (fo=4, routed)           0.994     7.975    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0_n_6
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.303     8.278 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11/O
                         net (fo=2, routed)           0.422     8.700    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.824 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3/O
                         net (fo=1, routed)           0.569     9.392    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.939 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0/O[2]
                         net (fo=1, routed)           0.463    10.402    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_n_5
    SLICE_X16Y38         LUT2 (Prop_lut2_I1_O)        0.301    10.703 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_9/O
                         net (fo=1, routed)           0.000    10.703    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_9_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.346 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_6/O[3]
                         net (fo=1, routed)           0.624    11.970    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/C[11]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.307    12.277 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_2/O
                         net (fo=1, routed)           0.000    12.277    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_2_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.678 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.678    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.901 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.901    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv0[12]
    SLICE_X11Y39         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.505    22.698    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/aclk
    SLICE_X11Y39         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[12]/C
                         clock pessimism              0.264    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.062    22.722    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[12]
  -------------------------------------------------------------------
                         required time                         22.722    
                         arrival time                         -12.901    
  -------------------------------------------------------------------
                         slack                                  9.821    

Slack (MET) :             10.125ns  (required time - arrival time)
  Source:                 design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.609ns  (logic 4.028ns (41.920%)  route 5.581ns (58.080%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.679     2.987    design_1_i/axi_wrapper_0/inst/aclk
    SLICE_X13Y40         FDRE                                         r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.419     3.406 r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/Q
                         net (fo=18, routed)          1.958     5.364    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/Q[5]
    SLICE_X20Y37         LUT6 (Prop_lut6_I2_O)        0.299     5.663 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1/O
                         net (fo=2, routed)           0.458     6.121    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.245 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4/O
                         net (fo=1, routed)           0.000     6.245    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.646 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.646    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.980 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0/O[1]
                         net (fo=4, routed)           0.994     7.975    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0_n_6
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.303     8.278 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11/O
                         net (fo=2, routed)           0.422     8.700    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.824 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3/O
                         net (fo=1, routed)           0.569     9.392    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.939 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0/O[2]
                         net (fo=1, routed)           0.463    10.402    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_n_5
    SLICE_X16Y38         LUT2 (Prop_lut2_I1_O)        0.301    10.703 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_9/O
                         net (fo=1, routed)           0.000    10.703    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_9_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.933 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_6/O[1]
                         net (fo=1, routed)           0.717    11.650    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/C[9]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.306    11.956 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_4/O
                         net (fo=1, routed)           0.000    11.956    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_4_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.596 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.596    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv0[11]
    SLICE_X11Y38         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.504    22.697    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/aclk
    SLICE_X11Y38         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]/C
                         clock pessimism              0.264    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.062    22.721    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]
  -------------------------------------------------------------------
                         required time                         22.721    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                 10.125    

Slack (MET) :             10.185ns  (required time - arrival time)
  Source:                 design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.549ns  (logic 3.968ns (41.555%)  route 5.581ns (58.445%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.679     2.987    design_1_i/axi_wrapper_0/inst/aclk
    SLICE_X13Y40         FDRE                                         r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.419     3.406 r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/Q
                         net (fo=18, routed)          1.958     5.364    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/Q[5]
    SLICE_X20Y37         LUT6 (Prop_lut6_I2_O)        0.299     5.663 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1/O
                         net (fo=2, routed)           0.458     6.121    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.245 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4/O
                         net (fo=1, routed)           0.000     6.245    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.646 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.646    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.980 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0/O[1]
                         net (fo=4, routed)           0.994     7.975    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0_n_6
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.303     8.278 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11/O
                         net (fo=2, routed)           0.422     8.700    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.824 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3/O
                         net (fo=1, routed)           0.569     9.392    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.939 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0/O[2]
                         net (fo=1, routed)           0.463    10.402    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_n_5
    SLICE_X16Y38         LUT2 (Prop_lut2_I1_O)        0.301    10.703 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_9/O
                         net (fo=1, routed)           0.000    10.703    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_9_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.933 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_6/O[1]
                         net (fo=1, routed)           0.717    11.650    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/C[9]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.306    11.956 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_4/O
                         net (fo=1, routed)           0.000    11.956    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_4_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.536 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.536    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv0[10]
    SLICE_X11Y38         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.504    22.697    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/aclk
    SLICE_X11Y38         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[10]/C
                         clock pessimism              0.264    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.062    22.721    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[10]
  -------------------------------------------------------------------
                         required time                         22.721    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                 10.185    

Slack (MET) :             10.538ns  (required time - arrival time)
  Source:                 design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 3.615ns (39.312%)  route 5.581ns (60.688%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.679     2.987    design_1_i/axi_wrapper_0/inst/aclk
    SLICE_X13Y40         FDRE                                         r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.419     3.406 r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/Q
                         net (fo=18, routed)          1.958     5.364    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/Q[5]
    SLICE_X20Y37         LUT6 (Prop_lut6_I2_O)        0.299     5.663 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1/O
                         net (fo=2, routed)           0.458     6.121    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.245 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4/O
                         net (fo=1, routed)           0.000     6.245    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.646 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.646    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.980 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0/O[1]
                         net (fo=4, routed)           0.994     7.975    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0_n_6
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.303     8.278 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11/O
                         net (fo=2, routed)           0.422     8.700    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_11_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.824 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3/O
                         net (fo=1, routed)           0.569     9.392    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_3_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.939 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0/O[2]
                         net (fo=1, routed)           0.463    10.402    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_n_5
    SLICE_X16Y38         LUT2 (Prop_lut2_I1_O)        0.301    10.703 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_9/O
                         net (fo=1, routed)           0.000    10.703    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_9_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.933 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_6/O[1]
                         net (fo=1, routed)           0.717    11.650    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/C[9]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.306    11.956 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_4/O
                         net (fo=1, routed)           0.000    11.956    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[11]_i_4_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.183 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.183    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv0[9]
    SLICE_X11Y38         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.504    22.697    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/aclk
    SLICE_X11Y38         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[9]/C
                         clock pessimism              0.264    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.062    22.721    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[9]
  -------------------------------------------------------------------
                         required time                         22.721    
                         arrival time                         -12.183    
  -------------------------------------------------------------------
                         slack                                 10.538    

Slack (MET) :             11.487ns  (required time - arrival time)
  Source:                 design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.247ns  (logic 3.621ns (43.906%)  route 4.626ns (56.094%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.679     2.987    design_1_i/axi_wrapper_0/inst/aclk
    SLICE_X13Y40         FDRE                                         r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.419     3.406 r  design_1_i/axi_wrapper_0/inst/x1_in_reg[5]/Q
                         net (fo=18, routed)          1.958     5.364    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/Q[5]
    SLICE_X20Y37         LUT6 (Prop_lut6_I2_O)        0.299     5.663 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1/O
                         net (fo=2, routed)           0.458     6.121    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_1_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.245 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4/O
                         net (fo=1, routed)           0.000     6.245    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_i_4_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.646 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.646    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.868 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0/O[0]
                         net (fo=2, routed)           0.611     7.480    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__30_carry__0_n_7
    SLICE_X21Y39         LUT4 (Prop_lut4_I3_O)        0.299     7.779 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_4/O
                         net (fo=2, routed)           0.366     8.145    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_4_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.269 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.269    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_i_8_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.521 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0/O[0]
                         net (fo=1, routed)           0.608     9.129    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv2__60_carry__0_n_7
    SLICE_X16Y37         LUT2 (Prop_lut2_I1_O)        0.295     9.424 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[7]_i_7/O
                         net (fo=1, routed)           0.000     9.424    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[7]_i_7_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.679 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.624    10.303    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/C[7]
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.307    10.610 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[7]_i_2/O
                         net (fo=1, routed)           0.000    10.610    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv[7]_i_2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.011 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.011    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[7]_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.234 r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.234    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv0[8]
    SLICE_X11Y38         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         1.504    22.697    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/aclk
    SLICE_X11Y38         FDRE                                         r  design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[8]/C
                         clock pessimism              0.264    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.062    22.721    design_1_i/axi_wrapper_0/inst/single_neuron_core_0/y_cv_reg[8]
  -------------------------------------------------------------------
                         required time                         22.721    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                 11.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.526%)  route 0.151ns (50.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.151     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][25]
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.006     1.198    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_wrapper_0/inst/rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.585     0.926    design_1_i/axi_wrapper_0/inst/aclk
    SLICE_X2Y46          FDRE                                         r  design_1_i/axi_wrapper_0/inst/rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_wrapper_0/inst/rdata_reg[30]/Q
                         net (fo=1, routed)           0.119     1.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X0Y45          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y45          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_wrapper_0/inst/rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.565     0.906    design_1_i/axi_wrapper_0/inst/aclk
    SLICE_X9Y41          FDRE                                         r  design_1_i/axi_wrapper_0/inst/rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_wrapper_0/inst/rdata_reg[9]/Q
                         net (fo=1, routed)           0.110     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X8Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.948%)  route 0.228ns (55.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/Q
                         net (fo=6, routed)           0.228     1.276    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[2]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.321 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.321    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[0]_i_1__2_n_0
    SLICE_X13Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X13Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.494%)  route 0.188ns (59.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.188     1.239    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.367%)  route 0.189ns (59.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.189     1.240    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.775%)  route 0.232ns (62.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.232     1.296    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.057%)  route 0.192ns (59.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.192     1.242    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.909%)  route 0.193ns (60.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.193     1.243    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.743%)  route 0.194ns (60.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.245    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=814, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y15  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X14Y39    design_1_i/axi_wrapper_0/inst/w1_in_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X3Y43     design_1_i/axi_wrapper_0/inst/w1_in_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X3Y43     design_1_i/axi_wrapper_0/inst/w1_in_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y43     design_1_i/axi_wrapper_0/inst/w1_in_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y43     design_1_i/axi_wrapper_0/inst/w1_in_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y45    design_1_i/axi_wrapper_0/inst/w1_in_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y45    design_1_i/axi_wrapper_0/inst/w1_in_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X3Y43     design_1_i/axi_wrapper_0/inst/w1_in_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X3Y43     design_1_i/axi_wrapper_0/inst/w1_in_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y45    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



