<?xml version="1.0" encoding="UTF-8"?>
<Root MajorVersion="0" MinorVersion="40">
  <CompositeFile CompositeFileTopName="rx_test" CanBeSetAsTop="false" CanDisplayChildGraph="true">
    <Description>Composite Fileset</Description>
    <Generation Name="SYNTHESIS" State="GENERATED" Timestamp="1666364644"/>
    <Generation Name="IMPLEMENTATION" State="GENERATED" Timestamp="1666364644"/>
    <Generation Name="SIMULATION" State="GENERATED" Timestamp="1666364644"/>
    <Generation Name="HW_HANDOFF" State="GENERATED" Timestamp="1666364644"/>
    <FileCollection Name="SOURCES" Type="SOURCES">
      <File Name="synth\rx_test.v" Type="Verilog">
        <Properties IsEditable="false" IsVisible="true" IsNetlistSimulation="false" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <ProcessingOrder Val="NORMAL"/>
      </File>
      <File Name="sim\rx_test.v" Type="Verilog">
        <Properties IsEditable="false" IsVisible="true" IsNetlistSimulation="false" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SIMULATION"/>
        <ProcessingOrder Val="NORMAL"/>
      </File>
      <File Name="rx_test_ooc.xdc" Type="XDC">
        <Properties IsEditable="false" IsVisible="true" IsNetlistSimulation="false" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="OUT_OF_CONTEXT"/>
        <ProcessingOrder Val="NORMAL"/>
      </File>
      <File Name="hw_handoff\rx_test.hwh" Type="HwHandoff">
        <Properties IsEditable="false" IsVisible="true" IsNetlistSimulation="false" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="HW_HANDOFF"/>
        <ProcessingOrder Val="NORMAL"/>
      </File>
      <File Name="rx_test.bda">
        <Properties IsEditable="false" IsVisible="true" IsNetlistSimulation="false" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="HW_HANDOFF"/>
        <ProcessingOrder Val="NORMAL"/>
      </File>
      <File Name="synth\rx_test.hwdef">
        <Properties IsEditable="false" IsVisible="true" IsNetlistSimulation="false" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="HW_HANDOFF"/>
        <ProcessingOrder Val="NORMAL"/>
      </File>
      <File Name="sim\rx_test.protoinst">
        <Properties IsEditable="false" IsVisible="true" IsNetlistSimulation="false" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SIMULATION"/>
        <ProcessingOrder Val="NORMAL"/>
      </File>
    </FileCollection>
    <BlockContainerCollection>
      <BlockContainer InstPath="/cfo_correction_0" IsPR="false" State="Generated">
        <ActiveVariantSynth FileName="bd\cfo_correction_inst_1\cfo_correction_inst_1.bd"/>
        <ActiveVariantSim FileName="bd\cfo_correction_inst_1\cfo_correction_inst_1.bd"/>
        <VariantsCollection>
          <BDFile BDFilePath="bd\cfo_correction_inst_1\cfo_correction_inst_1.bd" BDFileset="cfo_correction_inst_1" BDSourceFile="..\..\..\..\cfo_correction_board.srcs\sources_1\bd\cfo_correction\cfo_correction.bd" BDSourceFileset="sources_1" BDVariantType="ALL"/>
        </VariantsCollection>
      </BlockContainer>
    </BlockContainerCollection>
    <ReferenceCollection>
      <ModuleReference TargetName="cfo_correction" Type="Block Design" SubInstancePath="rx_testcfo_correction_1">
        <TopFile Name="..\..\..\..\cfo_correction_board.srcs\sources_1\bd\cfo_correction\cfo_correction.bd"/>
        <FileCollection>
          <File Name="..\..\..\..\..\..\modules\src\rtl\conj.vhd"/>
          <File Name="..\..\..\..\cfo_correction_board.srcs\sources_1\ip\dds_compiler_0\dds_compiler_0.xci"/>
          <File Name="..\..\..\..\..\..\modules\src\rtl\dds_top.vhd"/>
          <File Name="..\..\..\..\cfo_correction_board.srcs\sources_1\ip\cmpy_0\cmpy_0.xci"/>
          <File Name="..\..\..\..\..\..\modules\src\rtl\mixer.vhd"/>
          <File Name="..\..\..\..\cfo_correction_board.srcs\sources_1\ip\cordic_0\cordic_0.xci"/>
          <File Name="..\..\..\..\..\..\modules\src\rtl\angle.vhd"/>
          <File Name="..\..\..\..\..\..\modules\src\rtl\axis_splitter.vhd"/>
          <File Name="..\..\..\..\..\..\modules\src\rtl\complex_mult.vhd"/>
          <File Name="..\..\..\..\..\..\modules\src\rtl\cp_rm2.vhd"/>
          <File Name="..\..\..\..\..\..\modules\src\rtl\cp_rm.vhd"/>
          <File Name="..\..\..\..\..\..\modules\src\rtl\delay.vhd"/>
          <File Name="..\..\..\..\..\..\modules\src\rtl\mux.vhd"/>
          <File Name="..\..\..\..\cfo_correction_board.srcs\sources_1\ip\dsp_macro_0\dsp_macro_0.xci"/>
          <File Name="..\..\..\..\..\..\modules\src\rtl\scale.vhd"/>
          <File Name="..\..\..\..\..\..\modules\src\rtl\sum.vhd"/>
          <File Name="..\..\..\..\..\..\modules\src\rtl\tlast_symbol.vhd"/>
          <File Name="..\..\..\..\cfo_correction_board.srcs\sources_1\bd\cfo_correction\cfo_correction.bd"/>
        </FileCollection>
      </ModuleReference>
    </ReferenceCollection>
  </CompositeFile>
</Root>
