

================================================================
== Vivado HLS Report for 'PSInterface'
================================================================
* Date:           Thu Jul 25 02:51:30 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        PSInterface
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     1.000|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %axil_start_V), !map !50"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %axil_pkt_num_V), !map !56"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %axil_pkt_len_V), !map !60"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %axil_remote_ip_V), !map !64"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %axil_remote_port_V), !map !68"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %axil_local_port_V), !map !72"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_tx_timeElapse_high_V), !map !76"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_tx_timeElapse_low_V), !map !82"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_tx_done_V), !map !86"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_latency_sum_high_V), !map !90"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_latency_sum_low_V), !map !94"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_rx_timeElaspe_high_V), !map !98"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_rx_timeElaspe_low_V), !map !102"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_rx_done_V), !map !106"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_rx_error_V), !map !110"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %axil_rx_curr_cnt_V), !map !114"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %start_V), !map !118"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pkt_num_V), !map !122"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %pkt_len_V), !map !126"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %remote_ip_V), !map !130"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %remote_port_V), !map !134"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %local_port_V), !map !138"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %tx_timeElapse_V), !map !142"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %tx_done_V), !map !146"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %latency_sum_V), !map !150"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %rx_timeElapse_V), !map !154"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rx_cnt_V), !map !158"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %rx_done_V), !map !162"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %rx_error_V), !map !166"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @PSInterface_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rx_error_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %rx_error_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 32 'read' 'rx_error_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rx_done_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %rx_done_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 33 'read' 'rx_done_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rx_cnt_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %rx_cnt_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 34 'read' 'rx_cnt_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rx_timeElapse_V_read = call i64 @_ssdm_op_Read.ap_none.i64(i64 %rx_timeElapse_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 35 'read' 'rx_timeElapse_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%latency_sum_V_read = call i64 @_ssdm_op_Read.ap_none.i64(i64 %latency_sum_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 36 'read' 'latency_sum_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tx_done_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %tx_done_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 37 'read' 'tx_done_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tx_timeElapse_V_read = call i64 @_ssdm_op_Read.ap_none.i64(i64 %tx_timeElapse_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 38 'read' 'tx_timeElapse_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%axil_local_port_V_re = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %axil_local_port_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 39 'read' 'axil_local_port_V_re' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%axil_remote_port_V_r = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %axil_remote_port_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 40 'read' 'axil_remote_port_V_r' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%axil_remote_ip_V_rea = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %axil_remote_ip_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 41 'read' 'axil_remote_ip_V_rea' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%axil_pkt_len_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %axil_pkt_len_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 42 'read' 'axil_pkt_len_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%axil_pkt_num_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %axil_pkt_num_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 43 'read' 'axil_pkt_num_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%axil_start_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %axil_start_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39]   --->   Operation 44 'read' 'axil_start_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:66]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %axil_start_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:67]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %axil_pkt_num_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:68]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %axil_pkt_len_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:69]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %axil_remote_ip_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:70]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %axil_remote_port_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:71]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %axil_local_port_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:72]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_tx_timeElapse_high_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:73]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_tx_timeElapse_low_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:74]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_tx_done_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:75]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_latency_sum_high_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:76]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_latency_sum_low_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:77]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_rx_timeElaspe_high_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:78]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_rx_timeElaspe_low_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:79]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_rx_done_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:80]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_rx_error_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:81]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %axil_rx_curr_cnt_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:82]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %start_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:83]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pkt_num_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:84]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %pkt_len_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:85]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %remote_ip_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:86]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %remote_port_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:87]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %local_port_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:88]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %tx_timeElapse_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:89]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %tx_done_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:90]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %latency_sum_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:91]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %rx_timeElapse_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:92]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rx_cnt_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:93]   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %rx_done_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:94]   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %rx_error_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:95]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i32 %axil_start_V_read to i1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:97]   --->   Operation 75 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %start_V, i1 %p_Result_s)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:97]   --->   Operation 76 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %pkt_num_V, i32 %axil_pkt_num_V_read)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:98]   --->   Operation 77 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i32 %axil_pkt_len_V_read to i16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:99]   --->   Operation 78 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %pkt_len_V, i16 %trunc_ln209)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:99]   --->   Operation 79 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %remote_ip_V, i32 %axil_remote_ip_V_rea)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:100]   --->   Operation 80 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln209_1 = trunc i32 %axil_remote_port_V_r to i16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:101]   --->   Operation 81 'trunc' 'trunc_ln209_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %remote_port_V, i16 %trunc_ln209_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:101]   --->   Operation 82 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln209_2 = trunc i32 %axil_local_port_V_re to i16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:102]   --->   Operation 83 'trunc' 'trunc_ln209_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %local_port_V, i16 %trunc_ln209_2)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:102]   --->   Operation 84 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_rx_curr_cnt_V, i32 %rx_cnt_V_read)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:104]   --->   Operation 85 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tx_timeElapse_V_read, i32 32, i32 63)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:105]   --->   Operation 86 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_tx_timeElapse_high_V, i32 %p_Result_7)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:105]   --->   Operation 87 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i64 %tx_timeElapse_V_read to i32" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:106]   --->   Operation 88 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_tx_timeElapse_low_V, i32 %trunc_ln647)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:106]   --->   Operation 89 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i1 %tx_done_V_read to i32" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:107]   --->   Operation 90 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_tx_done_V, i32 %zext_ln209)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:107]   --->   Operation 91 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %latency_sum_V_read, i32 32, i32 63)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:108]   --->   Operation 92 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_latency_sum_high_V, i32 %p_Result_9)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:108]   --->   Operation 93 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i64 %latency_sum_V_read to i32" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:109]   --->   Operation 94 'trunc' 'trunc_ln647_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_latency_sum_low_V, i32 %trunc_ln647_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:109]   --->   Operation 95 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %rx_timeElapse_V_read, i32 32, i32 63)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:110]   --->   Operation 96 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_rx_timeElaspe_high_V, i32 %p_Result_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:110]   --->   Operation 97 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln647_2 = trunc i64 %rx_timeElapse_V_read to i32" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:111]   --->   Operation 98 'trunc' 'trunc_ln647_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_rx_timeElaspe_low_V, i32 %trunc_ln647_2)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:111]   --->   Operation 99 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i1 %rx_done_V_read to i32" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:112]   --->   Operation 100 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_rx_done_V, i32 %zext_ln209_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:112]   --->   Operation 101 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i1 %rx_error_V_read to i32" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:113]   --->   Operation 102 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %axil_rx_error_V, i32 %zext_ln209_2)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:113]   --->   Operation 103 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:114]   --->   Operation 104 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.388ns.

 <State 1>: 1ns
The critical path consists of the following:
	wire read on port 'rx_error_V' (/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:39) [60]  (0 ns)
	s_axi write on port 'axil_rx_error_V' (/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/PSInterface.cpp:113) [131]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
