<stg><name>msn_table</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="152" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i152 %msnTable2rxExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="152" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i152 %msnTable2rxExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="152" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i152 %msnTable2rxExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %msnTable2txExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %msnTable2txExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %msnTable2txExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="137" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i137 %rxExh2msnTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="137" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i137 %rxExh2msnTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="137" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i137 %rxExh2msnTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txExh2msnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txExh2msnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txExh2msnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %msnTable2txExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txExh2msnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="152" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i152 %msnTable2rxExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="137" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i137 %rxExh2msnTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:20 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i24 %msn_table_msn_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln42"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i64 %msn_table_vaddr_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln42"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %msn_table_dma_length_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln42"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln42 = specmemcore void @_ssdm_op_SpecMemCore, i32 %msn_table_r_key_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln42"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
entry:25 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i137P0A, i137 %rxExh2msnTable_upd_req, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:26 %br_ln50 = br i1 %tmp_i, void %if.else18.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
if.end56.i:0 %br_ln0 = br void %msn_table.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="137" op_0_bw="137" op_1_bw="137" op_2_bw="0">
<![CDATA[
if.then.i:0 %rxExh2msnTable_upd_req_read = read i137 @_ssdm_op_Read.ap_fifo.volatile.i137P0A, i137 %rxExh2msnTable_upd_req

]]></Node>
<StgValue><ssdm name="rxExh2msnTable_upd_req_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="137">
<![CDATA[
if.then.i:1 %rxRequest_qpn_V = trunc i137 %rxExh2msnTable_upd_req_read

]]></Node>
<StgValue><ssdm name="rxRequest_qpn_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:2 %rxRequest_dma_length_V = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %rxExh2msnTable_upd_req_read, i32 104, i32 135

]]></Node>
<StgValue><ssdm name="rxRequest_dma_length_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
if.then.i:3 %rxRequest_write = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %rxExh2msnTable_upd_req_read, i32 136

]]></Node>
<StgValue><ssdm name="rxRequest_write"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:4 %rxRequest_msn_V = partselect i24 @_ssdm_op_PartSelect.i24.i137.i32.i32, i137 %rxExh2msnTable_upd_req_read, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="rxRequest_msn_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:5 %rxRequest_vaddr_V = partselect i64 @_ssdm_op_PartSelect.i64.i137.i32.i32, i137 %rxExh2msnTable_upd_req_read, i32 40, i32 103

]]></Node>
<StgValue><ssdm name="rxRequest_vaddr_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:10 %br_ln53 = br i1 %rxRequest_write, void %if.else.i, void %if.then3.i

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:0 %br_ln63 = br void %msn_table.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.else18.i:0 %tmp_i_252 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %txExh2msnTable_req, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_252"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else18.i:1 %br_ln64 = br i1 %tmp_i_252, void %if.else28.i, void %if.then20.i

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
if.end55.i:0 %br_ln0 = br void %if.end56.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then20.i:0 %qpn_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %txExh2msnTable_req

]]></Node>
<StgValue><ssdm name="qpn_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
if.else28.i:0 %tmp_130_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i48P0A, i48 %if2msnTable_init, i32 1

]]></Node>
<StgValue><ssdm name="tmp_130_i"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else28.i:1 %br_ln69 = br i1 %tmp_130_i, void %if.end55.i, void %if.then30.i

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
<literal name="tmp_130_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
if.then30.i:0 %if2msnTable_init_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %if2msnTable_init

]]></Node>
<StgValue><ssdm name="if2msnTable_init_read"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
<literal name="tmp_130_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="48">
<![CDATA[
if.then30.i:1 %ifRequest_qpn_V = trunc i48 %if2msnTable_init_read

]]></Node>
<StgValue><ssdm name="ifRequest_qpn_V"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
<literal name="tmp_130_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then30.i:2 %ifRequest_r_key_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %if2msnTable_init_read, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="ifRequest_r_key_V"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
<literal name="tmp_130_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="9">
<![CDATA[
if.then30.i:3 %zext_ln72 = zext i9 %ifRequest_qpn_V

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
<literal name="tmp_130_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then30.i:4 %msn_table_msn_V_addr_2 = getelementptr i24 %msn_table_msn_V, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="msn_table_msn_V_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
<literal name="tmp_130_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
if.then30.i:5 %store_ln73 = store i24 0, i9 %msn_table_msn_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
<literal name="tmp_130_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then30.i:6 %msn_table_vaddr_V_addr_1 = getelementptr i64 %msn_table_vaddr_V, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="msn_table_vaddr_V_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
<literal name="tmp_130_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
if.then30.i:7 %store_ln74 = store i64 0, i9 %msn_table_vaddr_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
<literal name="tmp_130_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then30.i:8 %msn_table_dma_length_V_addr_1 = getelementptr i32 %msn_table_dma_length_V, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="msn_table_dma_length_V_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
<literal name="tmp_130_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
if.then30.i:9 %store_ln75 = store i32 0, i9 %msn_table_dma_length_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
<literal name="tmp_130_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then30.i:10 %msn_table_r_key_V_addr_2 = getelementptr i32 %msn_table_r_key_V, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="msn_table_r_key_V_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
<literal name="tmp_130_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
if.then30.i:11 %store_ln76 = store i32 %ifRequest_r_key_V, i9 %msn_table_r_key_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="0"/>
<literal name="tmp_130_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
if.then30.i:12 %br_ln77 = br void %if.end55.i

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="16">
<![CDATA[
if.then20.i:1 %zext_ln541_3 = zext i16 %qpn_V

]]></Node>
<StgValue><ssdm name="zext_ln541_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then20.i:2 %msn_table_msn_V_addr_1 = getelementptr i24 %msn_table_msn_V, i64 0, i64 %zext_ln541_3

]]></Node>
<StgValue><ssdm name="msn_table_msn_V_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="9">
<![CDATA[
if.then20.i:3 %msn_table_msn_V_load_1 = load i9 %msn_table_msn_V_addr_1

]]></Node>
<StgValue><ssdm name="msn_table_msn_V_load_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then20.i:4 %msn_table_r_key_V_addr_1 = getelementptr i32 %msn_table_r_key_V, i64 0, i64 %zext_ln541_3

]]></Node>
<StgValue><ssdm name="msn_table_r_key_V_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="9">
<![CDATA[
if.then20.i:5 %msn_table_r_key_V_load_1 = load i9 %msn_table_r_key_V_addr_1

]]></Node>
<StgValue><ssdm name="msn_table_r_key_V_load_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="16">
<![CDATA[
if.then.i:6 %zext_ln541 = zext i16 %rxRequest_qpn_V

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:7 %msn_table_msn_V_addr = getelementptr i24 %msn_table_msn_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="msn_table_msn_V_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:8 %msn_table_vaddr_V_addr = getelementptr i64 %msn_table_vaddr_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="msn_table_vaddr_V_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:9 %msn_table_dma_length_V_addr = getelementptr i32 %msn_table_dma_length_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="msn_table_dma_length_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else.i:0 %msn_table_r_key_V_addr = getelementptr i32 %msn_table_r_key_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="msn_table_r_key_V_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="9">
<![CDATA[
if.else.i:1 %msn_table_msn_V_load = load i9 %msn_table_msn_V_addr

]]></Node>
<StgValue><ssdm name="msn_table_msn_V_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="9">
<![CDATA[
if.else.i:2 %msn_table_vaddr_V_load = load i9 %msn_table_vaddr_V_addr

]]></Node>
<StgValue><ssdm name="msn_table_vaddr_V_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="9">
<![CDATA[
if.else.i:3 %msn_table_dma_length_V_load = load i9 %msn_table_dma_length_V_addr

]]></Node>
<StgValue><ssdm name="msn_table_dma_length_V_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="9">
<![CDATA[
if.else.i:4 %msn_table_r_key_V_load = load i9 %msn_table_r_key_V_addr

]]></Node>
<StgValue><ssdm name="msn_table_r_key_V_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
if.then3.i:0 %store_ln55 = store i24 %rxRequest_msn_V, i9 %msn_table_msn_V_addr

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
if.then3.i:1 %store_ln56 = store i64 %rxRequest_vaddr_V, i9 %msn_table_vaddr_V_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
if.then3.i:2 %store_ln57 = store i32 %rxRequest_dma_length_V, i9 %msn_table_dma_length_V_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
if.then3.i:3 %br_ln58 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="9">
<![CDATA[
if.then20.i:3 %msn_table_msn_V_load_1 = load i9 %msn_table_msn_V_addr_1

]]></Node>
<StgValue><ssdm name="msn_table_msn_V_load_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="9">
<![CDATA[
if.then20.i:5 %msn_table_r_key_V_load_1 = load i9 %msn_table_r_key_V_addr_1

]]></Node>
<StgValue><ssdm name="msn_table_r_key_V_load_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
if.then20.i:6 %p_11 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %msn_table_r_key_V_load_1, i24 %msn_table_msn_V_load_1

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="56">
<![CDATA[
if.then20.i:7 %write_ln67 = write void @_ssdm_op_Write.ap_fifo.volatile.i56P0A, i56 %msnTable2txExh_rsp, i56 %p_11

]]></Node>
<StgValue><ssdm name="write_ln67"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
if.then20.i:8 %br_ln68 = br void %if.end56.i

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="9">
<![CDATA[
if.else.i:1 %msn_table_msn_V_load = load i9 %msn_table_msn_V_addr

]]></Node>
<StgValue><ssdm name="msn_table_msn_V_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="9">
<![CDATA[
if.else.i:2 %msn_table_vaddr_V_load = load i9 %msn_table_vaddr_V_addr

]]></Node>
<StgValue><ssdm name="msn_table_vaddr_V_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="9">
<![CDATA[
if.else.i:3 %msn_table_dma_length_V_load = load i9 %msn_table_dma_length_V_addr

]]></Node>
<StgValue><ssdm name="msn_table_dma_length_V_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="9">
<![CDATA[
if.else.i:4 %msn_table_r_key_V_load = load i9 %msn_table_r_key_V_addr

]]></Node>
<StgValue><ssdm name="msn_table_r_key_V_load"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="152" op_0_bw="152" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="24">
<![CDATA[
if.else.i:5 %p_s = bitconcatenate i152 @_ssdm_op_BitConcatenate.i152.i32.i32.i64.i24, i32 %msn_table_r_key_V_load, i32 %msn_table_dma_length_V_load, i64 %msn_table_vaddr_V_load, i24 %msn_table_msn_V_load

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="152" op_2_bw="152">
<![CDATA[
if.else.i:6 %write_ln61 = write void @_ssdm_op_Write.ap_fifo.volatile.i152P0A, i152 %msnTable2rxExh_rsp, i152 %p_s

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="rxRequest_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
if.else.i:7 %br_ln0 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0">
<![CDATA[
msn_table.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
