<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element CFI_0
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element SSRAM_0
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element SSRAM_1
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element address_span_extender
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clk_100
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element clk_150
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element clk_50
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element address_span_extender.cntl
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element flash_reset
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element openmac_0.macReg
   {
      datum baseAddress
      {
         value = "49152";
         type = "String";
      }
   }
   element openmac_0.macTimer
   {
      datum baseAddress
      {
         value = "57344";
         type = "String";
      }
   }
   element openmac_0
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element pcie_subsytem
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element pcp_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element pcie_subsytem.pcp_sgdma_bridge
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element openmac_0.pktBuf
   {
      datum baseAddress
      {
         value = "32768";
         type = "String";
      }
   }
   element flash_reset.s1
   {
      datum baseAddress
      {
         value = "57360";
         type = "String";
      }
   }
   element sdram.s1
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element sdram
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element tristate_conduit_bridge_0
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element tristate_conduit_pin_sharer_0
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CFI_0.uas
   {
      datum baseAddress
      {
         value = "201326592";
         type = "String";
      }
   }
   element SSRAM_1.uas
   {
      datum baseAddress
      {
         value = "134217728";
         type = "String";
      }
   }
   element SSRAM_0.uas
   {
      datum baseAddress
      {
         value = "138412032";
         type = "String";
      }
   }
   element address_span_extender.windowed_slave
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CGX150DF31C7" />
 <parameter name="deviceFamily" value="Cyclone IV GX" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName">mnSingleDualProcDrv.qpf</parameter>
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_50.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_50.clk_in_reset" type="reset" dir="end" />
 <interface name="clk_100" internal="clk_100.clk_in" type="clock" dir="end" />
 <interface name="sdram" internal="sdram.wire" type="conduit" dir="end" />
 <interface
   name="led_external_connection"
   internal="pcie_subsytem.led_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="button_external_connection"
   internal="pcie_subsytem.button_external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_reconfig_togxb"
   internal="pcie_subsytem.pcie_ip_reconfig_togxb"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_refclk"
   internal="pcie_subsytem.pcie_ip_refclk"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_test_in"
   internal="pcie_subsytem.pcie_ip_test_in"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_pcie_rstn"
   internal="pcie_subsytem.pcie_ip_pcie_rstn"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_clocks_sim"
   internal="pcie_subsytem.pcie_ip_clocks_sim"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_reconfig_busy"
   internal="pcie_subsytem.pcie_ip_reconfig_busy"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_pipe_ext"
   internal="pcie_subsytem.pcie_ip_pipe_ext"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_rx_in"
   internal="pcie_subsytem.pcie_ip_rx_in"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_tx_out"
   internal="pcie_subsytem.pcie_ip_tx_out"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_ip_reconfig_fromgxb_0"
   internal="pcie_subsytem.pcie_ip_reconfig_fromgxb_0"
   type="conduit"
   dir="end" />
 <interface
   name="tristate_conduit_bridge_0_out"
   internal="tristate_conduit_bridge_0.out"
   type="conduit"
   dir="end" />
 <interface
   name="flash_reset_n"
   internal="flash_reset.external_connection"
   type="conduit"
   dir="end" />
 <interface name="openmac_mii" internal="openmac_0.mii" type="conduit" dir="end" />
 <interface name="openmac_smi" internal="openmac_0.smi" type="conduit" dir="end" />
 <interface name="clk_150" internal="clk_150.clk_in" type="clock" dir="end" />
 <interface
   name="benchmark_pio"
   internal="pcp_0.benchmark_pio_external_connection"
   type="conduit"
   dir="end" />
 <module kind="clock_source" version="14.0" enabled="1" name="clk_50">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="clock_source" version="14.0" enabled="1" name="clk_100">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="pcie_sub_dma" version="1.0" enabled="1" name="pcie_subsytem">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_UNIQUE_ID">$${FILENAME}_pcie_subsytem</parameter>
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_150_CLOCK_RATE" value="150000000" />
  <parameter name="AUTO_CLK_150_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_CLK_150_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_SYNC_IRQ_INTERRUPTS_USED" value="0" />
  <parameter name="AUTO_CLK_100_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CLK_100_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_CLK_100_RESET_DOMAIN" value="2" />
 </module>
 <module kind="mn_pcp_dma" version="1.0" enabled="1" name="pcp_0">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_UNIQUE_ID" value="$${FILENAME}_pcp_0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_CLK50_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CLK50_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK50_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK100_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CLK100_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_CLK100_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_SYNC_IRQ_INTERRUPTS_USED" value="1" />
  <parameter name="AUTO_MAC_IRQ_INTERRUPTS_USED" value="1" />
 </module>
 <module
   kind="altera_avalon_new_sdram_controller"
   version="14.0"
   enabled="1"
   name="sdram">
  <parameter name="TAC" value="5.5" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="casLatency" value="3" />
  <parameter name="columnWidth" value="10" />
  <parameter name="dataWidth" value="32" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="model">single_Micron_MT48LC4M32B2_7_chip</parameter>
  <parameter name="numberOfBanks" value="4" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="rowWidth" value="13" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="clockRate" value="150000000" />
  <parameter name="componentName" value="$${FILENAME}_sdram" />
 </module>
 <module
   kind="altera_address_span_extender"
   version="14.0"
   enabled="0"
   name="address_span_extender">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="MASTER_ADDRESS_WIDTH" value="27" />
  <parameter name="SLAVE_ADDRESS_WIDTH" value="16" />
  <parameter name="BURSTCOUNT_WIDTH" value="1" />
  <parameter name="SUB_WINDOW_COUNT" value="1" />
  <parameter name="MASTER_ADDRESS_DEF" value="0" />
  <parameter name="TERMINATE_SLAVE_PORT" value="false" />
  <parameter name="MAX_PENDING_READS" value="1" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
 </module>
 <module
   kind="altera_generic_tristate_controller"
   version="14.0"
   enabled="1"
   name="SSRAM_0">
  <parameter name="TCM_ADDRESS_W" value="22" />
  <parameter name="TCM_DATA_W" value="32" />
  <parameter name="TCM_BYTEENABLE_W" value="4" />
  <parameter name="TCM_READ_WAIT" value="3" />
  <parameter name="TCM_WRITE_WAIT" value="3" />
  <parameter name="TCM_SETUP_WAIT" value="3" />
  <parameter name="TCM_DATA_HOLD" value="3" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="5" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="TCM_TIMING_UNITS" value="1" />
  <parameter name="TCM_READLATENCY" value="3" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="4" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="USE_READ" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="1" />
  <parameter name="USE_BYTEENABLE" value="1" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_OUTPUTENABLE" value="1" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_READ" value="0" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="1" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="1" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="MODULE_ASSIGNMENT_KEYS">embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.CMacro.SSRAM_READ_LATENCY,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,</parameter>
  <parameter name="MODULE_ASSIGNMENT_VALUES">altera_avalon_lan91c111\,altera_avalon_cfi_flash,2,4194304,32,2,32,1,1,SIM_DIR,</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_KEYS">embeddedsw.configuration.isMemoryDevice</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1" />
  <parameter name="CLOCK_RATE" value="150000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
 </module>
 <module
   kind="altera_generic_tristate_controller"
   version="14.0"
   enabled="1"
   name="SSRAM_1">
  <parameter name="TCM_ADDRESS_W" value="22" />
  <parameter name="TCM_DATA_W" value="32" />
  <parameter name="TCM_BYTEENABLE_W" value="4" />
  <parameter name="TCM_READ_WAIT" value="3" />
  <parameter name="TCM_WRITE_WAIT" value="3" />
  <parameter name="TCM_SETUP_WAIT" value="3" />
  <parameter name="TCM_DATA_HOLD" value="3" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="5" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="TCM_TIMING_UNITS" value="1" />
  <parameter name="TCM_READLATENCY" value="3" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="4" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="USE_READ" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="1" />
  <parameter name="USE_BYTEENABLE" value="1" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_OUTPUTENABLE" value="1" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_READ" value="0" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="1" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="1" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="MODULE_ASSIGNMENT_KEYS">embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.CMacro.SSRAM_READ_LATENCY,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,</parameter>
  <parameter name="MODULE_ASSIGNMENT_VALUES">altera_avalon_lan91c111\,altera_avalon_cfi_flash,2,4194304,32,2,32,1,1,SIM_DIR,</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_KEYS">embeddedsw.configuration.isMemoryDevice</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1" />
  <parameter name="CLOCK_RATE" value="150000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
 </module>
 <module
   kind="altera_generic_tristate_controller"
   version="14.0"
   enabled="1"
   name="CFI_0">
  <parameter name="TCM_ADDRESS_W" value="26" />
  <parameter name="TCM_DATA_W" value="16" />
  <parameter name="TCM_BYTEENABLE_W" value="2" />
  <parameter name="TCM_READ_WAIT" value="160" />
  <parameter name="TCM_WRITE_WAIT" value="160" />
  <parameter name="TCM_SETUP_WAIT" value="60" />
  <parameter name="TCM_DATA_HOLD" value="60" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="2" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="USE_READ" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_OUTPUTENABLE" value="1" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_RESET_OUTPUT" value="1" />
  <parameter name="ACTIVE_LOW_READ" value="0" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="1" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="MODULE_ASSIGNMENT_KEYS">embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.hwClassnameDriverSupportDefault,embeddedsw.CMacro.SETUP_VALUE,embeddedsw.CMacro.WAIT_VALUE,embeddedsw.CMacro.HOLD_VALUE,embeddedsw.CMacro.TIMING_UNITS,embeddedsw.CMacro.SIZE,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.IS_FLASH,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.GENERATE_FLASH,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.memoryInfo.FLASH_INSTALL_DIR,</parameter>
  <parameter name="MODULE_ASSIGNMENT_VALUES">altera_avalon_lan91c111:altera_avalon_cfi_flash,altera_avalon_cfi_flash,60,160,60,"ns",67108864u,8,1,1,1,1,SIM_DIR,APP_DIR,</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_KEYS">embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1,1,1" />
  <parameter name="CLOCK_RATE" value="150000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
 </module>
 <module
   kind="altera_tristate_conduit_pin_sharer"
   version="14.0"
   enabled="1"
   name="tristate_conduit_pin_sharer_0">
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs0"><master name="CFI_0.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="address" width="26" type="Output" output_name="tcm_address_out" output_enable_name="" input_name="" /><pin role="write_n" width="1" type="Output" output_name="tcm_write_n_out" output_enable_name="" input_name="" /><pin role="data" width="16" type="Bidirectional" output_name="tcm_data_out" output_enable_name="tcm_data_outen" input_name="tcm_data_in" /><pin role="outputenable_n" width="1" type="Output" output_name="tcm_outputenable_n_out" output_enable_name="" input_name="" /><pin role="reset_n" width="1" type="Output" output_name="tcm_reset_n_out" output_enable_name="" input_name="" /><pin role="chipselect_n" width="1" type="Output" output_name="tcm_chipselect_n_out" output_enable_name="" input_name="" /></master></slave><slave name="tcs1"><master name="SSRAM_1.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="begintransfer_n" width="1" type="Output" output_name="tcm_begintransfer_n_out" output_enable_name="" input_name="" /><pin role="address" width="22" type="Output" output_name="tcm_address_out" output_enable_name="" input_name="" /><pin role="write_n" width="1" type="Output" output_name="tcm_write_n_out" output_enable_name="" input_name="" /><pin role="byteenable_n" width="4" type="Output" output_name="tcm_byteenable_n_out" output_enable_name="" input_name="" /><pin role="data" width="32" type="Bidirectional" output_name="tcm_data_out" output_enable_name="tcm_data_outen" input_name="tcm_data_in" /><pin role="outputenable_n" width="1" type="Output" output_name="tcm_outputenable_n_out" output_enable_name="" input_name="" /><pin role="chipselect_n" width="1" type="Output" output_name="tcm_chipselect_n_out" output_enable_name="" input_name="" /></master></slave><slave name="tcs2"><master name="SSRAM_0.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="begintransfer_n" width="1" type="Output" output_name="tcm_begintransfer_n_out" output_enable_name="" input_name="" /><pin role="address" width="22" type="Output" output_name="tcm_address_out" output_enable_name="" input_name="" /><pin role="write_n" width="1" type="Output" output_name="tcm_write_n_out" output_enable_name="" input_name="" /><pin role="byteenable_n" width="4" type="Output" output_name="tcm_byteenable_n_out" output_enable_name="" input_name="" /><pin role="data" width="32" type="Bidirectional" output_name="tcm_data_out" output_enable_name="tcm_data_outen" input_name="tcm_data_in" /><pin role="outputenable_n" width="1" type="Output" output_name="tcm_outputenable_n_out" output_enable_name="" input_name="" /><pin role="chipselect_n" width="1" type="Output" output_name="tcm_chipselect_n_out" output_enable_name="" input_name="" /></master></slave></info>]]></parameter>
  <parameter name="NUM_INTERFACES" value="3" />
  <parameter name="MODULE_ORIGIN_LIST">SSRAM_0.tcm,SSRAM_0.tcm,SSRAM_0.tcm,SSRAM_0.tcm,SSRAM_0.tcm,SSRAM_0.tcm,SSRAM_0.tcm,SSRAM_1.tcm,SSRAM_1.tcm,SSRAM_1.tcm,SSRAM_1.tcm,SSRAM_1.tcm,SSRAM_1.tcm,SSRAM_1.tcm,CFI_0.tcm,CFI_0.tcm,CFI_0.tcm,CFI_0.tcm,CFI_0.tcm,CFI_0.tcm</parameter>
  <parameter name="SIGNAL_ORIGIN_LIST">address,outputenable_n,byteenable_n,begintransfer_n,write_n,data,chipselect_n,address,outputenable_n,byteenable_n,begintransfer_n,write_n,data,chipselect_n,address,outputenable_n,reset_n,write_n,data,chipselect_n</parameter>
  <parameter name="SHARED_SIGNAL_LIST">ADDR,SSRAM_OE_N,SSRAM_BE_N,SSRAM_BT_N,SSRAM_WR_N,DATA,SSRAM_0_CS_N,ADDR,SSRAM_OE_N,SSRAM_BE_N,SSRAM_BT_N,SSRAM_WR_N,DATA,SSRAM_1_CS_N,ADDR,CFI_0_OE_N,CFI_0_RST_N,CFI_0_WR_N,DATA,CFI_0_CS_N</parameter>
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS"><![CDATA[<info><slave name="tcs0"><master name="CFI_0.tcm"><port role="write_n_out" direction="output" width="1" /><port role="chipselect_n_out" direction="output" width="1" /><port role="outputenable_n_out" direction="output" width="1" /><port role="reset_n_out" direction="output" width="1" /><port role="request" direction="output" width="1" /><port role="grant" direction="input" width="1" /><port role="address_out" direction="output" width="26" /><port role="data_out" direction="output" width="16" /><port role="data_outen" direction="output" width="1" /><port role="data_in" direction="input" width="16" /></master></slave><slave name="tcs1"><master name="SSRAM_1.tcm"><port role="write_n_out" direction="output" width="1" /><port role="begintransfer_n_out" direction="output" width="1" /><port role="chipselect_n_out" direction="output" width="1" /><port role="outputenable_n_out" direction="output" width="1" /><port role="request" direction="output" width="1" /><port role="grant" direction="input" width="1" /><port role="address_out" direction="output" width="22" /><port role="byteenable_n_out" direction="output" width="4" /><port role="data_out" direction="output" width="32" /><port role="data_outen" direction="output" width="1" /><port role="data_in" direction="input" width="32" /></master></slave><slave name="tcs2"><master name="SSRAM_0.tcm"><port role="write_n_out" direction="output" width="1" /><port role="begintransfer_n_out" direction="output" width="1" /><port role="chipselect_n_out" direction="output" width="1" /><port role="outputenable_n_out" direction="output" width="1" /><port role="request" direction="output" width="1" /><port role="grant" direction="input" width="1" /><port role="address_out" direction="output" width="22" /><port role="byteenable_n_out" direction="output" width="4" /><port role="data_out" direction="output" width="32" /><port role="data_outen" direction="output" width="1" /><port role="data_in" direction="input" width="32" /></master></slave></info>]]></parameter>
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
 </module>
 <module
   kind="altera_tristate_conduit_bridge"
   version="14.0"
   enabled="1"
   name="tristate_conduit_bridge_0">
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs"><master name="tristate_conduit_pin_sharer_0.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="SSRAM_0_CS_N" width="1" type="Output" output_name="SSRAM_0_CS_N" output_enable_name="" input_name="" /><pin role="CFI_0_OE_N" width="1" type="Output" output_name="CFI_0_OE_N" output_enable_name="" input_name="" /><pin role="SSRAM_1_CS_N" width="1" type="Output" output_name="SSRAM_1_CS_N" output_enable_name="" input_name="" /><pin role="CFI_0_WR_N" width="1" type="Output" output_name="CFI_0_WR_N" output_enable_name="" input_name="" /><pin role="SSRAM_OE_N" width="1" type="Output" output_name="SSRAM_OE_N" output_enable_name="" input_name="" /><pin role="CFI_0_CS_N" width="1" type="Output" output_name="CFI_0_CS_N" output_enable_name="" input_name="" /><pin role="SSRAM_BE_N" width="4" type="Output" output_name="SSRAM_BE_N" output_enable_name="" input_name="" /><pin role="SSRAM_BT_N" width="1" type="Output" output_name="SSRAM_BT_N" output_enable_name="" input_name="" /><pin role="SSRAM_WR_N" width="1" type="Output" output_name="SSRAM_WR_N" output_enable_name="" input_name="" /><pin role="ADDR" width="26" type="Output" output_name="ADDR" output_enable_name="" input_name="" /><pin role="DATA" width="32" type="Bidirectional" output_name="DATA" output_enable_name="DATA_outen" input_name="DATA_in" /><pin role="CFI_0_RST_N" width="1" type="Output" output_name="CFI_0_RST_N" output_enable_name="" input_name="" /></master></slave></info>]]></parameter>
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="14.0"
   enabled="1"
   name="flash_reset">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="1" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="100000000" />
 </module>
 <module kind="openmac" version="1.0.0" enabled="1" name="openmac_0">
  <parameter name="sys_mainClk" value="50000000" />
  <parameter name="sys_mainClkx2" value="100000000" />
  <parameter name="sys_dmaAddrWidth" value="28" />
  <parameter name="gui_phyType" value="2" />
  <parameter name="gui_phyCount" value="1" />
  <parameter name="gui_extraSmi" value="false" />
  <parameter name="gui_txBufLoc" value="1" />
  <parameter name="gui_txBufSize" value="16" />
  <parameter name="gui_txBurstSize" value="1" />
  <parameter name="gui_rxBufLoc" value="2" />
  <parameter name="gui_rxBufSize" value="1" />
  <parameter name="gui_rxBurstSize" value="8" />
  <parameter name="gui_tmrCount" value="1" />
  <parameter name="gui_tmrPulseEn" value="false" />
  <parameter name="gui_tmrPulseWdt" value="10" />
  <parameter name="gui_actEn" value="false" />
  <parameter name="gui_sdcEn" value="true" />
  <parameter name="AUTO_DMACLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_PKTCLK_CLOCK_RATE" value="50000000" />
 </module>
 <module kind="clock_source" version="14.0" enabled="1" name="clk_150">
  <parameter name="clockFrequency" value="150000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="clk_100.clk_in_reset" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_50.clk"
   end="pcie_subsytem.clk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_100.clk_reset"
   end="pcie_subsytem.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="pcie_subsytem.reset" />
 <connection kind="clock" version="14.0" start="clk_50.clk" end="pcp_0.clk50" />
 <connection kind="clock" version="14.0" start="clk_100.clk" end="pcp_0.clk100" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_100.clk_reset"
   end="pcp_0.rst_clk50" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="pcp_0.rst_clk50" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="pcp_0.rst_clk100" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_100.clk_reset"
   end="pcp_0.rst_clk100" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="sdram.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_100.clk_reset"
   end="sdram.reset" />
 <connection
   kind="avalon"
   version="14.0"
   start="address_span_extender.expanded_master"
   end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="14.0"
   start="clk_100.clk"
   end="address_span_extender.clock" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="address_span_extender.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_100.clk_reset"
   end="address_span_extender.reset" />
 <connection
   kind="avalon"
   version="14.0"
   start="pcp_0.slow_bridge"
   end="address_span_extender.cntl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="14.0"
   start="clk_100.clk_reset"
   end="SSRAM_0.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="SSRAM_0.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_100.clk_reset"
   end="SSRAM_1.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="SSRAM_1.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_100.clk_reset"
   end="CFI_0.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="CFI_0.reset" />
 <connection
   kind="tristate_conduit"
   version="14.0"
   start="CFI_0.tcm"
   end="tristate_conduit_pin_sharer_0.tcs0" />
 <connection
   kind="tristate_conduit"
   version="14.0"
   start="SSRAM_1.tcm"
   end="tristate_conduit_pin_sharer_0.tcs1" />
 <connection
   kind="tristate_conduit"
   version="14.0"
   start="SSRAM_0.tcm"
   end="tristate_conduit_pin_sharer_0.tcs2" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_100.clk_reset"
   end="tristate_conduit_pin_sharer_0.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="tristate_conduit_pin_sharer_0.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="tristate_conduit_bridge_0.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_100.clk_reset"
   end="tristate_conduit_bridge_0.reset" />
 <connection
   kind="tristate_conduit"
   version="14.0"
   start="tristate_conduit_pin_sharer_0.tcm"
   end="tristate_conduit_bridge_0.tcs" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="flash_reset.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_100.clk_reset"
   end="flash_reset.reset" />
 <connection
   kind="avalon"
   version="14.0"
   start="pcp_0.slow_bridge"
   end="flash_reset.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xe010" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcp_0.cpu_bridge_ram_common"
   end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcp_0.cpu_bridge_ram_common"
   end="SSRAM_0.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08400000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcp_0.cpu_bridge_ram_common"
   end="SSRAM_1.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcp_0.cpu_bridge_ram_common"
   end="CFI_0.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0c000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="14.0"
   start="clk_50.clk"
   end="openmac_0.mainClk" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_100.clk"
   end="openmac_0.mainClkx2" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_100.clk"
   end="openmac_0.dmaClk" />
 <connection kind="clock" version="14.0" start="clk_50.clk" end="openmac_0.pktClk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="openmac_0.mainRst" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_100.clk_reset"
   end="openmac_0.mainRst" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="openmac_0.dmaRst" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_100.clk_reset"
   end="openmac_0.dmaRst" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="openmac_0.pktRst" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_100.clk_reset"
   end="openmac_0.pktRst" />
 <connection
   kind="avalon"
   version="14.0"
   start="pcp_0.slow_bridge"
   end="openmac_0.macReg">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xc000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcp_0.slow_bridge"
   end="openmac_0.macTimer">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xe000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcp_0.slow_bridge"
   end="openmac_0.pktBuf">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="14.0"
   start="pcp_0.sync_irq"
   end="openmac_0.timerIrq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="14.0"
   start="pcp_0.mac_irq"
   end="openmac_0.macIrq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection kind="avalon" version="14.0" start="openmac_0.dma" end="SSRAM_0.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08400000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_subsytem.pcie_bar3"
   end="SSRAM_0.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08400000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="clk_150.clk_in_reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_100.clk_reset"
   end="clk_150.clk_in_reset" />
 <connection kind="clock" version="14.0" start="clk_150.clk" end="SSRAM_0.clk" />
 <connection kind="clock" version="14.0" start="clk_150.clk" end="SSRAM_1.clk" />
 <connection kind="clock" version="14.0" start="clk_150.clk" end="CFI_0.clk" />
 <connection kind="clock" version="14.0" start="clk_150.clk" end="sdram.clk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_150.clk_reset"
   end="sdram.reset" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_150.clk"
   end="tristate_conduit_pin_sharer_0.clk" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_150.clk"
   end="tristate_conduit_bridge_0.clk" />
 <connection kind="clock" version="14.0" start="clk_100.clk" end="flash_reset.clk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_150.clk_reset"
   end="tristate_conduit_pin_sharer_0.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_150.clk_reset"
   end="tristate_conduit_bridge_0.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_150.clk_reset"
   end="CFI_0.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_150.clk_reset"
   end="SSRAM_1.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_150.clk_reset"
   end="SSRAM_0.reset" />
 <connection kind="avalon" version="14.0" start="openmac_0.dma" end="SSRAM_1.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="14.0" start="openmac_0.dma" end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_subsytem.pcie_bar3"
   end="SSRAM_1.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_subsytem.pcie_bar3"
   end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="14.0"
   start="clk_150.clk"
   end="pcie_subsytem.clk_150" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_100.clk"
   end="pcie_subsytem.clk_100" />
 <connection
   kind="avalon"
   version="14.0"
   start="pcp_0.slow_bridge"
   end="pcie_subsytem.pcp_sgdma_bridge">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
