               ramulator.active_cycles_0             1546091                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0             1546091                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0             2021803                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            0.097283                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0             1546091                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0             2465611                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0             2021803                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            0.097283                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0              244020                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0              244020                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0              250976                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.012076                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0               57798                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0               57798                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0               57980                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.002790                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1               61158                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1               61158                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1               61286                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.002949                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2               69803                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2               69803                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2               70105                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.003373                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3               61519                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3               61519                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3               61605                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.002964                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1              252881                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1              252881                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1              259258                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.012475                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0               61743                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0               61743                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0               62205                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.002993                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1               67331                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1               67331                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1               67613                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.003253                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2               68407                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2               68407                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2               68603                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.003301                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3               60591                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3               60591                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3               60837                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.002927                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2              262158                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2              262158                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2              270684                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.013025                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0               61309                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0               61309                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0               61808                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.002974                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1               65811                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1               65811                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1               66227                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.003187                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2               73196                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2               73196                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2               73572                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.003540                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3               68927                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3               68927                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3               69077                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.003324                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3              252009                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3              252009                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3              260559                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.012537                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0               61962                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0               61962                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0               62150                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.002990                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1               66002                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1               66002                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1               66348                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.003192                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2               67006                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2               67006                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2               67176                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.003232                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3               64717                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3               64717                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3               64885                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.003122                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
           ramulator.active_cycles_0_0_4              241522                                      # Total active cycles for level _0_0_4
             ramulator.busy_cycles_0_0_4              241522                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4
        ramulator.serving_requests_0_0_4              247455                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
ramulator.average_serving_requests_0_0_4            0.011907                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
         ramulator.active_cycles_0_0_4_0               64366                                      # Total active cycles for level _0_0_4_0
           ramulator.busy_cycles_0_0_4_0               64366                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_0
      ramulator.serving_requests_0_0_4_0               64594                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_0
ramulator.average_serving_requests_0_0_4_0            0.003108                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_0
         ramulator.active_cycles_0_0_4_1               60965                                      # Total active cycles for level _0_0_4_1
           ramulator.busy_cycles_0_0_4_1               60965                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_1
      ramulator.serving_requests_0_0_4_1               61567                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_1
ramulator.average_serving_requests_0_0_4_1            0.002962                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_1
         ramulator.active_cycles_0_0_4_2               66632                                      # Total active cycles for level _0_0_4_2
           ramulator.busy_cycles_0_0_4_2               66632                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_2
      ramulator.serving_requests_0_0_4_2               66796                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_2
ramulator.average_serving_requests_0_0_4_2            0.003214                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_2
         ramulator.active_cycles_0_0_4_3               54384                                      # Total active cycles for level _0_0_4_3
           ramulator.busy_cycles_0_0_4_3               54384                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_3
      ramulator.serving_requests_0_0_4_3               54498                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_3
ramulator.average_serving_requests_0_0_4_3            0.002622                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_3
           ramulator.active_cycles_0_0_5              241405                                      # Total active cycles for level _0_0_5
             ramulator.busy_cycles_0_0_5              241405                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5
        ramulator.serving_requests_0_0_5              248850                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
ramulator.average_serving_requests_0_0_5            0.011974                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
         ramulator.active_cycles_0_0_5_0               63395                                      # Total active cycles for level _0_0_5_0
           ramulator.busy_cycles_0_0_5_0               63395                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_0
      ramulator.serving_requests_0_0_5_0               63843                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_0
ramulator.average_serving_requests_0_0_5_0            0.003072                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_0
         ramulator.active_cycles_0_0_5_1               67390                                      # Total active cycles for level _0_0_5_1
           ramulator.busy_cycles_0_0_5_1               67390                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_1
      ramulator.serving_requests_0_0_5_1               68354                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_1
ramulator.average_serving_requests_0_0_5_1            0.003289                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_1
         ramulator.active_cycles_0_0_5_2               62309                                      # Total active cycles for level _0_0_5_2
           ramulator.busy_cycles_0_0_5_2               62309                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_2
      ramulator.serving_requests_0_0_5_2               62523                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_2
ramulator.average_serving_requests_0_0_5_2            0.003008                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_2
         ramulator.active_cycles_0_0_5_3               53992                                      # Total active cycles for level _0_0_5_3
           ramulator.busy_cycles_0_0_5_3               53992                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_3
      ramulator.serving_requests_0_0_5_3               54130                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_3
ramulator.average_serving_requests_0_0_5_3            0.002605                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_3
           ramulator.active_cycles_0_0_6              232536                                      # Total active cycles for level _0_0_6
             ramulator.busy_cycles_0_0_6              232536                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6
        ramulator.serving_requests_0_0_6              239102                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
ramulator.average_serving_requests_0_0_6            0.011505                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
         ramulator.active_cycles_0_0_6_0               59693                                      # Total active cycles for level _0_0_6_0
           ramulator.busy_cycles_0_0_6_0               59693                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_0
      ramulator.serving_requests_0_0_6_0               59793                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_0
ramulator.average_serving_requests_0_0_6_0            0.002877                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_0
         ramulator.active_cycles_0_0_6_1               63346                                      # Total active cycles for level _0_0_6_1
           ramulator.busy_cycles_0_0_6_1               63346                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_1
      ramulator.serving_requests_0_0_6_1               63808                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_1
ramulator.average_serving_requests_0_0_6_1            0.003070                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_1
         ramulator.active_cycles_0_0_6_2               62930                                      # Total active cycles for level _0_0_6_2
           ramulator.busy_cycles_0_0_6_2               62930                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_2
      ramulator.serving_requests_0_0_6_2               63158                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_2
ramulator.average_serving_requests_0_0_6_2            0.003039                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_2
         ramulator.active_cycles_0_0_6_3               52249                                      # Total active cycles for level _0_0_6_3
           ramulator.busy_cycles_0_0_6_3               52249                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_3
      ramulator.serving_requests_0_0_6_3               52343                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_3
ramulator.average_serving_requests_0_0_6_3            0.002519                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_3
           ramulator.active_cycles_0_0_7              239470                                      # Total active cycles for level _0_0_7
             ramulator.busy_cycles_0_0_7              239470                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7
        ramulator.serving_requests_0_0_7              244919                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
ramulator.average_serving_requests_0_0_7            0.011785                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
         ramulator.active_cycles_0_0_7_0               60360                                      # Total active cycles for level _0_0_7_0
           ramulator.busy_cycles_0_0_7_0               60360                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_0
      ramulator.serving_requests_0_0_7_0               60638                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_0
ramulator.average_serving_requests_0_0_7_0            0.002918                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_0
         ramulator.active_cycles_0_0_7_1               69039                                      # Total active cycles for level _0_0_7_1
           ramulator.busy_cycles_0_0_7_1               69039                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_1
      ramulator.serving_requests_0_0_7_1               69097                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_1
ramulator.average_serving_requests_0_0_7_1            0.003325                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_1
         ramulator.active_cycles_0_0_7_2               59084                                      # Total active cycles for level _0_0_7_2
           ramulator.busy_cycles_0_0_7_2               59084                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_2
      ramulator.serving_requests_0_0_7_2               59198                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_2
ramulator.average_serving_requests_0_0_7_2            0.002848                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_2
         ramulator.active_cycles_0_0_7_3               55880                                      # Total active cycles for level _0_0_7_3
           ramulator.busy_cycles_0_0_7_3               55880                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_3
      ramulator.serving_requests_0_0_7_3               55986                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_3
ramulator.average_serving_requests_0_0_7_3            0.002694                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_3
      ramulator.read_transaction_bytes_0             1720576                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0                4736                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core               10490                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core               11953                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core                4515                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core               10490                                      # Number of row hits for read requests per channel per core
                                     [0]             10490.0                                      # 
ramulator.read_row_misses_channel_0_core               11953                                      # Number of row misses for read requests per channel per core
                                     [0]             11953.0                                      # 
ramulator.read_row_conflicts_channel_0_core                4441                                      # Number of row conflicts for read requests per channel per core
                                     [0]              4441.0                                      # 
 ramulator.write_row_hits_channel_0_core                   0                                      # Number of row hits for write requests per channel per core
                                     [0]                 0.0                                      # 
ramulator.write_row_misses_channel_0_core                   0                                      # Number of row misses for write requests per channel per core
                                     [0]                 0.0                                      # 
ramulator.write_row_conflicts_channel_0_core                  74                                      # Number of row conflicts for write requests per channel per core
                                     [0]                74.0                                      # 
      ramulator.useless_activates_0_core                   0                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           90.978947                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0             2445878                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            0.087146                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0             1811117                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            0.086641                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0             1800626                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            0.000505                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0               10491                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits             10490.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]             10490.0                                      # 
            ramulator.record_read_misses             11953.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]             11953.0                                      # 
         ramulator.record_read_conflicts              4441.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]              4441.0                                      # 
             ramulator.record_write_hits                 0.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
           ramulator.record_write_misses                 0.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
        ramulator.record_write_conflicts                74.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]                74.0                                      # 
                 ramulator.dram_capacity         17179869184                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            20782670                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests               26958                                      # Number of incoming requests to DRAM
                 ramulator.read_requests               26884                                      # Number of incoming read requests to DRAM per core
                                     [0]             26884.0                                      # 
                ramulator.write_requests                  74                                      # Number of incoming write requests to DRAM per core
                                     [0]                74.0                                      # 
       ramulator.ramulator_active_cycles             1546091                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel             26958.0                                      # Number of incoming requests to each DRAM channel
                                     [0]             26958.0                                      # 
ramulator.incoming_read_reqs_per_channel             26884.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]             26884.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum             1811117                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum             1800626                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum               10491                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            0.087146                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            0.086641                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            0.000505                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests             26884.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]             26884.0                                      # 
         ramulator.record_write_requests                74.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]                74.0                                      # 
            ramulator.L3_cache_read_miss               26884                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss               26884                                      # cache total miss count
             ramulator.L3_cache_eviction                  90                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access              105402                                      # cache read access count
         ramulator.L3_cache_write_access               69196                                      # cache write access count
         ramulator.L3_cache_total_access              174598                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles            55420453                                      # cpu cycle number
            ramulator.record_cycs_core_0            55420453                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0             1747576                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000003                                      # cpu instruction number
