#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jul 11 12:27:18 2024
# Process ID: 5692
# Current directory: D:/Adder+register
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7064 D:\Adder+register\Adder+register.xpr
# Log file: D:/Adder+register/vivado.log
# Journal file: D:/Adder+register\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Adder+register/Adder+register.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 1460.953 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench_count'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Adder+register/Adder+register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Adder+register/Adder+register.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_count_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Adder+register/Adder+register.sim/sim_1/behav/xsim'
"xelab -wto bd2b6b944c414b6982a9efe69cc2689a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_count_behav xil_defaultlib.test_bench_count -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto bd2b6b944c414b6982a9efe69cc2689a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_count_behav xil_defaultlib.test_bench_count -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.adder1 [adder1_default]
Compiling architecture behavioral of entity xil_defaultlib.register_adder [register_adder_default]
Compiling architecture behav of entity xil_defaultlib.div10 [div10_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_register [adder_register_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench_count
Built simulation snapshot test_bench_count_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Adder+register/Adder+register.sim/sim_1/behav/xsim/xsim.dir/test_bench_count_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 11 12:28:30 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1460.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Adder+register/Adder+register.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_count_behav -key {Behavioral:sim_1:Functional:test_bench_count} -tclbatch {test_bench_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1460.953 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1460.953 ; gain = 0.000
run 1000 s
run: Time (s): cpu = 00:03:06 ; elapsed = 00:02:29 . Memory (MB): peak = 1460.953 ; gain = 0.000
run 1000 s
run: Time (s): cpu = 00:01:03 ; elapsed = 00:00:55 . Memory (MB): peak = 1460.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1460.953 ; gain = 0.000
set_property top Mach_dem_LEDseg [current_fileset]
update_compile_order -fileset sources_1
set_property top test_ledseg [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_ledseg'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Adder+register/Adder+register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_ledseg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Adder+register/Adder+register.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_ledseg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adder+register/Adder+register.srcs/sources_1/new/Mach_dem_LEDseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mach_dem_LEDseg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adder+register/Adder+register.srcs/sim_1/new/test_ledseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_ledseg'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Adder+register/Adder+register.sim/sim_1/behav/xsim'
"xelab -wto bd2b6b944c414b6982a9efe69cc2689a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_ledseg_behav xil_defaultlib.test_ledseg -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto bd2b6b944c414b6982a9efe69cc2689a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_ledseg_behav xil_defaultlib.test_ledseg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.adder1 [adder1_default]
Compiling architecture behavioral of entity xil_defaultlib.register_adder [register_adder_default]
Compiling architecture behav of entity xil_defaultlib.div10 [div10_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_register [adder_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Mach_giai_ma_led [mach_giai_ma_led_default]
Compiling architecture behavioral of entity xil_defaultlib.Mach_dem_LEDseg [mach_dem_ledseg_default]
Compiling architecture behavioral of entity xil_defaultlib.test_ledseg
Built simulation snapshot test_ledseg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Adder+register/Adder+register.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_ledseg_behav -key {Behavioral:sim_1:Functional:test_ledseg} -tclbatch {test_ledseg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_ledseg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_ledseg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1460.953 ; gain = 0.000
run 1000 s
run: Time (s): cpu = 00:02:21 ; elapsed = 00:01:52 . Memory (MB): peak = 1460.953 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1460.953 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 11 12:41:20 2024...
