Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May  2 14:07:50 2018
| Host         : DESKTOP-COSF6I6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------+-------------------------------+------------------+----------------+
|     Clock Signal    |     Enable Signal    |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------+----------------------+-------------------------------+------------------+----------------+
|  ds1/dp             |                      |                               |                1 |              1 |
|  c1/CLK             |                      |                               |                1 |              4 |
|  c1/stopwatch_clock |                      |                               |                1 |              4 |
|  c1/stopwatch_clock |                      | c2/digit1[3]_i_1_n_0          |                3 |              4 |
|  c1/stopwatch_clock |                      | c2/digit1[2]_i_1_n_0          |                3 |              4 |
|  c1/stopwatch_clock | c2/digit3[3]_i_2_n_0 | c2/digit3[3]_i_1_n_0          |                2 |              4 |
|  c1/stopwatch_clock | c2/digit2[3]_i_1_n_0 | c2/digit3[3]_i_1_n_0          |                3 |              4 |
|  clock_IBUF_BUFG    |                      | c1/clear                      |                5 |             17 |
|  clock_IBUF_BUFG    |                      | c1/stopwatch_count[0]_i_1_n_0 |                5 |             20 |
+---------------------+----------------------+-------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     6 |
| 16+    |                     2 |
+--------+-----------------------+


