

================================================================
== Vitis HLS Report for 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'
================================================================
* Date:           Thu Aug 15 17:58:31 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.991 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_2  |        ?|        ?|         4|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      98|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     143|    -|
|Register         |        -|     -|      66|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      66|     241|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |removed_V_fu_197_p2           |         +|   0|  0|  23|          16|           1|
    |state_buffer_lp_sizes_V_1_d0  |         +|   0|  0|  23|          16|           2|
    |and_ln85_fu_187_p2            |       and|   0|  0|   2|           1|           1|
    |icmp_ln1065_fu_226_p2         |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1069_fu_161_p2         |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln85_fu_176_p2           |      icmp|   0|  0|  20|          32|          32|
    |or_ln85_fu_181_p2             |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0|  98|          99|          43|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  20|          4|    1|          4|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_current_V_6           |   9|          2|   16|         32|
    |current_V_fu_52                        |   9|          2|   16|         32|
    |keep_next_fu_48                        |  14|          3|    1|          3|
    |prev_V_fu_56                           |   9|          2|   16|         32|
    |removed_V_8_out_o                      |   9|          2|   16|         32|
    |state_buffer_buffer_next_V_1_address0  |  14|          3|    7|         21|
    |state_buffer_buffer_next_V_1_d0        |  14|          3|   16|         48|
    |state_buffer_free_head_V_1_o           |   9|          2|   16|         32|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 143|         31|  109|        244|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |current_V_6_reg_286                        |  16|   0|   16|          0|
    |current_V_fu_52                            |  16|   0|   16|          0|
    |icmp_ln1069_reg_302                        |   1|   0|    1|          0|
    |keep_next_fu_48                            |   1|   0|    1|          0|
    |or_ln85_reg_316                            |   1|   0|    1|          0|
    |prev_V_fu_56                               |  16|   0|   16|          0|
    |state_buffer_buffer_next_V_1_addr_reg_306  |   7|   0|    7|          0|
    |state_buffer_lp_heads_V_1_addr_reg_292     |   1|   0|    1|          0|
    |state_buffer_lp_sizes_V_1_addr_reg_297     |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  66|   0|   66|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+--------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|  state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|  state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|  state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|  state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|  state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|  state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2|  return value|
|current_V_8                                 |   in|   16|     ap_none|                                   current_V_8|        scalar|
|zext_ln1073                                 |   in|    1|     ap_none|                                   zext_ln1073|        scalar|
|tmp_8                                       |   in|   32|     ap_none|                                         tmp_8|        scalar|
|removed_V_8_out_i                           |   in|   16|     ap_ovld|                               removed_V_8_out|       pointer|
|removed_V_8_out_o                           |  out|   16|     ap_ovld|                               removed_V_8_out|       pointer|
|removed_V_8_out_o_ap_vld                    |  out|    1|     ap_ovld|                               removed_V_8_out|       pointer|
|state_buffer_buffer_next_V_1_address0       |  out|    7|   ap_memory|                  state_buffer_buffer_next_V_1|         array|
|state_buffer_buffer_next_V_1_ce0            |  out|    1|   ap_memory|                  state_buffer_buffer_next_V_1|         array|
|state_buffer_buffer_next_V_1_we0            |  out|    1|   ap_memory|                  state_buffer_buffer_next_V_1|         array|
|state_buffer_buffer_next_V_1_d0             |  out|   16|   ap_memory|                  state_buffer_buffer_next_V_1|         array|
|state_buffer_buffer_next_V_1_q0             |   in|   16|   ap_memory|                  state_buffer_buffer_next_V_1|         array|
|state_buffer_buffer_state_lvt_V_1_address0  |  out|    7|   ap_memory|             state_buffer_buffer_state_lvt_V_1|         array|
|state_buffer_buffer_state_lvt_V_1_ce0       |  out|    1|   ap_memory|             state_buffer_buffer_state_lvt_V_1|         array|
|state_buffer_buffer_state_lvt_V_1_q0        |   in|   32|   ap_memory|             state_buffer_buffer_state_lvt_V_1|         array|
|state_buffer_free_head_V_1_i                |   in|   16|     ap_ovld|                    state_buffer_free_head_V_1|       pointer|
|state_buffer_free_head_V_1_o                |  out|   16|     ap_ovld|                    state_buffer_free_head_V_1|       pointer|
|state_buffer_free_head_V_1_o_ap_vld         |  out|    1|     ap_ovld|                    state_buffer_free_head_V_1|       pointer|
|state_buffer_lp_sizes_V_1_address0          |  out|    1|   ap_memory|                     state_buffer_lp_sizes_V_1|         array|
|state_buffer_lp_sizes_V_1_ce0               |  out|    1|   ap_memory|                     state_buffer_lp_sizes_V_1|         array|
|state_buffer_lp_sizes_V_1_we0               |  out|    1|   ap_memory|                     state_buffer_lp_sizes_V_1|         array|
|state_buffer_lp_sizes_V_1_d0                |  out|   16|   ap_memory|                     state_buffer_lp_sizes_V_1|         array|
|state_buffer_lp_sizes_V_1_q0                |   in|   16|   ap_memory|                     state_buffer_lp_sizes_V_1|         array|
|state_buffer_lp_heads_V_1_address0          |  out|    1|   ap_memory|                     state_buffer_lp_heads_V_1|         array|
|state_buffer_lp_heads_V_1_ce0               |  out|    1|   ap_memory|                     state_buffer_lp_heads_V_1|         array|
|state_buffer_lp_heads_V_1_we0               |  out|    1|   ap_memory|                     state_buffer_lp_heads_V_1|         array|
|state_buffer_lp_heads_V_1_d0                |  out|   16|   ap_memory|                     state_buffer_lp_heads_V_1|         array|
+--------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

