{"vcs1":{"timestamp_begin":1681300806.881377652, "rt":0.75, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681300807.669588273, "rt":0.92, "ut":0.19, "st":0.14}}
{"link":{"timestamp_begin":1681300808.617312244, "rt":0.85, "ut":0.06, "st":0.55}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681300806.590764210}
{"VCS_COMP_START_TIME": 1681300806.590764210}
{"VCS_COMP_END_TIME": 1681300810.088753777}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
