<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: /app/libyaul-wip/libyaul/scu/bus/cpu/cpu/cache.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Yaul<span id="projectnumber">&#160;Version 0.3.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('cache_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">cache.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) Israel Jacquez</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * See LICENSE for details.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * Israel Jacquez &lt;mrkotfw@gmail.com&gt;</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef _YAUL_CPU_CACHE_H_</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define _YAUL_CPU_CACHE_H_</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#include &lt;sys/cdefs.h&gt;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &lt;cpu/map.h&gt;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>__BEGIN_DECLS</div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga01a5394050391d153a9880d0cc4224a1">   21</a></span><span class="preprocessor">#define CPU_CACHE                  0x00000000UL</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga674408491d27e3e86deefcc4bbdf3e1c">   23</a></span><span class="preprocessor">#define CPU_CACHE_THROUGH          0x20000000UL</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga2a04a1b09f0702d1739fcfc9c0cd89ea">   25</a></span><span class="preprocessor">#define CPU_CACHE_PURGE            0x40000000UL</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga269e053852db340948f199b8fa5e0f2e">   27</a></span><span class="preprocessor">#define CPU_CACHE_ADDRESS_RW       0x60000000UL</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga4d35b4ab8af6793c09e5fd7c6a5bcc1a">   29</a></span><span class="preprocessor">#define CPU_CACHE_DATA_RW          0xC0000000UL</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga73cbb87f49d27d42b589f5120ef28703">   31</a></span><span class="preprocessor">#define CPU_CACHE_IO               0xF0000000UL</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga48f2f35e15105f8540624322e4b6afc4">   33</a></span><span class="preprocessor">#define CPU_ADDRESS_PARTITION_MASK 0xF0000000UL</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#gacc74b410744bd58c554d51ea8be7ea6a">   36</a></span><span class="preprocessor">#define CPU_CACHE_WAY_0_ADDR    0xC0000000UL</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga055b8e3e15474370bdfed6121d5ffa28">   38</a></span><span class="preprocessor">#define CPU_CACHE_WAY_1_ADDR    0xC0000400UL</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#gab8c1fa0e47ab64ca48e363a0f4024ae3">   40</a></span><span class="preprocessor">#define CPU_CACHE_WAY_2_ADDR    0xC0000800UL</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga17bba0f4891bcfe34c303dbc104b6876">   42</a></span><span class="preprocessor">#define CPU_CACHE_WAY_3_ADDR    0xC0000C00UL</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#gacb1ff83bdeb42abac3ab994f6e43ac84">   45</a></span><span class="preprocessor">#define CPU_CACHE_WAY_SIZE      (CPU_CACHE_WAY_1_ADDR - CPU_CACHE_WAY_0_ADDR)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga305e02a50983e44b80817a55586b94ab">   49</a></span><span class="preprocessor">#define CPU_CACHE_2_WAY_SIZE    (CPU_CACHE_WAY_2_ADDR - CPU_CACHE_WAY_0_ADDR)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga6e6f8872956bea56a103cade85015f2f">   52</a></span><span class="preprocessor">#define CPU_CACHE_LINE_SIZE     16UL</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga3d5faf41f897c1a40438031eb2543c13">   60</a></span><span class="preprocessor">#define CPU_CACHE_TAG_ADDRESS(x) ((uint32_t)(x) &gt;&gt; 10)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga60df86520fee4e640ce36c5848e4f9ee">   63</a></span><span class="preprocessor">#define __uncached          __section(&quot;.uncached&quot;</span>)</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#gaaf966ad4f24e8d38393c27d8b2a5a2ab">   66</a></span><span class="preprocessor">#define __uncached_function __section(&quot;.uncached.function&quot;</span>)</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#gac2ab1a6f63685fd7dc4bbc0d15887e2a">   69</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="group__CPU__CACHE.html#gac2ab1a6f63685fd7dc4bbc0d15887e2a">cpu_cache_mode</a> {</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ggac2ab1a6f63685fd7dc4bbc0d15887e2aa9e38df73685fe9ad8e6638cc0a14ed0d">   71</a></span>    <a class="code hl_enumvalue" href="group__CPU__CACHE.html#ggac2ab1a6f63685fd7dc4bbc0d15887e2aa9e38df73685fe9ad8e6638cc0a14ed0d">CPU_CACHE_MODE_4_WAY</a> = 0x00,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <a class="code hl_enumvalue" href="group__CPU__CACHE.html#ggac2ab1a6f63685fd7dc4bbc0d15887e2aafc2031a1da4b7dd6507e9c898088ab73">CPU_CACHE_MODE_2_WAY</a> = 0x08</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ggac2ab1a6f63685fd7dc4bbc0d15887e2aafc2031a1da4b7dd6507e9c898088ab73">   74</a></span>};</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga425790888be5a412c303fcf59beb190d">   77</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="group__CPU__CACHE.html#gac2ab1a6f63685fd7dc4bbc0d15887e2a">cpu_cache_mode</a> <a class="code hl_typedef" href="group__CPU__CACHE.html#ga425790888be5a412c303fcf59beb190d">cpu_cache_mode_t</a>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga0c4b9e3f8d6d8c4ce274da1b88010037">   80</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="group__CPU__CACHE.html#ga0c4b9e3f8d6d8c4ce274da1b88010037">cpu_cache_type</a> {</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#gga0c4b9e3f8d6d8c4ce274da1b88010037a0cf3fb6de48fafbe16cb74b4c9536f1b">   82</a></span>    <a class="code hl_enumvalue" href="group__CPU__CACHE.html#gga0c4b9e3f8d6d8c4ce274da1b88010037a0cf3fb6de48fafbe16cb74b4c9536f1b">CPU_CACHE_TYPE_I</a> = 0x02,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <a class="code hl_enumvalue" href="group__CPU__CACHE.html#gga0c4b9e3f8d6d8c4ce274da1b88010037aae5be6e2c73c3970b37b7a24fd990890">CPU_CACHE_TYPE_D</a> = 0x04</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#gga0c4b9e3f8d6d8c4ce274da1b88010037aae5be6e2c73c3970b37b7a24fd990890">   85</a></span>};</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#gafd9cc331e952f55eb6a3ded73f0ec852">   88</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="group__CPU__CACHE.html#ga0c4b9e3f8d6d8c4ce274da1b88010037">cpu_cache_type</a> <a class="code hl_typedef" href="group__CPU__CACHE.html#gafd9cc331e952f55eb6a3ded73f0ec852">cpu_cache_type_t</a>;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html">   94</a></span><span class="keyword">struct </span><a class="code hl_struct" href="group__CPU__CACHE.html#structcpu__cache__data__line">cpu_cache_data_line</a> {</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="keywordtype">unsigned</span> int      :3;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>   <a class="code hl_variable" href="group__CPU__CACHE.html#a2571a800932685e8d912d4296c2cab25">tag</a>:19;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>   <a class="code hl_variable" href="group__CPU__CACHE.html#a24b08b30e6f282e8939197fa032b4acf">lru</a>:6;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#afc8c34f8fdb635e4156130eefeea9df5">  100</a></span>    <span class="keywordtype">unsigned</span> int      :1;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="group__CPU__CACHE.html#afc8c34f8fdb635e4156130eefeea9df5">valid</a>:1;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <span class="keywordtype">unsigned</span> int      :2;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga2452149d75b1b2ae1785e91cddfcabce">  104</a></span>} __packed;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="group__CPU__CACHE.html#structcpu__cache__data__line">cpu_cache_data_line</a> <a class="code hl_struct" href="group__CPU__CACHE.html#structcpu__cache__data__line">cpu_cache_data_line_t</a>;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="keyword">struct </span><a class="code hl_struct" href="group__CPU__CACHE.html#structcpu__cache__data__way">cpu_cache_data_way</a> {</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <a class="code hl_struct" href="group__CPU__CACHE.html#structcpu__cache__data__line">cpu_cache_data_line_t</a> <a class="code hl_variable" href="group__CPU__CACHE.html#a4271bd47d77011b9ee879a5d921c550b">data</a>[<a class="code hl_define" href="group__CPU__CACHE.html#gacb1ff83bdeb42abac3ab994f6e43ac84">CPU_CACHE_WAY_SIZE</a> / <a class="code hl_define" href="group__CPU__CACHE.html#ga6e6f8872956bea56a103cade85015f2f">CPU_CACHE_LINE_SIZE</a>];</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga8a62c0ea1b679a8168851b95f2646ac7">  115</a></span>} __aligned(4);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="group__CPU__CACHE.html#structcpu__cache__data__way">cpu_cache_data_way</a> <a class="code hl_struct" href="group__CPU__CACHE.html#structcpu__cache__data__way">cpu_cache_data_way_t</a>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#gad762e595b6e8bb6b812c1ccc1ebcd8bd">  119</a></span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><a class="code hl_function" href="group__CPU__CACHE.html#gad762e595b6e8bb6b812c1ccc1ebcd8bd">cpu_cache_enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>{</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a9dae924e83e509dbc9e4e3912dcd2321">ccr</a> |= 0x01;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>}</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group__CPU__CACHE.html#ga60d16b61d90570032b2b0e6e72385ba7">  128</a></span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><a class="code hl_function" href="group__CPU__CACHE.html#ga60d16b61d90570032b2b0e6e72385ba7">cpu_cache_disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>{</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a9dae924e83e509dbc9e4e3912dcd2321">ccr</a> &amp;= ~0x01;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>}</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><a class="code hl_function" href="group__CPU__CACHE.html#ga4a4daad707ca16d39d150200c9b5b806">cpu_cache_repl_enable</a>(<a class="code hl_typedef" href="group__CPU__CACHE.html#gafd9cc331e952f55eb6a3ded73f0ec852">cpu_cache_type_t</a> type)</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>{</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    <span class="keyword">const</span> <a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> t0 = <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a9dae924e83e509dbc9e4e3912dcd2321">ccr</a> &amp; ~((<a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>)type | 0x01);</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a9dae924e83e509dbc9e4e3912dcd2321">ccr</a> = t0;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a9dae924e83e509dbc9e4e3912dcd2321">ccr</a> = t0 | 0x01;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>}</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><a class="code hl_function" href="group__CPU__CACHE.html#gaea671d76e1e96d0a8be49ad1c10b5a8e">cpu_cache_repl_disable</a>(<a class="code hl_typedef" href="group__CPU__CACHE.html#gafd9cc331e952f55eb6a3ded73f0ec852">cpu_cache_type_t</a> type)</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>{</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <span class="keyword">const</span> <a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> t0 = <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a9dae924e83e509dbc9e4e3912dcd2321">ccr</a> &amp; ~0x01;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <span class="comment">/* Set bit with cache disabled */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a9dae924e83e509dbc9e4e3912dcd2321">ccr</a> = t0 | (<a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>)type;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <span class="comment">/* Enable cache and set bit(s) */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a9dae924e83e509dbc9e4e3912dcd2321">ccr</a> = t0 | (<a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>)type | 0x01;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>}</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><a class="code hl_function" href="group__CPU__CACHE.html#gae38d00811f197d982543190a807ee890">cpu_cache_way_mode_set</a>(<a class="code hl_typedef" href="group__CPU__CACHE.html#ga425790888be5a412c303fcf59beb190d">cpu_cache_mode_t</a> mode)</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>{</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    <span class="keyword">const</span> <a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> t0 = <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a9dae924e83e509dbc9e4e3912dcd2321">ccr</a> &amp; ~0x0F;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a9dae924e83e509dbc9e4e3912dcd2321">ccr</a> = t0;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a9dae924e83e509dbc9e4e3912dcd2321">ccr</a> = t0 | (<a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>)mode;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a9dae924e83e509dbc9e4e3912dcd2321">ccr</a> = t0 | (<a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>)mode | 0x01;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>}</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="group__CPU__CACHE.html#ga63ce543bd6e683a9221e1b1a02e04b75">cpu_cache_line_purge</a>(<span class="keywordtype">void</span> *address) <a class="code hl_define" href="group__CPU__CACHE.html#gaaf966ad4f24e8d38393c27d8b2a5a2ab">__uncached_function</a>;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="group__CPU__CACHE.html#gaa441b2ed6dcb43aab0a230a2a73fda8a">cpu_cache_area_purge</a>(<span class="keywordtype">void</span> *address, <a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> len) <a class="code hl_define" href="group__CPU__CACHE.html#gaaf966ad4f24e8d38393c27d8b2a5a2ab">__uncached_function</a>;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="group__CPU__CACHE.html#ga59e8d958c474611a3ffb760b617462dd">cpu_cache_purge</a>(<span class="keywordtype">void</span>) __no_reorder <a class="code hl_define" href="group__CPU__CACHE.html#gaaf966ad4f24e8d38393c27d8b2a5a2ab">__uncached_function</a>;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="group__CPU__CACHE.html#ga9a9abd15e8a11f48a38592d82385050a">cpu_cache_data_way_read</a>(<a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> way, <a class="code hl_struct" href="group__CPU__CACHE.html#structcpu__cache__data__way">cpu_cache_data_way_t</a> *data_way) <a class="code hl_define" href="group__CPU__CACHE.html#gaaf966ad4f24e8d38393c27d8b2a5a2ab">__uncached_function</a>;</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>__END_DECLS</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#endif </span><span class="comment">/* !_YAUL_CPU_CACHE_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup__CPU__CACHE_html_a24b08b30e6f282e8939197fa032b4acf"><div class="ttname"><a href="group__CPU__CACHE.html#a24b08b30e6f282e8939197fa032b4acf">cpu_cache_data_line::lru</a></div><div class="ttdeci">unsigned int lru</div><div class="ttdoc">LRU bits.</div><div class="ttdef"><b>Definition:</b> cache.h:98</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_a2571a800932685e8d912d4296c2cab25"><div class="ttname"><a href="group__CPU__CACHE.html#a2571a800932685e8d912d4296c2cab25">cpu_cache_data_line::tag</a></div><div class="ttdeci">unsigned int tag</div><div class="ttdoc">Tag bits.</div><div class="ttdef"><b>Definition:</b> cache.h:96</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_a4271bd47d77011b9ee879a5d921c550b"><div class="ttname"><a href="group__CPU__CACHE.html#a4271bd47d77011b9ee879a5d921c550b">cpu_cache_data_way::data</a></div><div class="ttdeci">cpu_cache_data_line_t data[CPU_CACHE_WAY_SIZE/CPU_CACHE_LINE_SIZE]</div><div class="ttdoc">Data.</div><div class="ttdef"><b>Definition:</b> cache.h:111</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_afc8c34f8fdb635e4156130eefeea9df5"><div class="ttname"><a href="group__CPU__CACHE.html#afc8c34f8fdb635e4156130eefeea9df5">cpu_cache_data_line::valid</a></div><div class="ttdeci">unsigned int valid</div><div class="ttdoc">Validity bit.</div><div class="ttdef"><b>Definition:</b> cache.h:100</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga0c4b9e3f8d6d8c4ce274da1b88010037"><div class="ttname"><a href="group__CPU__CACHE.html#ga0c4b9e3f8d6d8c4ce274da1b88010037">cpu_cache_type</a></div><div class="ttdeci">cpu_cache_type</div><div class="ttdoc">Cache type.</div><div class="ttdef"><b>Definition:</b> cache.h:80</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga425790888be5a412c303fcf59beb190d"><div class="ttname"><a href="group__CPU__CACHE.html#ga425790888be5a412c303fcf59beb190d">cpu_cache_mode_t</a></div><div class="ttdeci">enum cpu_cache_mode cpu_cache_mode_t</div><div class="ttdoc">Cache mode.</div><div class="ttdef"><b>Definition:</b> cache.h:77</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga4a4daad707ca16d39d150200c9b5b806"><div class="ttname"><a href="group__CPU__CACHE.html#ga4a4daad707ca16d39d150200c9b5b806">cpu_cache_repl_enable</a></div><div class="ttdeci">static void cpu_cache_repl_enable(cpu_cache_type_t type)</div><div class="ttdoc">Enable type replacement.</div><div class="ttdef"><b>Definition:</b> cache.h:142</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga59e8d958c474611a3ffb760b617462dd"><div class="ttname"><a href="group__CPU__CACHE.html#ga59e8d958c474611a3ffb760b617462dd">cpu_cache_purge</a></div><div class="ttdeci">void cpu_cache_purge(void) __no_reorder __uncached_function</div><div class="ttdoc">Purge the entire cache.</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga60d16b61d90570032b2b0e6e72385ba7"><div class="ttname"><a href="group__CPU__CACHE.html#ga60d16b61d90570032b2b0e6e72385ba7">cpu_cache_disable</a></div><div class="ttdeci">static void cpu_cache_disable(void)</div><div class="ttdoc">Disable cache.</div><div class="ttdef"><b>Definition:</b> cache.h:128</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga63ce543bd6e683a9221e1b1a02e04b75"><div class="ttname"><a href="group__CPU__CACHE.html#ga63ce543bd6e683a9221e1b1a02e04b75">cpu_cache_line_purge</a></div><div class="ttdeci">void cpu_cache_line_purge(void *address) __uncached_function</div><div class="ttdoc">Cache line of the specified address is purged.</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga6e6f8872956bea56a103cade85015f2f"><div class="ttname"><a href="group__CPU__CACHE.html#ga6e6f8872956bea56a103cade85015f2f">CPU_CACHE_LINE_SIZE</a></div><div class="ttdeci">#define CPU_CACHE_LINE_SIZE</div><div class="ttdoc">The size of a cache line in bytes.</div><div class="ttdef"><b>Definition:</b> cache.h:52</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ga9a9abd15e8a11f48a38592d82385050a"><div class="ttname"><a href="group__CPU__CACHE.html#ga9a9abd15e8a11f48a38592d82385050a">cpu_cache_data_way_read</a></div><div class="ttdeci">void cpu_cache_data_way_read(uint8_t way, cpu_cache_data_way_t *data_way) __uncached_function</div><div class="ttdoc">Walk one of the 4 ways the CPU cache and dump cache state bits.</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gaa441b2ed6dcb43aab0a230a2a73fda8a"><div class="ttname"><a href="group__CPU__CACHE.html#gaa441b2ed6dcb43aab0a230a2a73fda8a">cpu_cache_area_purge</a></div><div class="ttdeci">void cpu_cache_area_purge(void *address, uint32_t len) __uncached_function</div><div class="ttdoc">Cache lines of the specified address are purged.</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gaaf966ad4f24e8d38393c27d8b2a5a2ab"><div class="ttname"><a href="group__CPU__CACHE.html#gaaf966ad4f24e8d38393c27d8b2a5a2ab">__uncached_function</a></div><div class="ttdeci">#define __uncached_function</div><div class="ttdoc">Specify function to be uncached.</div><div class="ttdef"><b>Definition:</b> cache.h:66</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gac2ab1a6f63685fd7dc4bbc0d15887e2a"><div class="ttname"><a href="group__CPU__CACHE.html#gac2ab1a6f63685fd7dc4bbc0d15887e2a">cpu_cache_mode</a></div><div class="ttdeci">cpu_cache_mode</div><div class="ttdoc">Cache mode.</div><div class="ttdef"><b>Definition:</b> cache.h:69</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gacb1ff83bdeb42abac3ab994f6e43ac84"><div class="ttname"><a href="group__CPU__CACHE.html#gacb1ff83bdeb42abac3ab994f6e43ac84">CPU_CACHE_WAY_SIZE</a></div><div class="ttdeci">#define CPU_CACHE_WAY_SIZE</div><div class="ttdoc">The size in bytes of a cache way.</div><div class="ttdef"><b>Definition:</b> cache.h:45</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gad762e595b6e8bb6b812c1ccc1ebcd8bd"><div class="ttname"><a href="group__CPU__CACHE.html#gad762e595b6e8bb6b812c1ccc1ebcd8bd">cpu_cache_enable</a></div><div class="ttdeci">static void cpu_cache_enable(void)</div><div class="ttdoc">Enable cache.</div><div class="ttdef"><b>Definition:</b> cache.h:119</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gae38d00811f197d982543190a807ee890"><div class="ttname"><a href="group__CPU__CACHE.html#gae38d00811f197d982543190a807ee890">cpu_cache_way_mode_set</a></div><div class="ttdeci">static void cpu_cache_way_mode_set(cpu_cache_mode_t mode)</div><div class="ttdoc">Change the mode the cache operates.</div><div class="ttdef"><b>Definition:</b> cache.h:180</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gaea671d76e1e96d0a8be49ad1c10b5a8e"><div class="ttname"><a href="group__CPU__CACHE.html#gaea671d76e1e96d0a8be49ad1c10b5a8e">cpu_cache_repl_disable</a></div><div class="ttdeci">static void cpu_cache_repl_disable(cpu_cache_type_t type)</div><div class="ttdoc">Disable type replacement in the cache.</div><div class="ttdef"><b>Definition:</b> cache.h:159</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gafd9cc331e952f55eb6a3ded73f0ec852"><div class="ttname"><a href="group__CPU__CACHE.html#gafd9cc331e952f55eb6a3ded73f0ec852">cpu_cache_type_t</a></div><div class="ttdeci">enum cpu_cache_type cpu_cache_type_t</div><div class="ttdoc">Cache type.</div><div class="ttdef"><b>Definition:</b> cache.h:88</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gga0c4b9e3f8d6d8c4ce274da1b88010037a0cf3fb6de48fafbe16cb74b4c9536f1b"><div class="ttname"><a href="group__CPU__CACHE.html#gga0c4b9e3f8d6d8c4ce274da1b88010037a0cf3fb6de48fafbe16cb74b4c9536f1b">CPU_CACHE_TYPE_I</a></div><div class="ttdeci">@ CPU_CACHE_TYPE_I</div><div class="ttdoc">Instruction cache type.</div><div class="ttdef"><b>Definition:</b> cache.h:82</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_gga0c4b9e3f8d6d8c4ce274da1b88010037aae5be6e2c73c3970b37b7a24fd990890"><div class="ttname"><a href="group__CPU__CACHE.html#gga0c4b9e3f8d6d8c4ce274da1b88010037aae5be6e2c73c3970b37b7a24fd990890">CPU_CACHE_TYPE_D</a></div><div class="ttdeci">@ CPU_CACHE_TYPE_D</div><div class="ttdoc">Data cache type.</div><div class="ttdef"><b>Definition:</b> cache.h:84</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ggac2ab1a6f63685fd7dc4bbc0d15887e2aa9e38df73685fe9ad8e6638cc0a14ed0d"><div class="ttname"><a href="group__CPU__CACHE.html#ggac2ab1a6f63685fd7dc4bbc0d15887e2aa9e38df73685fe9ad8e6638cc0a14ed0d">CPU_CACHE_MODE_4_WAY</a></div><div class="ttdeci">@ CPU_CACHE_MODE_4_WAY</div><div class="ttdoc">Four-way set associative.</div><div class="ttdef"><b>Definition:</b> cache.h:71</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_ggac2ab1a6f63685fd7dc4bbc0d15887e2aafc2031a1da4b7dd6507e9c898088ab73"><div class="ttname"><a href="group__CPU__CACHE.html#ggac2ab1a6f63685fd7dc4bbc0d15887e2aafc2031a1da4b7dd6507e9c898088ab73">CPU_CACHE_MODE_2_WAY</a></div><div class="ttdeci">@ CPU_CACHE_MODE_2_WAY</div><div class="ttdoc">Two-way set associate and 2KiB RAM.</div><div class="ttdef"><b>Definition:</b> cache.h:73</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_structcpu__cache__data__line"><div class="ttname"><a href="group__CPU__CACHE.html#structcpu__cache__data__line">cpu_cache_data_line</a></div><div class="ttdoc">Cache data line representing the data read from the cache.</div><div class="ttdef"><b>Definition:</b> cache.h:94</div></div>
<div class="ttc" id="agroup__CPU__CACHE_html_structcpu__cache__data__way"><div class="ttname"><a href="group__CPU__CACHE.html#structcpu__cache__data__way">cpu_cache_data_way</a></div><div class="ttdoc">Cache data way.</div><div class="ttdef"><b>Definition:</b> cache.h:109</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__AREAS_html_ga01d1e3f3d77a0675f75fb889bbff33dd"><div class="ttname"><a href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a></div><div class="ttdeci">#define CPU_IOREG_BASE</div><div class="ttdoc">Base CPU address, for use with cpu_ioregs.</div><div class="ttdef"><b>Definition:</b> map.h:24</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_a9dae924e83e509dbc9e4e3912dcd2321"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a9dae924e83e509dbc9e4e3912dcd2321">cpu_ioregs::ccr</a></div><div class="ttdeci">uint8_t ccr</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:161</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_structcpu__ioregs"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a></div><div class="ttdoc">CPU I/O register map.</div><div class="ttdef"><b>Definition:</b> map.h:48</div></div>
<div class="ttc" id="agroup__STD__LIBC_html_ga06896e8c53f721507066c079052171f8"><div class="ttname"><a href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a></div><div class="ttdeci">unsigned long uint32_t</div><div class="ttdoc">Not yet documented.</div><div class="ttdef"><b>Definition:</b> libc.dox:30</div></div>
<div class="ttc" id="agroup__STD__LIBC_html_gae1affc9ca37cfb624959c866a73f83c2"><div class="ttname"><a href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdoc">Not yet documented.</div><div class="ttdef"><b>Definition:</b> libc.dox:22</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d422163b96683743ed3963d4aac17747.html">app</a></li><li class="navelem"><a class="el" href="dir_f630694d868536a5c572f707f803d3bc.html">libyaul-wip</a></li><li class="navelem"><a class="el" href="dir_afe3319f1dfd99cedef39aa54649c074.html">libyaul</a></li><li class="navelem"><a class="el" href="dir_3af051795f851d8b13d218e696b453f7.html">scu</a></li><li class="navelem"><a class="el" href="dir_8b67598001b08dc27134f7a169c5db1e.html">bus</a></li><li class="navelem"><a class="el" href="dir_218bf63ac8bbf8d2d65b169ab66edf70.html">cpu</a></li><li class="navelem"><a class="el" href="dir_d9a4822e78662b4ec0b9ab6e8960b1a9.html">cpu</a></li><li class="navelem"><b>cache.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
