Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0e03d5e06eaf4ad386eb5d097dd45a63 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Synchronous_counter_tb_behav xil_defaultlib.Synchronous_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.synchronous_counter
Compiling module xil_defaultlib.Synchronous_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Synchronous_counter_tb_behav
