$date
	Fri Oct  3 11:11:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 5 ! Q [4:0] $end
$var reg 1 " clk $end
$var reg 1 # resetn $end
$scope module jc $end
$var wire 1 " clk $end
$var wire 1 # resetn $end
$var wire 5 $ Q [4:0] $end
$var wire 5 % D [4:0] $end
$scope module dff0 $end
$var wire 1 " Clock $end
$var wire 1 & D $end
$var wire 1 # Resetn $end
$var reg 1 ' Q $end
$upscope $end
$scope module dff1 $end
$var wire 1 " Clock $end
$var wire 1 ( D $end
$var wire 1 # Resetn $end
$var reg 1 ) Q $end
$upscope $end
$scope module dff2 $end
$var wire 1 " Clock $end
$var wire 1 * D $end
$var wire 1 # Resetn $end
$var reg 1 + Q $end
$upscope $end
$scope module dff3 $end
$var wire 1 " Clock $end
$var wire 1 , D $end
$var wire 1 # Resetn $end
$var reg 1 - Q $end
$upscope $end
$scope module dff4 $end
$var wire 1 " Clock $end
$var wire 1 . D $end
$var wire 1 # Resetn $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
0-
0,
0+
0*
0)
0(
0'
1&
b1 %
b0 $
0#
0"
b0 !
$end
#10
1"
#15
1#
#20
1(
b11 %
b1 !
b1 $
1'
0"
#30
1"
#40
1*
b111 %
b11 !
b11 $
1)
0"
#50
1"
#60
1,
b1111 %
b111 !
b111 $
1+
0"
#70
1"
#80
1.
b11111 %
b1111 !
b1111 $
1-
0"
#90
1"
#100
0&
b11110 %
b11111 !
b11111 $
1/
0"
#110
1"
#120
0(
b11100 %
b11110 !
b11110 $
0'
0"
#130
1"
#140
0*
b11000 %
b11100 !
b11100 $
0)
0"
#150
1"
#160
0,
b10000 %
b11000 !
b11000 $
0+
0"
#170
1"
#180
0.
b0 %
b10000 !
b10000 $
0-
0"
#190
1"
#200
1&
b1 %
b0 !
b0 $
0/
0"
#210
1"
#215
