<stg><name>covCorePart2<double, 15, 2, 16>_Pipeline_VITIS_LOOP_245_2</name>


<trans_list>

<trans id="716" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:1 %zext_ln243_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln243_1

]]></Node>
<StgValue><ssdm name="zext_ln243_1_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %d1_cols_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d1_cols

]]></Node>
<StgValue><ssdm name="d1_cols_read"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %zext_ln243_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln243

]]></Node>
<StgValue><ssdm name="zext_ln243_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %sub_ln255_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sub_ln255

]]></Node>
<StgValue><ssdm name="sub_ln255_read"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:5 %trunc_ln_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="31">
<![CDATA[
newFuncRoot:6 %zext_ln243_1_cast = zext i31 %zext_ln243_1_read

]]></Node>
<StgValue><ssdm name="zext_ln243_1_cast"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values2Strm_0, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values2Strm_1, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:9 %store_ln245 = store i31 0, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.cond1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.cond1:0 %j_2 = load i31 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="31">
<![CDATA[
for.cond1:1 %trunc_ln245 = trunc i31 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln245"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.cond1:2 %icmp_ln245 = icmp_eq  i31 %j_2, i31 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="icmp_ln245"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond1:4 %br_ln245 = br i1 %icmp_ln245, void %VITIS_LOOP_248_3, void %for.inc36.exitStub

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="167" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:14 %values2Strm_0_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:65 %values2Strm_1_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:15 %bitcast_ln251 = bitcast i64 %values2Strm_0_read

]]></Node>
<StgValue><ssdm name="bitcast_ln251"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:16 %cov = dadd i64 %bitcast_ln251, i64 0

]]></Node>
<StgValue><ssdm name="cov"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:17 %values2Strm_0_read_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read_1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:66 %bitcast_ln251_16 = bitcast i64 %values2Strm_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln251_16"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:67 %cov_16 = dadd i64 %bitcast_ln251_16, i64 0

]]></Node>
<StgValue><ssdm name="cov_16"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:68 %values2Strm_1_read_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="175" st_id="4" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:16 %cov = dadd i64 %bitcast_ln251, i64 0

]]></Node>
<StgValue><ssdm name="cov"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:20 %values2Strm_0_read_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read_2"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:67 %cov_16 = dadd i64 %bitcast_ln251_16, i64 0

]]></Node>
<StgValue><ssdm name="cov_16"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:71 %values2Strm_1_read_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="179" st_id="5" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:16 %cov = dadd i64 %bitcast_ln251, i64 0

]]></Node>
<StgValue><ssdm name="cov"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:23 %values2Strm_0_read_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read_3"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:67 %cov_16 = dadd i64 %bitcast_ln251_16, i64 0

]]></Node>
<StgValue><ssdm name="cov_16"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:74 %values2Strm_1_read_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="183" st_id="6" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:16 %cov = dadd i64 %bitcast_ln251, i64 0

]]></Node>
<StgValue><ssdm name="cov"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:26 %values2Strm_0_read_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read_4"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:67 %cov_16 = dadd i64 %bitcast_ln251_16, i64 0

]]></Node>
<StgValue><ssdm name="cov_16"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:77 %values2Strm_1_read_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="187" st_id="7" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:16 %cov = dadd i64 %bitcast_ln251, i64 0

]]></Node>
<StgValue><ssdm name="cov"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:29 %values2Strm_0_read_5 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read_5"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:67 %cov_16 = dadd i64 %bitcast_ln251_16, i64 0

]]></Node>
<StgValue><ssdm name="cov_16"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:80 %values2Strm_1_read_5 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="191" st_id="8" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:16 %cov = dadd i64 %bitcast_ln251, i64 0

]]></Node>
<StgValue><ssdm name="cov"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:32 %values2Strm_0_read_6 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read_6"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:67 %cov_16 = dadd i64 %bitcast_ln251_16, i64 0

]]></Node>
<StgValue><ssdm name="cov_16"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:83 %values2Strm_1_read_6 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="195" st_id="9" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:16 %cov = dadd i64 %bitcast_ln251, i64 0

]]></Node>
<StgValue><ssdm name="cov"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:35 %values2Strm_0_read_7 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read_7"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:67 %cov_16 = dadd i64 %bitcast_ln251_16, i64 0

]]></Node>
<StgValue><ssdm name="cov_16"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:86 %values2Strm_1_read_7 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="199" st_id="10" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:16 %cov = dadd i64 %bitcast_ln251, i64 0

]]></Node>
<StgValue><ssdm name="cov"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:38 %values2Strm_0_read_8 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read_8"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:67 %cov_16 = dadd i64 %bitcast_ln251_16, i64 0

]]></Node>
<StgValue><ssdm name="cov_16"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:89 %values2Strm_1_read_8 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:18 %bitcast_ln251_1 = bitcast i64 %values2Strm_0_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln251_1"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:19 %cov_1 = dadd i64 %cov, i64 %bitcast_ln251_1

]]></Node>
<StgValue><ssdm name="cov_1"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:41 %values2Strm_0_read_9 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read_9"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:69 %bitcast_ln251_17 = bitcast i64 %values2Strm_1_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln251_17"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:70 %cov_17 = dadd i64 %cov_16, i64 %bitcast_ln251_17

]]></Node>
<StgValue><ssdm name="cov_17"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:92 %values2Strm_1_read_9 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="209" st_id="12" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:19 %cov_1 = dadd i64 %cov, i64 %bitcast_ln251_1

]]></Node>
<StgValue><ssdm name="cov_1"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:44 %values2Strm_0_read_10 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read_10"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:70 %cov_17 = dadd i64 %cov_16, i64 %bitcast_ln251_17

]]></Node>
<StgValue><ssdm name="cov_17"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:95 %values2Strm_1_read_10 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="213" st_id="13" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:19 %cov_1 = dadd i64 %cov, i64 %bitcast_ln251_1

]]></Node>
<StgValue><ssdm name="cov_1"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:47 %values2Strm_0_read_11 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read_11"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:70 %cov_17 = dadd i64 %cov_16, i64 %bitcast_ln251_17

]]></Node>
<StgValue><ssdm name="cov_17"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:98 %values2Strm_1_read_11 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="217" st_id="14" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:19 %cov_1 = dadd i64 %cov, i64 %bitcast_ln251_1

]]></Node>
<StgValue><ssdm name="cov_1"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:50 %values2Strm_0_read_12 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read_12"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:70 %cov_17 = dadd i64 %cov_16, i64 %bitcast_ln251_17

]]></Node>
<StgValue><ssdm name="cov_17"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:101 %values2Strm_1_read_12 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read_12"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="221" st_id="15" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:19 %cov_1 = dadd i64 %cov, i64 %bitcast_ln251_1

]]></Node>
<StgValue><ssdm name="cov_1"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:53 %values2Strm_0_read_13 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read_13"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:70 %cov_17 = dadd i64 %cov_16, i64 %bitcast_ln251_17

]]></Node>
<StgValue><ssdm name="cov_17"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:104 %values2Strm_1_read_13 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read_13"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="225" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.cond1:3 %add_ln245 = add i31 %j_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln245"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="31">
<![CDATA[
VITIS_LOOP_248_3:0 %trunc_ln245_1 = trunc i31 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln245_1"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_248_3:1 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %j_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:19 %cov_1 = dadd i64 %cov, i64 %bitcast_ln251_1

]]></Node>
<StgValue><ssdm name="cov_1"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:56 %values2Strm_0_read_14 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read_14"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:70 %cov_17 = dadd i64 %cov_16, i64 %bitcast_ln251_17

]]></Node>
<StgValue><ssdm name="cov_17"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:107 %values2Strm_1_read_14 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read_14"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_248_3:113 %or_ln254 = or i32 %shl_ln, i32 1

]]></Node>
<StgValue><ssdm name="or_ln254"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="32">
<![CDATA[
VITIS_LOOP_248_3:114 %trunc_ln254 = trunc i32 %or_ln254

]]></Node>
<StgValue><ssdm name="trunc_ln254"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_248_3:115 %trunc_ln255 = trunc i32 %or_ln254

]]></Node>
<StgValue><ssdm name="trunc_ln255"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_248_3:124 %icmp_ln254 = icmp_ugt  i32 %or_ln254, i32 %zext_ln243_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln254"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:125 %br_ln254 = br i1 %icmp_ln254, void %if.then.1, void %for.inc30.1

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc30.1:0 %store_ln245 = store i31 %add_ln245, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
for.inc30.1:1 %br_ln245 = br void %for.cond1

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="239" st_id="17" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:19 %cov_1 = dadd i64 %cov, i64 %bitcast_ln251_1

]]></Node>
<StgValue><ssdm name="cov_1"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:59 %values2Strm_0_read_15 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_0

]]></Node>
<StgValue><ssdm name="values2Strm_0_read_15"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:70 %cov_17 = dadd i64 %cov_16, i64 %bitcast_ln251_17

]]></Node>
<StgValue><ssdm name="cov_17"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:110 %values2Strm_1_read_15 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %values2Strm_1

]]></Node>
<StgValue><ssdm name="values2Strm_1_read_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="243" st_id="18" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:19 %cov_1 = dadd i64 %cov, i64 %bitcast_ln251_1

]]></Node>
<StgValue><ssdm name="cov_1"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:70 %cov_17 = dadd i64 %cov_16, i64 %bitcast_ln251_17

]]></Node>
<StgValue><ssdm name="cov_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">
</state>

<state id="20" st_id="21">

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:21 %bitcast_ln251_2 = bitcast i64 %values2Strm_0_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln251_2"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:22 %cov_2 = dadd i64 %cov_1, i64 %bitcast_ln251_2

]]></Node>
<StgValue><ssdm name="cov_2"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:72 %bitcast_ln251_18 = bitcast i64 %values2Strm_1_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln251_18"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:73 %cov_18 = dadd i64 %cov_17, i64 %bitcast_ln251_18

]]></Node>
<StgValue><ssdm name="cov_18"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="249" st_id="21" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:22 %cov_2 = dadd i64 %cov_1, i64 %bitcast_ln251_2

]]></Node>
<StgValue><ssdm name="cov_2"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:73 %cov_18 = dadd i64 %cov_17, i64 %bitcast_ln251_18

]]></Node>
<StgValue><ssdm name="cov_18"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="251" st_id="22" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:22 %cov_2 = dadd i64 %cov_1, i64 %bitcast_ln251_2

]]></Node>
<StgValue><ssdm name="cov_2"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:73 %cov_18 = dadd i64 %cov_17, i64 %bitcast_ln251_18

]]></Node>
<StgValue><ssdm name="cov_18"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="253" st_id="23" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:22 %cov_2 = dadd i64 %cov_1, i64 %bitcast_ln251_2

]]></Node>
<StgValue><ssdm name="cov_2"/></StgValue>
</operation>

<operation id="254" st_id="23" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:73 %cov_18 = dadd i64 %cov_17, i64 %bitcast_ln251_18

]]></Node>
<StgValue><ssdm name="cov_18"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="255" st_id="24" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:22 %cov_2 = dadd i64 %cov_1, i64 %bitcast_ln251_2

]]></Node>
<StgValue><ssdm name="cov_2"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:73 %cov_18 = dadd i64 %cov_17, i64 %bitcast_ln251_18

]]></Node>
<StgValue><ssdm name="cov_18"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="257" st_id="25" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:22 %cov_2 = dadd i64 %cov_1, i64 %bitcast_ln251_2

]]></Node>
<StgValue><ssdm name="cov_2"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:73 %cov_18 = dadd i64 %cov_17, i64 %bitcast_ln251_18

]]></Node>
<StgValue><ssdm name="cov_18"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="259" st_id="26" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:22 %cov_2 = dadd i64 %cov_1, i64 %bitcast_ln251_2

]]></Node>
<StgValue><ssdm name="cov_2"/></StgValue>
</operation>

<operation id="260" st_id="26" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:73 %cov_18 = dadd i64 %cov_17, i64 %bitcast_ln251_18

]]></Node>
<StgValue><ssdm name="cov_18"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="261" st_id="27" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:22 %cov_2 = dadd i64 %cov_1, i64 %bitcast_ln251_2

]]></Node>
<StgValue><ssdm name="cov_2"/></StgValue>
</operation>

<operation id="262" st_id="27" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:73 %cov_18 = dadd i64 %cov_17, i64 %bitcast_ln251_18

]]></Node>
<StgValue><ssdm name="cov_18"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="263" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:24 %bitcast_ln251_3 = bitcast i64 %values2Strm_0_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln251_3"/></StgValue>
</operation>

<operation id="264" st_id="28" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:25 %cov_3 = dadd i64 %cov_2, i64 %bitcast_ln251_3

]]></Node>
<StgValue><ssdm name="cov_3"/></StgValue>
</operation>

<operation id="265" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:75 %bitcast_ln251_19 = bitcast i64 %values2Strm_1_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln251_19"/></StgValue>
</operation>

<operation id="266" st_id="28" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:76 %cov_19 = dadd i64 %cov_18, i64 %bitcast_ln251_19

]]></Node>
<StgValue><ssdm name="cov_19"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="267" st_id="29" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:25 %cov_3 = dadd i64 %cov_2, i64 %bitcast_ln251_3

]]></Node>
<StgValue><ssdm name="cov_3"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:76 %cov_19 = dadd i64 %cov_18, i64 %bitcast_ln251_19

]]></Node>
<StgValue><ssdm name="cov_19"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="269" st_id="30" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:25 %cov_3 = dadd i64 %cov_2, i64 %bitcast_ln251_3

]]></Node>
<StgValue><ssdm name="cov_3"/></StgValue>
</operation>

<operation id="270" st_id="30" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:76 %cov_19 = dadd i64 %cov_18, i64 %bitcast_ln251_19

]]></Node>
<StgValue><ssdm name="cov_19"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="271" st_id="31" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:25 %cov_3 = dadd i64 %cov_2, i64 %bitcast_ln251_3

]]></Node>
<StgValue><ssdm name="cov_3"/></StgValue>
</operation>

<operation id="272" st_id="31" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:76 %cov_19 = dadd i64 %cov_18, i64 %bitcast_ln251_19

]]></Node>
<StgValue><ssdm name="cov_19"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="273" st_id="32" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:25 %cov_3 = dadd i64 %cov_2, i64 %bitcast_ln251_3

]]></Node>
<StgValue><ssdm name="cov_3"/></StgValue>
</operation>

<operation id="274" st_id="32" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:76 %cov_19 = dadd i64 %cov_18, i64 %bitcast_ln251_19

]]></Node>
<StgValue><ssdm name="cov_19"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="275" st_id="33" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:25 %cov_3 = dadd i64 %cov_2, i64 %bitcast_ln251_3

]]></Node>
<StgValue><ssdm name="cov_3"/></StgValue>
</operation>

<operation id="276" st_id="33" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:76 %cov_19 = dadd i64 %cov_18, i64 %bitcast_ln251_19

]]></Node>
<StgValue><ssdm name="cov_19"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="277" st_id="34" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:25 %cov_3 = dadd i64 %cov_2, i64 %bitcast_ln251_3

]]></Node>
<StgValue><ssdm name="cov_3"/></StgValue>
</operation>

<operation id="278" st_id="34" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:76 %cov_19 = dadd i64 %cov_18, i64 %bitcast_ln251_19

]]></Node>
<StgValue><ssdm name="cov_19"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="279" st_id="35" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:25 %cov_3 = dadd i64 %cov_2, i64 %bitcast_ln251_3

]]></Node>
<StgValue><ssdm name="cov_3"/></StgValue>
</operation>

<operation id="280" st_id="35" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:76 %cov_19 = dadd i64 %cov_18, i64 %bitcast_ln251_19

]]></Node>
<StgValue><ssdm name="cov_19"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">
</state>

<state id="37" st_id="38">

<operation id="281" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:27 %bitcast_ln251_4 = bitcast i64 %values2Strm_0_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln251_4"/></StgValue>
</operation>

<operation id="282" st_id="37" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:28 %cov_4 = dadd i64 %cov_3, i64 %bitcast_ln251_4

]]></Node>
<StgValue><ssdm name="cov_4"/></StgValue>
</operation>

<operation id="283" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:78 %bitcast_ln251_20 = bitcast i64 %values2Strm_1_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln251_20"/></StgValue>
</operation>

<operation id="284" st_id="37" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:79 %cov_20 = dadd i64 %cov_19, i64 %bitcast_ln251_20

]]></Node>
<StgValue><ssdm name="cov_20"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="285" st_id="38" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:28 %cov_4 = dadd i64 %cov_3, i64 %bitcast_ln251_4

]]></Node>
<StgValue><ssdm name="cov_4"/></StgValue>
</operation>

<operation id="286" st_id="38" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:79 %cov_20 = dadd i64 %cov_19, i64 %bitcast_ln251_20

]]></Node>
<StgValue><ssdm name="cov_20"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="287" st_id="39" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:28 %cov_4 = dadd i64 %cov_3, i64 %bitcast_ln251_4

]]></Node>
<StgValue><ssdm name="cov_4"/></StgValue>
</operation>

<operation id="288" st_id="39" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:79 %cov_20 = dadd i64 %cov_19, i64 %bitcast_ln251_20

]]></Node>
<StgValue><ssdm name="cov_20"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="289" st_id="40" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:28 %cov_4 = dadd i64 %cov_3, i64 %bitcast_ln251_4

]]></Node>
<StgValue><ssdm name="cov_4"/></StgValue>
</operation>

<operation id="290" st_id="40" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:79 %cov_20 = dadd i64 %cov_19, i64 %bitcast_ln251_20

]]></Node>
<StgValue><ssdm name="cov_20"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="291" st_id="41" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:28 %cov_4 = dadd i64 %cov_3, i64 %bitcast_ln251_4

]]></Node>
<StgValue><ssdm name="cov_4"/></StgValue>
</operation>

<operation id="292" st_id="41" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:79 %cov_20 = dadd i64 %cov_19, i64 %bitcast_ln251_20

]]></Node>
<StgValue><ssdm name="cov_20"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="293" st_id="42" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:28 %cov_4 = dadd i64 %cov_3, i64 %bitcast_ln251_4

]]></Node>
<StgValue><ssdm name="cov_4"/></StgValue>
</operation>

<operation id="294" st_id="42" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:79 %cov_20 = dadd i64 %cov_19, i64 %bitcast_ln251_20

]]></Node>
<StgValue><ssdm name="cov_20"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="295" st_id="43" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:28 %cov_4 = dadd i64 %cov_3, i64 %bitcast_ln251_4

]]></Node>
<StgValue><ssdm name="cov_4"/></StgValue>
</operation>

<operation id="296" st_id="43" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:79 %cov_20 = dadd i64 %cov_19, i64 %bitcast_ln251_20

]]></Node>
<StgValue><ssdm name="cov_20"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="297" st_id="44" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:28 %cov_4 = dadd i64 %cov_3, i64 %bitcast_ln251_4

]]></Node>
<StgValue><ssdm name="cov_4"/></StgValue>
</operation>

<operation id="298" st_id="44" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:79 %cov_20 = dadd i64 %cov_19, i64 %bitcast_ln251_20

]]></Node>
<StgValue><ssdm name="cov_20"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="299" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:30 %bitcast_ln251_5 = bitcast i64 %values2Strm_0_read_5

]]></Node>
<StgValue><ssdm name="bitcast_ln251_5"/></StgValue>
</operation>

<operation id="300" st_id="45" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:31 %cov_5 = dadd i64 %cov_4, i64 %bitcast_ln251_5

]]></Node>
<StgValue><ssdm name="cov_5"/></StgValue>
</operation>

<operation id="301" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:81 %bitcast_ln251_21 = bitcast i64 %values2Strm_1_read_5

]]></Node>
<StgValue><ssdm name="bitcast_ln251_21"/></StgValue>
</operation>

<operation id="302" st_id="45" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:82 %cov_21 = dadd i64 %cov_20, i64 %bitcast_ln251_21

]]></Node>
<StgValue><ssdm name="cov_21"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="303" st_id="46" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:31 %cov_5 = dadd i64 %cov_4, i64 %bitcast_ln251_5

]]></Node>
<StgValue><ssdm name="cov_5"/></StgValue>
</operation>

<operation id="304" st_id="46" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:82 %cov_21 = dadd i64 %cov_20, i64 %bitcast_ln251_21

]]></Node>
<StgValue><ssdm name="cov_21"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="305" st_id="47" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:31 %cov_5 = dadd i64 %cov_4, i64 %bitcast_ln251_5

]]></Node>
<StgValue><ssdm name="cov_5"/></StgValue>
</operation>

<operation id="306" st_id="47" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:82 %cov_21 = dadd i64 %cov_20, i64 %bitcast_ln251_21

]]></Node>
<StgValue><ssdm name="cov_21"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="307" st_id="48" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:31 %cov_5 = dadd i64 %cov_4, i64 %bitcast_ln251_5

]]></Node>
<StgValue><ssdm name="cov_5"/></StgValue>
</operation>

<operation id="308" st_id="48" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:82 %cov_21 = dadd i64 %cov_20, i64 %bitcast_ln251_21

]]></Node>
<StgValue><ssdm name="cov_21"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="309" st_id="49" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:31 %cov_5 = dadd i64 %cov_4, i64 %bitcast_ln251_5

]]></Node>
<StgValue><ssdm name="cov_5"/></StgValue>
</operation>

<operation id="310" st_id="49" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:82 %cov_21 = dadd i64 %cov_20, i64 %bitcast_ln251_21

]]></Node>
<StgValue><ssdm name="cov_21"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="311" st_id="50" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:31 %cov_5 = dadd i64 %cov_4, i64 %bitcast_ln251_5

]]></Node>
<StgValue><ssdm name="cov_5"/></StgValue>
</operation>

<operation id="312" st_id="50" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:82 %cov_21 = dadd i64 %cov_20, i64 %bitcast_ln251_21

]]></Node>
<StgValue><ssdm name="cov_21"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="313" st_id="51" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:31 %cov_5 = dadd i64 %cov_4, i64 %bitcast_ln251_5

]]></Node>
<StgValue><ssdm name="cov_5"/></StgValue>
</operation>

<operation id="314" st_id="51" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:82 %cov_21 = dadd i64 %cov_20, i64 %bitcast_ln251_21

]]></Node>
<StgValue><ssdm name="cov_21"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="315" st_id="52" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:31 %cov_5 = dadd i64 %cov_4, i64 %bitcast_ln251_5

]]></Node>
<StgValue><ssdm name="cov_5"/></StgValue>
</operation>

<operation id="316" st_id="52" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:82 %cov_21 = dadd i64 %cov_20, i64 %bitcast_ln251_21

]]></Node>
<StgValue><ssdm name="cov_21"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">
</state>

<state id="54" st_id="55">

<operation id="317" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:33 %bitcast_ln251_6 = bitcast i64 %values2Strm_0_read_6

]]></Node>
<StgValue><ssdm name="bitcast_ln251_6"/></StgValue>
</operation>

<operation id="318" st_id="54" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:34 %cov_6 = dadd i64 %cov_5, i64 %bitcast_ln251_6

]]></Node>
<StgValue><ssdm name="cov_6"/></StgValue>
</operation>

<operation id="319" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:84 %bitcast_ln251_22 = bitcast i64 %values2Strm_1_read_6

]]></Node>
<StgValue><ssdm name="bitcast_ln251_22"/></StgValue>
</operation>

<operation id="320" st_id="54" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:85 %cov_22 = dadd i64 %cov_21, i64 %bitcast_ln251_22

]]></Node>
<StgValue><ssdm name="cov_22"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="321" st_id="55" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:34 %cov_6 = dadd i64 %cov_5, i64 %bitcast_ln251_6

]]></Node>
<StgValue><ssdm name="cov_6"/></StgValue>
</operation>

<operation id="322" st_id="55" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:85 %cov_22 = dadd i64 %cov_21, i64 %bitcast_ln251_22

]]></Node>
<StgValue><ssdm name="cov_22"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="323" st_id="56" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:34 %cov_6 = dadd i64 %cov_5, i64 %bitcast_ln251_6

]]></Node>
<StgValue><ssdm name="cov_6"/></StgValue>
</operation>

<operation id="324" st_id="56" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:85 %cov_22 = dadd i64 %cov_21, i64 %bitcast_ln251_22

]]></Node>
<StgValue><ssdm name="cov_22"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="325" st_id="57" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:34 %cov_6 = dadd i64 %cov_5, i64 %bitcast_ln251_6

]]></Node>
<StgValue><ssdm name="cov_6"/></StgValue>
</operation>

<operation id="326" st_id="57" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:85 %cov_22 = dadd i64 %cov_21, i64 %bitcast_ln251_22

]]></Node>
<StgValue><ssdm name="cov_22"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="327" st_id="58" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:34 %cov_6 = dadd i64 %cov_5, i64 %bitcast_ln251_6

]]></Node>
<StgValue><ssdm name="cov_6"/></StgValue>
</operation>

<operation id="328" st_id="58" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:85 %cov_22 = dadd i64 %cov_21, i64 %bitcast_ln251_22

]]></Node>
<StgValue><ssdm name="cov_22"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="329" st_id="59" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:34 %cov_6 = dadd i64 %cov_5, i64 %bitcast_ln251_6

]]></Node>
<StgValue><ssdm name="cov_6"/></StgValue>
</operation>

<operation id="330" st_id="59" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:85 %cov_22 = dadd i64 %cov_21, i64 %bitcast_ln251_22

]]></Node>
<StgValue><ssdm name="cov_22"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="331" st_id="60" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:34 %cov_6 = dadd i64 %cov_5, i64 %bitcast_ln251_6

]]></Node>
<StgValue><ssdm name="cov_6"/></StgValue>
</operation>

<operation id="332" st_id="60" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:85 %cov_22 = dadd i64 %cov_21, i64 %bitcast_ln251_22

]]></Node>
<StgValue><ssdm name="cov_22"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="333" st_id="61" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:34 %cov_6 = dadd i64 %cov_5, i64 %bitcast_ln251_6

]]></Node>
<StgValue><ssdm name="cov_6"/></StgValue>
</operation>

<operation id="334" st_id="61" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:85 %cov_22 = dadd i64 %cov_21, i64 %bitcast_ln251_22

]]></Node>
<StgValue><ssdm name="cov_22"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="335" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:36 %bitcast_ln251_7 = bitcast i64 %values2Strm_0_read_7

]]></Node>
<StgValue><ssdm name="bitcast_ln251_7"/></StgValue>
</operation>

<operation id="336" st_id="62" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:37 %cov_7 = dadd i64 %cov_6, i64 %bitcast_ln251_7

]]></Node>
<StgValue><ssdm name="cov_7"/></StgValue>
</operation>

<operation id="337" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:87 %bitcast_ln251_23 = bitcast i64 %values2Strm_1_read_7

]]></Node>
<StgValue><ssdm name="bitcast_ln251_23"/></StgValue>
</operation>

<operation id="338" st_id="62" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:88 %cov_23 = dadd i64 %cov_22, i64 %bitcast_ln251_23

]]></Node>
<StgValue><ssdm name="cov_23"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="339" st_id="63" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:37 %cov_7 = dadd i64 %cov_6, i64 %bitcast_ln251_7

]]></Node>
<StgValue><ssdm name="cov_7"/></StgValue>
</operation>

<operation id="340" st_id="63" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:88 %cov_23 = dadd i64 %cov_22, i64 %bitcast_ln251_23

]]></Node>
<StgValue><ssdm name="cov_23"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="341" st_id="64" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:37 %cov_7 = dadd i64 %cov_6, i64 %bitcast_ln251_7

]]></Node>
<StgValue><ssdm name="cov_7"/></StgValue>
</operation>

<operation id="342" st_id="64" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:88 %cov_23 = dadd i64 %cov_22, i64 %bitcast_ln251_23

]]></Node>
<StgValue><ssdm name="cov_23"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="343" st_id="65" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:37 %cov_7 = dadd i64 %cov_6, i64 %bitcast_ln251_7

]]></Node>
<StgValue><ssdm name="cov_7"/></StgValue>
</operation>

<operation id="344" st_id="65" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:88 %cov_23 = dadd i64 %cov_22, i64 %bitcast_ln251_23

]]></Node>
<StgValue><ssdm name="cov_23"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="345" st_id="66" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:37 %cov_7 = dadd i64 %cov_6, i64 %bitcast_ln251_7

]]></Node>
<StgValue><ssdm name="cov_7"/></StgValue>
</operation>

<operation id="346" st_id="66" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:88 %cov_23 = dadd i64 %cov_22, i64 %bitcast_ln251_23

]]></Node>
<StgValue><ssdm name="cov_23"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="347" st_id="67" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:37 %cov_7 = dadd i64 %cov_6, i64 %bitcast_ln251_7

]]></Node>
<StgValue><ssdm name="cov_7"/></StgValue>
</operation>

<operation id="348" st_id="67" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:88 %cov_23 = dadd i64 %cov_22, i64 %bitcast_ln251_23

]]></Node>
<StgValue><ssdm name="cov_23"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="349" st_id="68" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:37 %cov_7 = dadd i64 %cov_6, i64 %bitcast_ln251_7

]]></Node>
<StgValue><ssdm name="cov_7"/></StgValue>
</operation>

<operation id="350" st_id="68" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:88 %cov_23 = dadd i64 %cov_22, i64 %bitcast_ln251_23

]]></Node>
<StgValue><ssdm name="cov_23"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="351" st_id="69" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:37 %cov_7 = dadd i64 %cov_6, i64 %bitcast_ln251_7

]]></Node>
<StgValue><ssdm name="cov_7"/></StgValue>
</operation>

<operation id="352" st_id="69" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:88 %cov_23 = dadd i64 %cov_22, i64 %bitcast_ln251_23

]]></Node>
<StgValue><ssdm name="cov_23"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">
</state>

<state id="71" st_id="72">

<operation id="353" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:39 %bitcast_ln251_8 = bitcast i64 %values2Strm_0_read_8

]]></Node>
<StgValue><ssdm name="bitcast_ln251_8"/></StgValue>
</operation>

<operation id="354" st_id="71" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:40 %cov_8 = dadd i64 %cov_7, i64 %bitcast_ln251_8

]]></Node>
<StgValue><ssdm name="cov_8"/></StgValue>
</operation>

<operation id="355" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:90 %bitcast_ln251_24 = bitcast i64 %values2Strm_1_read_8

]]></Node>
<StgValue><ssdm name="bitcast_ln251_24"/></StgValue>
</operation>

<operation id="356" st_id="71" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:91 %cov_24 = dadd i64 %cov_23, i64 %bitcast_ln251_24

]]></Node>
<StgValue><ssdm name="cov_24"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="357" st_id="72" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:40 %cov_8 = dadd i64 %cov_7, i64 %bitcast_ln251_8

]]></Node>
<StgValue><ssdm name="cov_8"/></StgValue>
</operation>

<operation id="358" st_id="72" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:91 %cov_24 = dadd i64 %cov_23, i64 %bitcast_ln251_24

]]></Node>
<StgValue><ssdm name="cov_24"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="359" st_id="73" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:40 %cov_8 = dadd i64 %cov_7, i64 %bitcast_ln251_8

]]></Node>
<StgValue><ssdm name="cov_8"/></StgValue>
</operation>

<operation id="360" st_id="73" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:91 %cov_24 = dadd i64 %cov_23, i64 %bitcast_ln251_24

]]></Node>
<StgValue><ssdm name="cov_24"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="361" st_id="74" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:40 %cov_8 = dadd i64 %cov_7, i64 %bitcast_ln251_8

]]></Node>
<StgValue><ssdm name="cov_8"/></StgValue>
</operation>

<operation id="362" st_id="74" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:91 %cov_24 = dadd i64 %cov_23, i64 %bitcast_ln251_24

]]></Node>
<StgValue><ssdm name="cov_24"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="363" st_id="75" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:40 %cov_8 = dadd i64 %cov_7, i64 %bitcast_ln251_8

]]></Node>
<StgValue><ssdm name="cov_8"/></StgValue>
</operation>

<operation id="364" st_id="75" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:91 %cov_24 = dadd i64 %cov_23, i64 %bitcast_ln251_24

]]></Node>
<StgValue><ssdm name="cov_24"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="365" st_id="76" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:40 %cov_8 = dadd i64 %cov_7, i64 %bitcast_ln251_8

]]></Node>
<StgValue><ssdm name="cov_8"/></StgValue>
</operation>

<operation id="366" st_id="76" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:91 %cov_24 = dadd i64 %cov_23, i64 %bitcast_ln251_24

]]></Node>
<StgValue><ssdm name="cov_24"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="367" st_id="77" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:40 %cov_8 = dadd i64 %cov_7, i64 %bitcast_ln251_8

]]></Node>
<StgValue><ssdm name="cov_8"/></StgValue>
</operation>

<operation id="368" st_id="77" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:91 %cov_24 = dadd i64 %cov_23, i64 %bitcast_ln251_24

]]></Node>
<StgValue><ssdm name="cov_24"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="369" st_id="78" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:40 %cov_8 = dadd i64 %cov_7, i64 %bitcast_ln251_8

]]></Node>
<StgValue><ssdm name="cov_8"/></StgValue>
</operation>

<operation id="370" st_id="78" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:91 %cov_24 = dadd i64 %cov_23, i64 %bitcast_ln251_24

]]></Node>
<StgValue><ssdm name="cov_24"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="371" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:42 %bitcast_ln251_9 = bitcast i64 %values2Strm_0_read_9

]]></Node>
<StgValue><ssdm name="bitcast_ln251_9"/></StgValue>
</operation>

<operation id="372" st_id="79" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:43 %cov_9 = dadd i64 %cov_8, i64 %bitcast_ln251_9

]]></Node>
<StgValue><ssdm name="cov_9"/></StgValue>
</operation>

<operation id="373" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:93 %bitcast_ln251_25 = bitcast i64 %values2Strm_1_read_9

]]></Node>
<StgValue><ssdm name="bitcast_ln251_25"/></StgValue>
</operation>

<operation id="374" st_id="79" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:94 %cov_25 = dadd i64 %cov_24, i64 %bitcast_ln251_25

]]></Node>
<StgValue><ssdm name="cov_25"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="375" st_id="80" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:43 %cov_9 = dadd i64 %cov_8, i64 %bitcast_ln251_9

]]></Node>
<StgValue><ssdm name="cov_9"/></StgValue>
</operation>

<operation id="376" st_id="80" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:94 %cov_25 = dadd i64 %cov_24, i64 %bitcast_ln251_25

]]></Node>
<StgValue><ssdm name="cov_25"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="377" st_id="81" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:43 %cov_9 = dadd i64 %cov_8, i64 %bitcast_ln251_9

]]></Node>
<StgValue><ssdm name="cov_9"/></StgValue>
</operation>

<operation id="378" st_id="81" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:94 %cov_25 = dadd i64 %cov_24, i64 %bitcast_ln251_25

]]></Node>
<StgValue><ssdm name="cov_25"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="379" st_id="82" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:43 %cov_9 = dadd i64 %cov_8, i64 %bitcast_ln251_9

]]></Node>
<StgValue><ssdm name="cov_9"/></StgValue>
</operation>

<operation id="380" st_id="82" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:94 %cov_25 = dadd i64 %cov_24, i64 %bitcast_ln251_25

]]></Node>
<StgValue><ssdm name="cov_25"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="381" st_id="83" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:43 %cov_9 = dadd i64 %cov_8, i64 %bitcast_ln251_9

]]></Node>
<StgValue><ssdm name="cov_9"/></StgValue>
</operation>

<operation id="382" st_id="83" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:94 %cov_25 = dadd i64 %cov_24, i64 %bitcast_ln251_25

]]></Node>
<StgValue><ssdm name="cov_25"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="383" st_id="84" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:43 %cov_9 = dadd i64 %cov_8, i64 %bitcast_ln251_9

]]></Node>
<StgValue><ssdm name="cov_9"/></StgValue>
</operation>

<operation id="384" st_id="84" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:94 %cov_25 = dadd i64 %cov_24, i64 %bitcast_ln251_25

]]></Node>
<StgValue><ssdm name="cov_25"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="385" st_id="85" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:43 %cov_9 = dadd i64 %cov_8, i64 %bitcast_ln251_9

]]></Node>
<StgValue><ssdm name="cov_9"/></StgValue>
</operation>

<operation id="386" st_id="85" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:94 %cov_25 = dadd i64 %cov_24, i64 %bitcast_ln251_25

]]></Node>
<StgValue><ssdm name="cov_25"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="387" st_id="86" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:43 %cov_9 = dadd i64 %cov_8, i64 %bitcast_ln251_9

]]></Node>
<StgValue><ssdm name="cov_9"/></StgValue>
</operation>

<operation id="388" st_id="86" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:94 %cov_25 = dadd i64 %cov_24, i64 %bitcast_ln251_25

]]></Node>
<StgValue><ssdm name="cov_25"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">
</state>

<state id="88" st_id="89">

<operation id="389" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:45 %bitcast_ln251_10 = bitcast i64 %values2Strm_0_read_10

]]></Node>
<StgValue><ssdm name="bitcast_ln251_10"/></StgValue>
</operation>

<operation id="390" st_id="88" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:46 %cov_10 = dadd i64 %cov_9, i64 %bitcast_ln251_10

]]></Node>
<StgValue><ssdm name="cov_10"/></StgValue>
</operation>

<operation id="391" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:96 %bitcast_ln251_26 = bitcast i64 %values2Strm_1_read_10

]]></Node>
<StgValue><ssdm name="bitcast_ln251_26"/></StgValue>
</operation>

<operation id="392" st_id="88" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:97 %cov_26 = dadd i64 %cov_25, i64 %bitcast_ln251_26

]]></Node>
<StgValue><ssdm name="cov_26"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="393" st_id="89" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:46 %cov_10 = dadd i64 %cov_9, i64 %bitcast_ln251_10

]]></Node>
<StgValue><ssdm name="cov_10"/></StgValue>
</operation>

<operation id="394" st_id="89" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:97 %cov_26 = dadd i64 %cov_25, i64 %bitcast_ln251_26

]]></Node>
<StgValue><ssdm name="cov_26"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="395" st_id="90" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:46 %cov_10 = dadd i64 %cov_9, i64 %bitcast_ln251_10

]]></Node>
<StgValue><ssdm name="cov_10"/></StgValue>
</operation>

<operation id="396" st_id="90" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:97 %cov_26 = dadd i64 %cov_25, i64 %bitcast_ln251_26

]]></Node>
<StgValue><ssdm name="cov_26"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="397" st_id="91" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:46 %cov_10 = dadd i64 %cov_9, i64 %bitcast_ln251_10

]]></Node>
<StgValue><ssdm name="cov_10"/></StgValue>
</operation>

<operation id="398" st_id="91" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:97 %cov_26 = dadd i64 %cov_25, i64 %bitcast_ln251_26

]]></Node>
<StgValue><ssdm name="cov_26"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="399" st_id="92" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:46 %cov_10 = dadd i64 %cov_9, i64 %bitcast_ln251_10

]]></Node>
<StgValue><ssdm name="cov_10"/></StgValue>
</operation>

<operation id="400" st_id="92" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:97 %cov_26 = dadd i64 %cov_25, i64 %bitcast_ln251_26

]]></Node>
<StgValue><ssdm name="cov_26"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="401" st_id="93" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:46 %cov_10 = dadd i64 %cov_9, i64 %bitcast_ln251_10

]]></Node>
<StgValue><ssdm name="cov_10"/></StgValue>
</operation>

<operation id="402" st_id="93" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:97 %cov_26 = dadd i64 %cov_25, i64 %bitcast_ln251_26

]]></Node>
<StgValue><ssdm name="cov_26"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="403" st_id="94" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:46 %cov_10 = dadd i64 %cov_9, i64 %bitcast_ln251_10

]]></Node>
<StgValue><ssdm name="cov_10"/></StgValue>
</operation>

<operation id="404" st_id="94" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:97 %cov_26 = dadd i64 %cov_25, i64 %bitcast_ln251_26

]]></Node>
<StgValue><ssdm name="cov_26"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="405" st_id="95" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:46 %cov_10 = dadd i64 %cov_9, i64 %bitcast_ln251_10

]]></Node>
<StgValue><ssdm name="cov_10"/></StgValue>
</operation>

<operation id="406" st_id="95" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:97 %cov_26 = dadd i64 %cov_25, i64 %bitcast_ln251_26

]]></Node>
<StgValue><ssdm name="cov_26"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="407" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:48 %bitcast_ln251_11 = bitcast i64 %values2Strm_0_read_11

]]></Node>
<StgValue><ssdm name="bitcast_ln251_11"/></StgValue>
</operation>

<operation id="408" st_id="96" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:49 %cov_11 = dadd i64 %cov_10, i64 %bitcast_ln251_11

]]></Node>
<StgValue><ssdm name="cov_11"/></StgValue>
</operation>

<operation id="409" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:99 %bitcast_ln251_27 = bitcast i64 %values2Strm_1_read_11

]]></Node>
<StgValue><ssdm name="bitcast_ln251_27"/></StgValue>
</operation>

<operation id="410" st_id="96" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:100 %cov_27 = dadd i64 %cov_26, i64 %bitcast_ln251_27

]]></Node>
<StgValue><ssdm name="cov_27"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="411" st_id="97" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:49 %cov_11 = dadd i64 %cov_10, i64 %bitcast_ln251_11

]]></Node>
<StgValue><ssdm name="cov_11"/></StgValue>
</operation>

<operation id="412" st_id="97" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:100 %cov_27 = dadd i64 %cov_26, i64 %bitcast_ln251_27

]]></Node>
<StgValue><ssdm name="cov_27"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="413" st_id="98" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:49 %cov_11 = dadd i64 %cov_10, i64 %bitcast_ln251_11

]]></Node>
<StgValue><ssdm name="cov_11"/></StgValue>
</operation>

<operation id="414" st_id="98" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:100 %cov_27 = dadd i64 %cov_26, i64 %bitcast_ln251_27

]]></Node>
<StgValue><ssdm name="cov_27"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="415" st_id="99" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:49 %cov_11 = dadd i64 %cov_10, i64 %bitcast_ln251_11

]]></Node>
<StgValue><ssdm name="cov_11"/></StgValue>
</operation>

<operation id="416" st_id="99" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:100 %cov_27 = dadd i64 %cov_26, i64 %bitcast_ln251_27

]]></Node>
<StgValue><ssdm name="cov_27"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="417" st_id="100" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:49 %cov_11 = dadd i64 %cov_10, i64 %bitcast_ln251_11

]]></Node>
<StgValue><ssdm name="cov_11"/></StgValue>
</operation>

<operation id="418" st_id="100" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:100 %cov_27 = dadd i64 %cov_26, i64 %bitcast_ln251_27

]]></Node>
<StgValue><ssdm name="cov_27"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="419" st_id="101" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:49 %cov_11 = dadd i64 %cov_10, i64 %bitcast_ln251_11

]]></Node>
<StgValue><ssdm name="cov_11"/></StgValue>
</operation>

<operation id="420" st_id="101" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:100 %cov_27 = dadd i64 %cov_26, i64 %bitcast_ln251_27

]]></Node>
<StgValue><ssdm name="cov_27"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="421" st_id="102" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:49 %cov_11 = dadd i64 %cov_10, i64 %bitcast_ln251_11

]]></Node>
<StgValue><ssdm name="cov_11"/></StgValue>
</operation>

<operation id="422" st_id="102" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:100 %cov_27 = dadd i64 %cov_26, i64 %bitcast_ln251_27

]]></Node>
<StgValue><ssdm name="cov_27"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="423" st_id="103" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:49 %cov_11 = dadd i64 %cov_10, i64 %bitcast_ln251_11

]]></Node>
<StgValue><ssdm name="cov_11"/></StgValue>
</operation>

<operation id="424" st_id="103" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:100 %cov_27 = dadd i64 %cov_26, i64 %bitcast_ln251_27

]]></Node>
<StgValue><ssdm name="cov_27"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">
</state>

<state id="105" st_id="106">

<operation id="425" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:51 %bitcast_ln251_12 = bitcast i64 %values2Strm_0_read_12

]]></Node>
<StgValue><ssdm name="bitcast_ln251_12"/></StgValue>
</operation>

<operation id="426" st_id="105" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:52 %cov_12 = dadd i64 %cov_11, i64 %bitcast_ln251_12

]]></Node>
<StgValue><ssdm name="cov_12"/></StgValue>
</operation>

<operation id="427" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:102 %bitcast_ln251_28 = bitcast i64 %values2Strm_1_read_12

]]></Node>
<StgValue><ssdm name="bitcast_ln251_28"/></StgValue>
</operation>

<operation id="428" st_id="105" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:103 %cov_28 = dadd i64 %cov_27, i64 %bitcast_ln251_28

]]></Node>
<StgValue><ssdm name="cov_28"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="429" st_id="106" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:52 %cov_12 = dadd i64 %cov_11, i64 %bitcast_ln251_12

]]></Node>
<StgValue><ssdm name="cov_12"/></StgValue>
</operation>

<operation id="430" st_id="106" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:103 %cov_28 = dadd i64 %cov_27, i64 %bitcast_ln251_28

]]></Node>
<StgValue><ssdm name="cov_28"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="431" st_id="107" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:52 %cov_12 = dadd i64 %cov_11, i64 %bitcast_ln251_12

]]></Node>
<StgValue><ssdm name="cov_12"/></StgValue>
</operation>

<operation id="432" st_id="107" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:103 %cov_28 = dadd i64 %cov_27, i64 %bitcast_ln251_28

]]></Node>
<StgValue><ssdm name="cov_28"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="433" st_id="108" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:52 %cov_12 = dadd i64 %cov_11, i64 %bitcast_ln251_12

]]></Node>
<StgValue><ssdm name="cov_12"/></StgValue>
</operation>

<operation id="434" st_id="108" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:103 %cov_28 = dadd i64 %cov_27, i64 %bitcast_ln251_28

]]></Node>
<StgValue><ssdm name="cov_28"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="435" st_id="109" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:52 %cov_12 = dadd i64 %cov_11, i64 %bitcast_ln251_12

]]></Node>
<StgValue><ssdm name="cov_12"/></StgValue>
</operation>

<operation id="436" st_id="109" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:103 %cov_28 = dadd i64 %cov_27, i64 %bitcast_ln251_28

]]></Node>
<StgValue><ssdm name="cov_28"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="437" st_id="110" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:52 %cov_12 = dadd i64 %cov_11, i64 %bitcast_ln251_12

]]></Node>
<StgValue><ssdm name="cov_12"/></StgValue>
</operation>

<operation id="438" st_id="110" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:103 %cov_28 = dadd i64 %cov_27, i64 %bitcast_ln251_28

]]></Node>
<StgValue><ssdm name="cov_28"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="439" st_id="111" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:52 %cov_12 = dadd i64 %cov_11, i64 %bitcast_ln251_12

]]></Node>
<StgValue><ssdm name="cov_12"/></StgValue>
</operation>

<operation id="440" st_id="111" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:103 %cov_28 = dadd i64 %cov_27, i64 %bitcast_ln251_28

]]></Node>
<StgValue><ssdm name="cov_28"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="441" st_id="112" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:52 %cov_12 = dadd i64 %cov_11, i64 %bitcast_ln251_12

]]></Node>
<StgValue><ssdm name="cov_12"/></StgValue>
</operation>

<operation id="442" st_id="112" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:103 %cov_28 = dadd i64 %cov_27, i64 %bitcast_ln251_28

]]></Node>
<StgValue><ssdm name="cov_28"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="443" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:54 %bitcast_ln251_13 = bitcast i64 %values2Strm_0_read_13

]]></Node>
<StgValue><ssdm name="bitcast_ln251_13"/></StgValue>
</operation>

<operation id="444" st_id="113" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:55 %cov_13 = dadd i64 %cov_12, i64 %bitcast_ln251_13

]]></Node>
<StgValue><ssdm name="cov_13"/></StgValue>
</operation>

<operation id="445" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:105 %bitcast_ln251_29 = bitcast i64 %values2Strm_1_read_13

]]></Node>
<StgValue><ssdm name="bitcast_ln251_29"/></StgValue>
</operation>

<operation id="446" st_id="113" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:106 %cov_29 = dadd i64 %cov_28, i64 %bitcast_ln251_29

]]></Node>
<StgValue><ssdm name="cov_29"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="447" st_id="114" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:55 %cov_13 = dadd i64 %cov_12, i64 %bitcast_ln251_13

]]></Node>
<StgValue><ssdm name="cov_13"/></StgValue>
</operation>

<operation id="448" st_id="114" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:106 %cov_29 = dadd i64 %cov_28, i64 %bitcast_ln251_29

]]></Node>
<StgValue><ssdm name="cov_29"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="449" st_id="115" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:55 %cov_13 = dadd i64 %cov_12, i64 %bitcast_ln251_13

]]></Node>
<StgValue><ssdm name="cov_13"/></StgValue>
</operation>

<operation id="450" st_id="115" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:106 %cov_29 = dadd i64 %cov_28, i64 %bitcast_ln251_29

]]></Node>
<StgValue><ssdm name="cov_29"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="451" st_id="116" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:55 %cov_13 = dadd i64 %cov_12, i64 %bitcast_ln251_13

]]></Node>
<StgValue><ssdm name="cov_13"/></StgValue>
</operation>

<operation id="452" st_id="116" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:106 %cov_29 = dadd i64 %cov_28, i64 %bitcast_ln251_29

]]></Node>
<StgValue><ssdm name="cov_29"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="453" st_id="117" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:55 %cov_13 = dadd i64 %cov_12, i64 %bitcast_ln251_13

]]></Node>
<StgValue><ssdm name="cov_13"/></StgValue>
</operation>

<operation id="454" st_id="117" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:106 %cov_29 = dadd i64 %cov_28, i64 %bitcast_ln251_29

]]></Node>
<StgValue><ssdm name="cov_29"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="455" st_id="118" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:55 %cov_13 = dadd i64 %cov_12, i64 %bitcast_ln251_13

]]></Node>
<StgValue><ssdm name="cov_13"/></StgValue>
</operation>

<operation id="456" st_id="118" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:106 %cov_29 = dadd i64 %cov_28, i64 %bitcast_ln251_29

]]></Node>
<StgValue><ssdm name="cov_29"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="457" st_id="119" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:55 %cov_13 = dadd i64 %cov_12, i64 %bitcast_ln251_13

]]></Node>
<StgValue><ssdm name="cov_13"/></StgValue>
</operation>

<operation id="458" st_id="119" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:106 %cov_29 = dadd i64 %cov_28, i64 %bitcast_ln251_29

]]></Node>
<StgValue><ssdm name="cov_29"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="459" st_id="120" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:55 %cov_13 = dadd i64 %cov_12, i64 %bitcast_ln251_13

]]></Node>
<StgValue><ssdm name="cov_13"/></StgValue>
</operation>

<operation id="460" st_id="120" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:106 %cov_29 = dadd i64 %cov_28, i64 %bitcast_ln251_29

]]></Node>
<StgValue><ssdm name="cov_29"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">
</state>

<state id="122" st_id="123">

<operation id="461" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:57 %bitcast_ln251_14 = bitcast i64 %values2Strm_0_read_14

]]></Node>
<StgValue><ssdm name="bitcast_ln251_14"/></StgValue>
</operation>

<operation id="462" st_id="122" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:58 %cov_14 = dadd i64 %cov_13, i64 %bitcast_ln251_14

]]></Node>
<StgValue><ssdm name="cov_14"/></StgValue>
</operation>

<operation id="463" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:108 %bitcast_ln251_30 = bitcast i64 %values2Strm_1_read_14

]]></Node>
<StgValue><ssdm name="bitcast_ln251_30"/></StgValue>
</operation>

<operation id="464" st_id="122" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:109 %cov_30 = dadd i64 %cov_29, i64 %bitcast_ln251_30

]]></Node>
<StgValue><ssdm name="cov_30"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="465" st_id="123" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:58 %cov_14 = dadd i64 %cov_13, i64 %bitcast_ln251_14

]]></Node>
<StgValue><ssdm name="cov_14"/></StgValue>
</operation>

<operation id="466" st_id="123" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:109 %cov_30 = dadd i64 %cov_29, i64 %bitcast_ln251_30

]]></Node>
<StgValue><ssdm name="cov_30"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="467" st_id="124" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:58 %cov_14 = dadd i64 %cov_13, i64 %bitcast_ln251_14

]]></Node>
<StgValue><ssdm name="cov_14"/></StgValue>
</operation>

<operation id="468" st_id="124" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:109 %cov_30 = dadd i64 %cov_29, i64 %bitcast_ln251_30

]]></Node>
<StgValue><ssdm name="cov_30"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="469" st_id="125" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:58 %cov_14 = dadd i64 %cov_13, i64 %bitcast_ln251_14

]]></Node>
<StgValue><ssdm name="cov_14"/></StgValue>
</operation>

<operation id="470" st_id="125" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:109 %cov_30 = dadd i64 %cov_29, i64 %bitcast_ln251_30

]]></Node>
<StgValue><ssdm name="cov_30"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="471" st_id="126" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:58 %cov_14 = dadd i64 %cov_13, i64 %bitcast_ln251_14

]]></Node>
<StgValue><ssdm name="cov_14"/></StgValue>
</operation>

<operation id="472" st_id="126" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:109 %cov_30 = dadd i64 %cov_29, i64 %bitcast_ln251_30

]]></Node>
<StgValue><ssdm name="cov_30"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="473" st_id="127" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:58 %cov_14 = dadd i64 %cov_13, i64 %bitcast_ln251_14

]]></Node>
<StgValue><ssdm name="cov_14"/></StgValue>
</operation>

<operation id="474" st_id="127" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:109 %cov_30 = dadd i64 %cov_29, i64 %bitcast_ln251_30

]]></Node>
<StgValue><ssdm name="cov_30"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="475" st_id="128" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:58 %cov_14 = dadd i64 %cov_13, i64 %bitcast_ln251_14

]]></Node>
<StgValue><ssdm name="cov_14"/></StgValue>
</operation>

<operation id="476" st_id="128" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:109 %cov_30 = dadd i64 %cov_29, i64 %bitcast_ln251_30

]]></Node>
<StgValue><ssdm name="cov_30"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="477" st_id="129" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:58 %cov_14 = dadd i64 %cov_13, i64 %bitcast_ln251_14

]]></Node>
<StgValue><ssdm name="cov_14"/></StgValue>
</operation>

<operation id="478" st_id="129" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:109 %cov_30 = dadd i64 %cov_29, i64 %bitcast_ln251_30

]]></Node>
<StgValue><ssdm name="cov_30"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="479" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:60 %bitcast_ln251_15 = bitcast i64 %values2Strm_0_read_15

]]></Node>
<StgValue><ssdm name="bitcast_ln251_15"/></StgValue>
</operation>

<operation id="480" st_id="130" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:61 %cov_15 = dadd i64 %cov_14, i64 %bitcast_ln251_15

]]></Node>
<StgValue><ssdm name="cov_15"/></StgValue>
</operation>

<operation id="481" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_248_3:111 %bitcast_ln251_31 = bitcast i64 %values2Strm_1_read_15

]]></Node>
<StgValue><ssdm name="bitcast_ln251_31"/></StgValue>
</operation>

<operation id="482" st_id="130" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:112 %cov_31 = dadd i64 %cov_30, i64 %bitcast_ln251_31

]]></Node>
<StgValue><ssdm name="cov_31"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="483" st_id="131" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:61 %cov_15 = dadd i64 %cov_14, i64 %bitcast_ln251_15

]]></Node>
<StgValue><ssdm name="cov_15"/></StgValue>
</operation>

<operation id="484" st_id="131" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:112 %cov_31 = dadd i64 %cov_30, i64 %bitcast_ln251_31

]]></Node>
<StgValue><ssdm name="cov_31"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="485" st_id="132" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:61 %cov_15 = dadd i64 %cov_14, i64 %bitcast_ln251_15

]]></Node>
<StgValue><ssdm name="cov_15"/></StgValue>
</operation>

<operation id="486" st_id="132" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:112 %cov_31 = dadd i64 %cov_30, i64 %bitcast_ln251_31

]]></Node>
<StgValue><ssdm name="cov_31"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="487" st_id="133" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:61 %cov_15 = dadd i64 %cov_14, i64 %bitcast_ln251_15

]]></Node>
<StgValue><ssdm name="cov_15"/></StgValue>
</operation>

<operation id="488" st_id="133" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:112 %cov_31 = dadd i64 %cov_30, i64 %bitcast_ln251_31

]]></Node>
<StgValue><ssdm name="cov_31"/></StgValue>
</operation>

<operation id="538" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0">
<![CDATA[
for.inc36.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="489" st_id="134" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:61 %cov_15 = dadd i64 %cov_14, i64 %bitcast_ln251_15

]]></Node>
<StgValue><ssdm name="cov_15"/></StgValue>
</operation>

<operation id="490" st_id="134" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:112 %cov_31 = dadd i64 %cov_30, i64 %bitcast_ln251_31

]]></Node>
<StgValue><ssdm name="cov_31"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="491" st_id="135" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:61 %cov_15 = dadd i64 %cov_14, i64 %bitcast_ln251_15

]]></Node>
<StgValue><ssdm name="cov_15"/></StgValue>
</operation>

<operation id="492" st_id="135" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:112 %cov_31 = dadd i64 %cov_30, i64 %bitcast_ln251_31

]]></Node>
<StgValue><ssdm name="cov_31"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="493" st_id="136" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:61 %cov_15 = dadd i64 %cov_14, i64 %bitcast_ln251_15

]]></Node>
<StgValue><ssdm name="cov_15"/></StgValue>
</operation>

<operation id="494" st_id="136" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:112 %cov_31 = dadd i64 %cov_30, i64 %bitcast_ln251_31

]]></Node>
<StgValue><ssdm name="cov_31"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="495" st_id="137" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:61 %cov_15 = dadd i64 %cov_14, i64 %bitcast_ln251_15

]]></Node>
<StgValue><ssdm name="cov_15"/></StgValue>
</operation>

<operation id="496" st_id="137" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:112 %cov_31 = dadd i64 %cov_30, i64 %bitcast_ln251_31

]]></Node>
<StgValue><ssdm name="cov_31"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="497" st_id="138" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:62 %mul = dmul i64 %cov_15, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="498" st_id="139" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:62 %mul = dmul i64 %cov_15, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="499" st_id="139" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.1:0 %mul16_1 = dmul i64 %cov_31, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="500" st_id="140" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:62 %mul = dmul i64 %cov_15, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="501" st_id="140" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.1:0 %mul16_1 = dmul i64 %cov_31, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="502" st_id="141" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:62 %mul = dmul i64 %cov_15, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="503" st_id="141" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.1:0 %mul16_1 = dmul i64 %cov_31, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="504" st_id="142" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:62 %mul = dmul i64 %cov_15, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="505" st_id="142" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.1:0 %mul16_1 = dmul i64 %cov_31, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="506" st_id="143" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:62 %mul = dmul i64 %cov_15, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="507" st_id="143" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.1:0 %mul16_1 = dmul i64 %cov_31, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="508" st_id="144" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:62 %mul = dmul i64 %cov_15, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="509" st_id="144" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.1:0 %mul16_1 = dmul i64 %cov_31, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="510" st_id="145" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_248_3:62 %mul = dmul i64 %cov_15, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="511" st_id="145" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.1:0 %mul16_1 = dmul i64 %cov_31, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="512" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
VITIS_LOOP_248_3:2 %shl_ln_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln245_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln_cast"/></StgValue>
</operation>

<operation id="513" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_248_3:3 %add_ln255 = add i8 %sub_ln255_read, i8 %shl_ln_cast

]]></Node>
<StgValue><ssdm name="add_ln255"/></StgValue>
</operation>

<operation id="514" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_248_3:4 %zext_ln255 = zext i8 %add_ln255

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="515" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_248_3:5 %outCovMatrix_addr = getelementptr i64 %outCovMatrix, i64 0, i64 %zext_ln255

]]></Node>
<StgValue><ssdm name="outCovMatrix_addr"/></StgValue>
</operation>

<operation id="516" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
VITIS_LOOP_248_3:6 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln245, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="517" st_id="146" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_248_3:7 %sub_ln256 = sub i8 %tmp_s, i8 %shl_ln_cast

]]></Node>
<StgValue><ssdm name="sub_ln256"/></StgValue>
</operation>

<operation id="518" st_id="146" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_248_3:8 %add_ln256 = add i8 %sub_ln256, i8 %zext_ln243_read

]]></Node>
<StgValue><ssdm name="add_ln256"/></StgValue>
</operation>

<operation id="519" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
VITIS_LOOP_248_3:63 %store_ln255 = store i64 %mul, i8 %outCovMatrix_addr

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="520" st_id="146" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then.1:0 %mul16_1 = dmul i64 %cov_31, i64 %d1_cols_read

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="521" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_248_3:9 %zext_ln256 = zext i8 %add_ln256

]]></Node>
<StgValue><ssdm name="zext_ln256"/></StgValue>
</operation>

<operation id="522" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_248_3:10 %outCovMatrix_addr_1 = getelementptr i64 %outCovMatrix, i64 0, i64 %zext_ln256

]]></Node>
<StgValue><ssdm name="outCovMatrix_addr_1"/></StgValue>
</operation>

<operation id="523" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_248_3:64 %store_ln256 = store i64 %mul, i8 %outCovMatrix_addr_1

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="524" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_248_3:11 %specpipeline_ln247 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln247"/></StgValue>
</operation>

<operation id="525" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_248_3:12 %speclooptripcount_ln246 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln246"/></StgValue>
</operation>

<operation id="526" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_248_3:13 %specloopname_ln245 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln245"/></StgValue>
</operation>

<operation id="527" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_248_3:116 %add_ln255_1 = add i8 %sub_ln255_read, i8 %trunc_ln255

]]></Node>
<StgValue><ssdm name="add_ln255_1"/></StgValue>
</operation>

<operation id="528" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_248_3:117 %zext_ln255_1 = zext i8 %add_ln255_1

]]></Node>
<StgValue><ssdm name="zext_ln255_1"/></StgValue>
</operation>

<operation id="529" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_248_3:118 %outCovMatrix_addr_2 = getelementptr i64 %outCovMatrix, i64 0, i64 %zext_ln255_1

]]></Node>
<StgValue><ssdm name="outCovMatrix_addr_2"/></StgValue>
</operation>

<operation id="530" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_248_3:119 %tmp_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln254, i4 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="531" st_id="148" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_248_3:120 %sub_ln256_1 = sub i8 %tmp_15, i8 %trunc_ln255

]]></Node>
<StgValue><ssdm name="sub_ln256_1"/></StgValue>
</operation>

<operation id="532" st_id="148" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_248_3:121 %add_ln256_1 = add i8 %sub_ln256_1, i8 %zext_ln243_read

]]></Node>
<StgValue><ssdm name="add_ln256_1"/></StgValue>
</operation>

<operation id="533" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_248_3:122 %zext_ln256_1 = zext i8 %add_ln256_1

]]></Node>
<StgValue><ssdm name="zext_ln256_1"/></StgValue>
</operation>

<operation id="534" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_248_3:123 %outCovMatrix_addr_3 = getelementptr i64 %outCovMatrix, i64 0, i64 %zext_ln256_1

]]></Node>
<StgValue><ssdm name="outCovMatrix_addr_3"/></StgValue>
</operation>

<operation id="535" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.1:1 %store_ln255 = store i64 %mul16_1, i8 %outCovMatrix_addr_2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="536" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.1:2 %store_ln256 = store i64 %mul16_1, i8 %outCovMatrix_addr_3

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="537" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
if.then.1:3 %br_ln257 = br void %for.inc30.1

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
