--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-04-23)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.524ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y5.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X61Y5.BX       net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X61Y5.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.524ns (0.695ns logic, 0.829ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.020 - 0.025)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y4.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X61Y5.G4       net (fanout=1)        0.289   ftop/clkN210/locked_d
    SLICE_X61Y5.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (1.197ns logic, 0.289ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.025 - 0.020)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y4.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X61Y5.G4       net (fanout=1)        0.232   ftop/clkN210/locked_d
    SLICE_X61Y5.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.883ns logic, 0.232ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y5.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X61Y5.BX       net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X61Y5.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.481ns logic, 0.663ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X73Y74.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X73Y74.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X73Y74.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X61Y5.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X61Y5.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X61Y5.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X61Y5.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X61Y5.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X61Y5.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 265055 paths analyzed, 4135 endpoints analyzed, 1492 failing endpoints
 1492 timing errors detected. (1482 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.433ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.230ns (Levels of Logic = 9)
  Clock Path Skew:      -0.203ns (0.644 - 0.847)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y99.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X95Y99.G1      net (fanout=2)        0.908   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.G2      net (fanout=1)        0.583   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.Y       Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738136
    SLICE_X90Y98.F4      net (fanout=5)        0.062   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X83Y135.G1     net (fanout=10)       1.445   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X83Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X83Y135.F4     net (fanout=59)       0.204   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X83Y135.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X83Y139.G4     net (fanout=7)        0.537   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X83Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y139.G2     net (fanout=42)       1.021   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y139.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N68
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<30>_SW0
    SLICE_X80Y132.SR     net (fanout=1)        1.167   ftop/gbe0/dcp_dcp_dcpRespF/N40
    SLICE_X80Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     13.230ns (6.576ns logic, 6.654ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.051ns (Levels of Logic = 9)
  Clock Path Skew:      -0.231ns (0.644 - 0.875)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y97.XQ      Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X95Y98.F2      net (fanout=4)        1.099   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X95Y98.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
    SLICE_X94Y98.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
    SLICE_X94Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748136
    SLICE_X90Y98.F1      net (fanout=3)        0.369   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X83Y135.G1     net (fanout=10)       1.445   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X83Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X83Y135.F4     net (fanout=59)       0.204   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X83Y135.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X83Y139.G4     net (fanout=7)        0.537   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X83Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y139.G2     net (fanout=42)       1.021   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y139.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N68
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<30>_SW0
    SLICE_X80Y132.SR     net (fanout=1)        1.167   ftop/gbe0/dcp_dcp_dcpRespF/N40
    SLICE_X80Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     13.051ns (6.461ns logic, 6.590ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.166ns (Levels of Logic = 8)
  Clock Path Skew:      -0.098ns (0.581 - 0.679)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y99.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X95Y99.G1      net (fanout=2)        0.908   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.G2      net (fanout=1)        0.583   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.Y       Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738136
    SLICE_X90Y98.F4      net (fanout=5)        0.062   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X90Y87.G2      net (fanout=10)       0.944   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y87.X       Tif5x                 0.853   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X95Y69.G1      net (fanout=7)        1.465   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X95Y69.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X90Y71.G4      net (fanout=59)       1.206   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X90Y71.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N102
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<30>_SW0
    SLICE_X91Y70.SR      net (fanout=1)        0.965   ftop/gbe0/dcp_dcp_cpReqF/N70
    SLICE_X91Y70.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     13.166ns (6.306ns logic, 6.860ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.130ns (Levels of Logic = 8)
  Clock Path Skew:      -0.098ns (0.581 - 0.679)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y99.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X95Y99.G1      net (fanout=2)        0.908   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.G2      net (fanout=1)        0.583   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.Y       Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738136
    SLICE_X90Y98.F4      net (fanout=5)        0.062   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X90Y87.F2      net (fanout=10)       0.908   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y87.X       Tif5x                 0.853   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X95Y69.G1      net (fanout=7)        1.465   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X95Y69.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X90Y71.G4      net (fanout=59)       1.206   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X90Y71.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N102
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<30>_SW0
    SLICE_X91Y70.SR      net (fanout=1)        0.965   ftop/gbe0/dcp_dcp_cpReqF/N70
    SLICE_X91Y70.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     13.130ns (6.306ns logic, 6.824ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.059ns (Levels of Logic = 9)
  Clock Path Skew:      -0.138ns (0.709 - 0.847)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y99.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X95Y99.G1      net (fanout=2)        0.908   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.G2      net (fanout=1)        0.583   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.Y       Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738136
    SLICE_X90Y98.F4      net (fanout=5)        0.062   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X83Y135.G1     net (fanout=10)       1.445   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X83Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X83Y135.F4     net (fanout=59)       0.204   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X83Y135.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X83Y139.G4     net (fanout=7)        0.537   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X83Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y138.F1     net (fanout=42)       0.807   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N66
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<18>_SW0
    SLICE_X79Y136.SR     net (fanout=1)        1.225   ftop/gbe0/dcp_dcp_dcpRespF/N66
    SLICE_X79Y136.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     13.059ns (6.561ns logic, 6.498ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.164ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.402 - 0.430)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y99.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X95Y99.G1      net (fanout=2)        0.908   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.G2      net (fanout=1)        0.583   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.Y       Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738136
    SLICE_X90Y98.F4      net (fanout=5)        0.062   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X83Y135.G1     net (fanout=10)       1.445   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X83Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X83Y135.F4     net (fanout=59)       0.204   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X83Y135.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X83Y139.G4     net (fanout=7)        0.537   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X83Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X82Y131.G3     net (fanout=42)       0.719   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X82Y131.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X96Y98.SR      net (fanout=1)        1.403   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X96Y98.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.164ns (6.576ns logic, 6.588ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.970ns (Levels of Logic = 9)
  Clock Path Skew:      -0.203ns (0.644 - 0.847)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y98.XQ      Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X95Y99.F4      net (fanout=4)        0.666   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X95Y99.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
    SLICE_X94Y98.F1      net (fanout=1)        0.373   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
    SLICE_X94Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748136
    SLICE_X90Y98.F1      net (fanout=3)        0.369   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X83Y135.G1     net (fanout=10)       1.445   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X83Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X83Y135.F4     net (fanout=59)       0.204   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X83Y135.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X83Y139.G4     net (fanout=7)        0.537   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X83Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y139.G2     net (fanout=42)       1.021   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y139.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N68
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<30>_SW0
    SLICE_X80Y132.SR     net (fanout=1)        1.167   ftop/gbe0/dcp_dcp_dcpRespF/N40
    SLICE_X80Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     12.970ns (6.461ns logic, 6.509ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.963ns (Levels of Logic = 9)
  Clock Path Skew:      -0.203ns (0.644 - 0.847)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y99.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X95Y99.F3      net (fanout=2)        0.558   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X95Y99.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
    SLICE_X94Y98.F1      net (fanout=1)        0.373   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
    SLICE_X94Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748136
    SLICE_X90Y98.F1      net (fanout=3)        0.369   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X83Y135.G1     net (fanout=10)       1.445   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X83Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X83Y135.F4     net (fanout=59)       0.204   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X83Y135.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X83Y139.G4     net (fanout=7)        0.537   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X83Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y139.G2     net (fanout=42)       1.021   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y139.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N68
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<30>_SW0
    SLICE_X80Y132.SR     net (fanout=1)        1.167   ftop/gbe0/dcp_dcp_dcpRespF/N40
    SLICE_X80Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     12.963ns (6.562ns logic, 6.401ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.987ns (Levels of Logic = 8)
  Clock Path Skew:      -0.126ns (0.581 - 0.707)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y97.XQ      Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X95Y98.F2      net (fanout=4)        1.099   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X95Y98.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
    SLICE_X94Y98.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
    SLICE_X94Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748136
    SLICE_X90Y98.F1      net (fanout=3)        0.369   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X90Y87.G2      net (fanout=10)       0.944   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y87.X       Tif5x                 0.853   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X95Y69.G1      net (fanout=7)        1.465   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X95Y69.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X90Y71.G4      net (fanout=59)       1.206   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X90Y71.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N102
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<30>_SW0
    SLICE_X91Y70.SR      net (fanout=1)        0.965   ftop/gbe0/dcp_dcp_cpReqF/N70
    SLICE_X91Y70.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     12.987ns (6.191ns logic, 6.796ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.898ns (Levels of Logic = 9)
  Clock Path Skew:      -0.203ns (0.644 - 0.847)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X95Y98.G1      net (fanout=2)        0.848   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X95Y98.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673893
    SLICE_X90Y98.G4      net (fanout=1)        0.311   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673893
    SLICE_X90Y98.Y       Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738136
    SLICE_X90Y98.F4      net (fanout=5)        0.062   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X83Y135.G1     net (fanout=10)       1.445   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X83Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X83Y135.F4     net (fanout=59)       0.204   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X83Y135.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X83Y139.G4     net (fanout=7)        0.537   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X83Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y139.G2     net (fanout=42)       1.021   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y139.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N68
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<30>_SW0
    SLICE_X80Y132.SR     net (fanout=1)        1.167   ftop/gbe0/dcp_dcp_dcpRespF/N40
    SLICE_X80Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     12.898ns (6.576ns logic, 6.322ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.897ns (Levels of Logic = 9)
  Clock Path Skew:      -0.203ns (0.644 - 0.847)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X95Y98.F1      net (fanout=2)        0.844   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X95Y98.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
    SLICE_X94Y98.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
    SLICE_X94Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748136
    SLICE_X90Y98.F1      net (fanout=3)        0.369   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X83Y135.G1     net (fanout=10)       1.445   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X83Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X83Y135.F4     net (fanout=59)       0.204   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X83Y135.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X83Y139.G4     net (fanout=7)        0.537   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X83Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y139.G2     net (fanout=42)       1.021   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y139.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N68
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<30>_SW0
    SLICE_X80Y132.SR     net (fanout=1)        1.167   ftop/gbe0/dcp_dcp_dcpRespF/N40
    SLICE_X80Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     12.897ns (6.562ns logic, 6.335ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.951ns (Levels of Logic = 8)
  Clock Path Skew:      -0.126ns (0.581 - 0.707)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y97.XQ      Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X95Y98.F2      net (fanout=4)        1.099   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X95Y98.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
    SLICE_X94Y98.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
    SLICE_X94Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748136
    SLICE_X90Y98.F1      net (fanout=3)        0.369   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X90Y87.F2      net (fanout=10)       0.908   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y87.X       Tif5x                 0.853   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X95Y69.G1      net (fanout=7)        1.465   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X95Y69.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X90Y71.G4      net (fanout=59)       1.206   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X90Y71.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N102
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<30>_SW0
    SLICE_X91Y70.SR      net (fanout=1)        0.965   ftop/gbe0/dcp_dcp_cpReqF/N70
    SLICE_X91Y70.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     12.951ns (6.191ns logic, 6.760ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.884ns (Levels of Logic = 9)
  Clock Path Skew:      -0.180ns (0.644 - 0.824)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_38 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y96.XQ      Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<38>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_38
    SLICE_X95Y99.G4      net (fanout=6)        0.637   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<38>
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.G2      net (fanout=1)        0.583   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.Y       Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738136
    SLICE_X90Y98.F4      net (fanout=5)        0.062   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X83Y135.G1     net (fanout=10)       1.445   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X83Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X83Y135.F4     net (fanout=59)       0.204   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X83Y135.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X83Y139.G4     net (fanout=7)        0.537   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X83Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y139.G2     net (fanout=42)       1.021   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y139.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N68
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<30>_SW0
    SLICE_X80Y132.SR     net (fanout=1)        1.167   ftop/gbe0/dcp_dcp_dcpRespF/N40
    SLICE_X80Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     12.884ns (6.501ns logic, 6.383ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.880ns (Levels of Logic = 9)
  Clock Path Skew:      -0.166ns (0.709 - 0.875)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y97.XQ      Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X95Y98.F2      net (fanout=4)        1.099   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X95Y98.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
    SLICE_X94Y98.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674893
    SLICE_X94Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748136
    SLICE_X90Y98.F1      net (fanout=3)        0.369   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X83Y135.G1     net (fanout=10)       1.445   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X83Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X83Y135.F4     net (fanout=59)       0.204   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X83Y135.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X83Y139.G4     net (fanout=7)        0.537   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X83Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y138.F1     net (fanout=42)       0.807   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N66
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<18>_SW0
    SLICE_X79Y136.SR     net (fanout=1)        1.225   ftop/gbe0/dcp_dcp_dcpRespF/N66
    SLICE_X79Y136.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     12.880ns (6.446ns logic, 6.434ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.906ns (Levels of Logic = 8)
  Clock Path Skew:      -0.098ns (0.581 - 0.679)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y98.XQ      Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X95Y99.F4      net (fanout=4)        0.666   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X95Y99.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
    SLICE_X94Y98.F1      net (fanout=1)        0.373   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
    SLICE_X94Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748136
    SLICE_X90Y98.F1      net (fanout=3)        0.369   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X90Y87.G2      net (fanout=10)       0.944   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y87.X       Tif5x                 0.853   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X95Y69.G1      net (fanout=7)        1.465   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X95Y69.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X90Y71.G4      net (fanout=59)       1.206   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X90Y71.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N102
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<30>_SW0
    SLICE_X91Y70.SR      net (fanout=1)        0.965   ftop/gbe0/dcp_dcp_cpReqF/N70
    SLICE_X91Y70.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     12.906ns (6.191ns logic, 6.715ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.800ns (Levels of Logic = 8)
  Clock Path Skew:      -0.203ns (0.644 - 0.847)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y99.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X95Y99.G1      net (fanout=2)        0.908   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.G2      net (fanout=1)        0.583   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.Y       Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738136
    SLICE_X90Y98.F4      net (fanout=5)        0.062   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X80Y133.G2     net (fanout=6)        1.418   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X80Y133.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X83Y135.F3     net (fanout=28)       0.456   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X83Y135.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X83Y139.G4     net (fanout=7)        0.537   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X83Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y139.G2     net (fanout=42)       1.021   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y139.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N68
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<30>_SW0
    SLICE_X80Y132.SR     net (fanout=1)        1.167   ftop/gbe0/dcp_dcp_dcpRespF/N40
    SLICE_X80Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     12.800ns (6.015ns logic, 6.785ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.900ns (Levels of Logic = 8)
  Clock Path Skew:      -0.102ns (0.577 - 0.679)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y99.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X95Y99.G1      net (fanout=2)        0.908   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X95Y99.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.G2      net (fanout=1)        0.583   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738120
    SLICE_X90Y98.Y       Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738136
    SLICE_X90Y98.F4      net (fanout=5)        0.062   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X90Y87.G2      net (fanout=10)       0.944   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y87.X       Tif5x                 0.853   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X95Y69.G1      net (fanout=7)        1.465   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X95Y69.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X90Y71.F3      net (fanout=59)       0.773   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X90Y71.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N102
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<16>_SW0
    SLICE_X90Y69.SR      net (fanout=1)        1.147   ftop/gbe0/dcp_dcp_cpReqF/N102
    SLICE_X90Y69.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     12.900ns (6.291ns logic, 6.609ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.812ns (Levels of Logic = 9)
  Clock Path Skew:      -0.189ns (0.644 - 0.833)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y96.XQ      Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    SLICE_X93Y101.F4     net (fanout=6)        0.653   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
    SLICE_X93Y101.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673826
    SLICE_X90Y98.G3      net (fanout=1)        0.520   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673826
    SLICE_X90Y98.Y       Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738136
    SLICE_X90Y98.F4      net (fanout=5)        0.062   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X83Y135.G1     net (fanout=10)       1.445   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X83Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X83Y135.F4     net (fanout=59)       0.204   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X83Y135.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X83Y139.G4     net (fanout=7)        0.537   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X83Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y139.G2     net (fanout=42)       1.021   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y139.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N68
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<30>_SW0
    SLICE_X80Y132.SR     net (fanout=1)        1.167   ftop/gbe0/dcp_dcp_dcpRespF/N40
    SLICE_X80Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     12.812ns (6.476ns logic, 6.336ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.899ns (Levels of Logic = 8)
  Clock Path Skew:      -0.098ns (0.581 - 0.679)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y99.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X95Y99.F3      net (fanout=2)        0.558   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X95Y99.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
    SLICE_X94Y98.F1      net (fanout=1)        0.373   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748120
    SLICE_X94Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6748136
    SLICE_X90Y98.F1      net (fanout=3)        0.369   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d674
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X90Y87.G2      net (fanout=10)       0.944   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y87.X       Tif5x                 0.853   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X95Y69.G1      net (fanout=7)        1.465   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X95Y69.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X90Y71.G4      net (fanout=59)       1.206   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X90Y71.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N102
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<30>_SW0
    SLICE_X91Y70.SR      net (fanout=1)        0.965   ftop/gbe0/dcp_dcp_cpReqF/N70
    SLICE_X91Y70.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     12.899ns (6.292ns logic, 6.607ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_1 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.793ns (Levels of Logic = 9)
  Clock Path Skew:      -0.203ns (0.644 - 0.847)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_1 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y99.XQ      Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_1
    SLICE_X93Y101.F1     net (fanout=2)        0.634   ftop/gbe0/dcp_dcp_lastTag<1>
    SLICE_X93Y101.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673826
    SLICE_X90Y98.G3      net (fanout=1)        0.520   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673826
    SLICE_X90Y98.Y       Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6738136
    SLICE_X90Y98.F4      net (fanout=5)        0.062   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d673
    SLICE_X90Y98.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.G1     net (fanout=1)        0.633   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X88Y111.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.G2     net (fanout=6)        0.094   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X88Y110.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X83Y135.G1     net (fanout=10)       1.445   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X83Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X83Y135.F4     net (fanout=59)       0.204   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X83Y135.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X83Y139.G4     net (fanout=7)        0.537   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X83Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y139.G2     net (fanout=42)       1.021   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y139.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N68
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<30>_SW0
    SLICE_X80Y132.SR     net (fanout=1)        1.167   ftop/gbe0/dcp_dcp_dcpRespF/N40
    SLICE_X80Y132.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     12.793ns (6.476ns logic, 6.317ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.897ns (Levels of Logic = 0)
  Clock Path Skew:      6.282ns (6.980 - 0.698)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y153.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X100Y171.BX    net (fanout=1)        0.645   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X100Y171.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (1.252ns logic, 0.645ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.068ns (Levels of Logic = 0)
  Clock Path Skew:      6.282ns (6.980 - 0.698)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y152.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X100Y171.BY    net (fanout=1)        0.781   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X100Y171.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (1.287ns logic, 0.781ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 0)
  Clock Path Skew:      6.250ns (6.957 - 0.707)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y151.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X103Y175.BX    net (fanout=1)        0.882   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X103Y175.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (1.212ns logic, 0.882ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.140ns (Levels of Logic = 0)
  Clock Path Skew:      6.229ns (6.980 - 0.751)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y140.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X101Y171.BX    net (fanout=1)        0.928   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X101Y171.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.140ns (1.212ns logic, 0.928ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 0)
  Clock Path Skew:      6.229ns (6.973 - 0.744)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y143.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X101Y174.BY    net (fanout=1)        0.879   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X101Y174.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (1.272ns logic, 0.879ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.189ns (Levels of Logic = 0)
  Clock Path Skew:      6.254ns (6.973 - 0.719)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y148.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X101Y175.BY    net (fanout=1)        0.917   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X101Y175.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (1.272ns logic, 0.917ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.186ns (Levels of Logic = 0)
  Clock Path Skew:      6.232ns (6.980 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y140.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X101Y171.BY    net (fanout=1)        0.914   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X101Y171.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.186ns (1.272ns logic, 0.914ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.194ns (Levels of Logic = 0)
  Clock Path Skew:      6.206ns (6.957 - 0.751)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y141.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X103Y175.BY    net (fanout=1)        0.922   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X103Y175.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.194ns (1.272ns logic, 0.922ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.302ns (Levels of Logic = 0)
  Clock Path Skew:      6.229ns (6.973 - 0.744)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y142.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X101Y175.BX    net (fanout=1)        1.090   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X101Y175.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (1.212ns logic, 1.090ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.502ns (Levels of Logic = 0)
  Clock Path Skew:      6.225ns (6.973 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y141.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X101Y174.BX    net (fanout=1)        1.290   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X101Y174.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.502ns (1.212ns logic, 1.290ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.105 - 0.088)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y100.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X100Y101.BX    net (fanout=2)        0.346   ftop/gbe0/rxDCPMesg<25>
    SLICE_X100Y101.CLK   Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.590ns (0.244ns logic, 0.346ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.331 - 0.308)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y64.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    SLICE_X88Y65.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
    SLICE_X88Y65.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<23>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.331 - 0.308)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y64.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    SLICE_X88Y65.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
    SLICE_X88Y65.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<23>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.084 - 0.086)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_8 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y67.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<8>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_8
    SLICE_X98Y64.BY      net (fanout=2)        0.310   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<8>
    SLICE_X98Y64.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<8>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.289ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.084 - 0.086)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_8 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y67.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<8>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_8
    SLICE_X98Y64.BY      net (fanout=2)        0.310   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<8>
    SLICE_X98Y64.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<8>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.290ns logic, 0.310ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.084 - 0.072)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y65.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21
    SLICE_X98Y65.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
    SLICE_X98Y65.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<21>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.084 - 0.072)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y65.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21
    SLICE_X98Y65.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
    SLICE_X98Y65.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<21>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.386 - 0.376)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_6 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y66.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_6
    SLICE_X100Y66.BY     net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<6>
    SLICE_X100Y66.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<6>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_6 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.386 - 0.376)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_6 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y66.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_6
    SLICE_X100Y66.BY     net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<6>
    SLICE_X100Y66.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<6>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.613ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.105 - 0.088)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y100.YQ    Tcko                  0.419   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X100Y101.BY    net (fanout=2)        0.341   ftop/gbe0/rxDCPMesg<24>
    SLICE_X100Y101.CLK   Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sDeqPtr_1/SR
  Location pin: SLICE_X86Y55.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sDeqPtr_1/SR
  Location pin: SLICE_X86Y55.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sDeqPtr_0/SR
  Location pin: SLICE_X86Y55.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sDeqPtr_0/SR
  Location pin: SLICE_X86Y55.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sDeqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sDeqPtr_2/SR
  Location pin: SLICE_X86Y52.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sDeqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sDeqPtr_2/SR
  Location pin: SLICE_X86Y52.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3/SR
  Location pin: SLICE_X96Y159.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3/SR
  Location pin: SLICE_X96Y159.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2/SR
  Location pin: SLICE_X96Y159.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2/SR
  Location pin: SLICE_X96Y159.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Location pin: SLICE_X108Y164.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Location pin: SLICE_X108Y164.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X110Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X110Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X114Y104.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X114Y104.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X114Y104.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X114Y104.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr_1/SR
  Location pin: SLICE_X102Y149.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr_1/SR
  Location pin: SLICE_X102Y149.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.487ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.403ns (Levels of Logic = 5)
  Clock Path Skew:      -0.084ns (0.824 - 0.908)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y103.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X112Y151.G2    net (fanout=4)        2.947   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X112Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y151.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X113Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X113Y151.X     Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X113Y160.G3    net (fanout=15)       1.272   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X113Y160.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X113Y160.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X113Y160.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X112Y156.CE    net (fanout=1)        0.569   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X112Y156.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      8.403ns (3.552ns logic, 4.851ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.080ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.823 - 0.908)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y103.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X112Y151.G2    net (fanout=4)        2.947   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X112Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y151.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X113Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X113Y151.X     Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y159.F2    net (fanout=15)       1.036   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y159.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X115Y169.CE    net (fanout=2)        1.025   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X115Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      8.080ns (3.030ns logic, 5.050ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.080ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.823 - 0.908)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y103.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X112Y151.G2    net (fanout=4)        2.947   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X112Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y151.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X113Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X113Y151.X     Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y159.F2    net (fanout=15)       1.036   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y159.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X115Y169.CE    net (fanout=2)        1.025   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X115Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      8.080ns (3.030ns logic, 5.050ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (0.769 - 0.908)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y103.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X113Y148.G3    net (fanout=4)        2.662   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X113Y148.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y117.F4    net (fanout=11)       1.070   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y117.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y107.SR    net (fanout=17)       1.920   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y107.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (1.949ns logic, 5.652ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (0.769 - 0.908)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y103.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X113Y148.G3    net (fanout=4)        2.662   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X113Y148.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y117.F4    net (fanout=11)       1.070   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y117.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y106.SR    net (fanout=17)       1.920   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y106.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (1.949ns logic, 5.652ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.567ns (Levels of Logic = 3)
  Clock Path Skew:      -0.147ns (0.626 - 0.773)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y160.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y153.BX    net (fanout=20)       1.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y153.X     Tbxx                  0.627   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y148.G1    net (fanout=2)        0.376   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y148.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y117.F4    net (fanout=11)       1.070   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y117.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y107.SR    net (fanout=17)       1.920   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y107.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.567ns (2.605ns logic, 4.962ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.567ns (Levels of Logic = 3)
  Clock Path Skew:      -0.147ns (0.626 - 0.773)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y160.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y153.BX    net (fanout=20)       1.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y153.X     Tbxx                  0.627   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y148.G1    net (fanout=2)        0.376   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y148.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y117.F4    net (fanout=11)       1.070   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y117.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y106.SR    net (fanout=17)       1.920   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y106.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.567ns (2.605ns logic, 4.962ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.624ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (0.820 - 0.908)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y103.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X112Y151.G2    net (fanout=4)        2.947   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X112Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y151.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X113Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X113Y151.X     Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y159.F2    net (fanout=15)       1.036   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y159.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X112Y169.CE    net (fanout=2)        0.569   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X112Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      7.624ns (3.030ns logic, 4.594ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.624ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (0.820 - 0.908)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y103.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X112Y151.G2    net (fanout=4)        2.947   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X112Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y151.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X113Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X113Y151.X     Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y159.F2    net (fanout=15)       1.036   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y159.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X112Y169.CE    net (fanout=2)        0.569   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X112Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      7.624ns (3.030ns logic, 4.594ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.533ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (0.820 - 0.908)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y103.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X112Y151.G2    net (fanout=4)        2.947   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X112Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y151.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X113Y151.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X113Y151.X     Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y169.G1    net (fanout=15)       1.599   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y169.CLK   Tgck                  0.671   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_D_IN<0>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      7.533ns (2.945ns logic, 4.588ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.432ns (Levels of Logic = 2)
  Clock Path Skew:      -0.147ns (0.761 - 0.908)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y103.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X113Y148.G3    net (fanout=4)        2.662   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X113Y148.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y117.F4    net (fanout=11)       1.070   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y117.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y110.SR    net (fanout=17)       1.751   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y110.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.432ns (1.949ns logic, 5.483ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.432ns (Levels of Logic = 2)
  Clock Path Skew:      -0.147ns (0.761 - 0.908)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y103.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X113Y148.G3    net (fanout=4)        2.662   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X113Y148.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y117.F4    net (fanout=11)       1.070   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y117.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y111.SR    net (fanout=17)       1.751   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y111.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.432ns (1.949ns logic, 5.483ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.450ns (Levels of Logic = 2)
  Clock Path Skew:      -0.122ns (0.786 - 0.908)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y103.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X112Y155.G3    net (fanout=4)        3.107   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X112Y155.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y159.G3    net (fanout=34)       0.411   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y159.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y157.CE    net (fanout=20)       2.050   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y157.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      7.450ns (1.882ns logic, 5.568ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.450ns (Levels of Logic = 2)
  Clock Path Skew:      -0.122ns (0.786 - 0.908)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y103.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X112Y155.G3    net (fanout=4)        3.107   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X112Y155.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y159.G3    net (fanout=34)       0.411   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y159.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y157.CE    net (fanout=20)       2.050   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y157.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.450ns (1.882ns logic, 5.568ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.375ns (Levels of Logic = 2)
  Clock Path Skew:      -0.184ns (0.724 - 0.908)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y103.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X113Y148.G3    net (fanout=4)        2.662   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X113Y148.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y117.F4    net (fanout=11)       1.070   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y117.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y110.SR    net (fanout=17)       1.694   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y110.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.375ns (1.949ns logic, 5.426ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.398ns (Levels of Logic = 3)
  Clock Path Skew:      -0.155ns (0.618 - 0.773)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y160.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y153.BX    net (fanout=20)       1.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y153.X     Tbxx                  0.627   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y148.G1    net (fanout=2)        0.376   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y148.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y117.F4    net (fanout=11)       1.070   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y117.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y111.SR    net (fanout=17)       1.751   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y111.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.398ns (2.605ns logic, 4.793ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.398ns (Levels of Logic = 3)
  Clock Path Skew:      -0.155ns (0.618 - 0.773)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y160.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y153.BX    net (fanout=20)       1.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y153.X     Tbxx                  0.627   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y148.G1    net (fanout=2)        0.376   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y148.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y117.F4    net (fanout=11)       1.070   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y117.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y110.SR    net (fanout=17)       1.751   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y110.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.398ns (2.605ns logic, 4.793ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.192ns (0.581 - 0.773)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y160.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y153.BX    net (fanout=20)       1.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y153.X     Tbxx                  0.627   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y148.G1    net (fanout=2)        0.376   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y148.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y117.F4    net (fanout=11)       1.070   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y117.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y110.SR    net (fanout=17)       1.694   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y110.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.341ns (2.605ns logic, 4.736ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.186ns (0.722 - 0.908)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y103.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X113Y148.G3    net (fanout=4)        2.662   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X113Y148.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y117.F4    net (fanout=11)       1.070   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y117.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y112.SR    net (fanout=17)       1.619   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y112.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.300ns (1.949ns logic, 5.351ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.266ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (0.579 - 0.773)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y160.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y153.BX    net (fanout=20)       1.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y153.X     Tbxx                  0.627   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y148.G1    net (fanout=2)        0.376   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y148.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y117.F4    net (fanout=11)       1.070   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y117.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y112.SR    net (fanout=17)       1.619   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y112.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.266ns (2.605ns logic, 4.661ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.514 - 0.409)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_7 to ftop/gbe0/gmac/rxRS_rxPipe_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y158.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    SLICE_X113Y158.BX    net (fanout=3)        0.359   ftop/gbe0/gmac/rxRS_rxData<7>
    SLICE_X113Y158.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.479ns logic, 0.359ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.481 - 0.437)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y159.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X114Y159.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X114Y159.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.020 - 0.018)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y135.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X110Y133.BX    net (fanout=2)        0.286   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X110Y133.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.498ns logic, 0.286ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y100.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X108Y101.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X108Y101.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.037 - 0.029)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/rxRS_rxPipe_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y161.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_5
    SLICE_X111Y162.BX    net (fanout=2)        0.312   ftop/gbe0/gmac/rxRS_rxPipe<5>
    SLICE_X111Y162.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.479ns logic, 0.312ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.019 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y96.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X112Y96.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X112Y96.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.017 - 0.006)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y119.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X110Y116.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X110Y116.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.498ns logic, 0.310ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.044 - 0.047)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y159.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X109Y156.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X109Y156.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.514 - 0.409)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_6 to ftop/gbe0/gmac/rxRS_rxPipe_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y158.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    SLICE_X113Y158.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxData<6>
    SLICE_X113Y158.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_6
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.599ns logic, 0.326ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.055 - 0.047)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/rxRS_rxPipe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y158.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    SLICE_X108Y159.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<1>
    SLICE_X108Y159.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.519ns logic, 0.318ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.835ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y116.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X102Y117.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X102Y117.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.481 - 0.437)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y159.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X114Y159.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X114Y159.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.556ns logic, 0.326ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.026 - 0.037)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y157.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X108Y154.BX    net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X108Y154.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.519ns logic, 0.311ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.017 - 0.006)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y119.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X110Y116.BY    net (fanout=2)        0.297   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X110Y116.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.556ns logic, 0.297ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y100.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X108Y101.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X108Y101.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_6 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_6 to ftop/gbe0/gmac/rxRS_rxPipe_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y158.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_6
    SLICE_X113Y156.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<6>
    SLICE_X113Y156.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.541ns logic, 0.326ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.887ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.032 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y116.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X111Y115.BX    net (fanout=2)        0.429   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X111Y115.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.458ns logic, 0.429ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.469 - 0.405)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_rxDVD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y148.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X113Y149.BY    net (fanout=4)        0.356   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X113Y149.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.599ns logic, 0.356ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y105.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X115Y104.BY    net (fanout=6)        0.382   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X115Y104.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.518ns logic, 0.382ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.037 - 0.029)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_4 to ftop/gbe0/gmac/rxRS_rxPipe_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y161.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_4
    SLICE_X111Y162.BY    net (fanout=2)        0.312   ftop/gbe0/gmac/rxRS_rxPipe<4>
    SLICE_X111Y162.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.599ns logic, 0.312ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X108Y101.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X108Y101.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X108Y101.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X108Y101.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X112Y96.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X112Y96.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X112Y96.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X112Y96.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X108Y117.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X108Y117.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X114Y103.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X114Y103.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X108Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X108Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X114Y102.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X114Y102.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X114Y102.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X114Y102.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X113Y103.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X113Y103.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1342383 paths analyzed, 20375 endpoints analyzed, 1951 failing endpoints
 1951 timing errors detected. (1951 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.516ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.349ns (Levels of Logic = 11)
  Clock Path Skew:      -0.167ns (0.402 - 0.569)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.XQ      Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X53Y76.G4      net (fanout=10)       1.169   ftop/cp/cpReq<24>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y95.G1      net (fanout=9)        1.117   ftop/cp/cpRespF_ENQ
    SLICE_X57Y95.Y       Tilo                  0.561   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X58Y95.G4      net (fanout=10)       1.111   ftop/cp/cpRespF/d0h1_1
    SLICE_X58Y95.Y       Tilo                  0.616   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_or0000<28>_SW0
    SLICE_X58Y95.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<28>_SW0/O
    SLICE_X58Y95.CLK     Tfck                  0.656   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_28_rstpot
                                                       ftop/cp/cpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     14.349ns (7.102ns logic, 7.247ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.322ns (Levels of Logic = 11)
  Clock Path Skew:      -0.179ns (0.613 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X53Y76.G3      net (fanout=6)        1.142   ftop/cp/cpReq<26>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y95.G1      net (fanout=9)        1.117   ftop/cp/cpRespF_ENQ
    SLICE_X57Y95.Y       Tilo                  0.561   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X58Y95.G4      net (fanout=10)       1.111   ftop/cp/cpRespF/d0h1_1
    SLICE_X58Y95.Y       Tilo                  0.616   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_or0000<28>_SW0
    SLICE_X58Y95.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<28>_SW0/O
    SLICE_X58Y95.CLK     Tfck                  0.656   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_28_rstpot
                                                       ftop/cp/cpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     14.322ns (7.102ns logic, 7.220ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.140ns (Levels of Logic = 11)
  Clock Path Skew:      -0.179ns (0.613 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.YQ      Tcko                  0.524   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_25
    SLICE_X53Y76.G1      net (fanout=8)        0.931   ftop/cp/cpReq<25>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y95.G1      net (fanout=9)        1.117   ftop/cp/cpRespF_ENQ
    SLICE_X57Y95.Y       Tilo                  0.561   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X58Y95.G4      net (fanout=10)       1.111   ftop/cp/cpRespF/d0h1_1
    SLICE_X58Y95.Y       Tilo                  0.616   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_or0000<28>_SW0
    SLICE_X58Y95.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<28>_SW0/O
    SLICE_X58Y95.CLK     Tfck                  0.656   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_28_rstpot
                                                       ftop/cp/cpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     14.140ns (7.131ns logic, 7.009ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.097ns (Levels of Logic = 10)
  Clock Path Skew:      -0.142ns (0.427 - 0.569)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.XQ      Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X53Y76.G4      net (fanout=10)       1.169   ftop/cp/cpReq<24>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X54Y94.G3      net (fanout=9)        1.247   ftop/cp/cpRespF_ENQ
    SLICE_X54Y94.Y       Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X56Y93.F1      net (fanout=40)       1.311   ftop/cp/cpRespF/d0di
    SLICE_X56Y93.CLK     Tfck                  0.656   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8_rstpot
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     14.097ns (6.541ns logic, 7.556ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.070ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.638 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X53Y76.G3      net (fanout=6)        1.142   ftop/cp/cpReq<26>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X54Y94.G3      net (fanout=9)        1.247   ftop/cp/cpRespF_ENQ
    SLICE_X54Y94.Y       Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X56Y93.F1      net (fanout=40)       1.311   ftop/cp/cpRespF/d0di
    SLICE_X56Y93.CLK     Tfck                  0.656   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8_rstpot
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     14.070ns (6.541ns logic, 7.529ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.079ns (Levels of Logic = 11)
  Clock Path Skew:      -0.123ns (0.446 - 0.569)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.XQ      Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X53Y76.G4      net (fanout=10)       1.169   ftop/cp/cpReq<24>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X54Y93.G4      net (fanout=9)        1.059   ftop/cp/cpRespF_ENQ
    SLICE_X54Y93.Y       Tilo                  0.616   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X54Y96.G3      net (fanout=10)       0.830   ftop/cp/cpRespF/d0h
    SLICE_X54Y96.Y       Tilo                  0.616   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_or0000<16>_SW0
    SLICE_X54Y96.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<16>_SW0/O
    SLICE_X54Y96.CLK     Tfck                  0.656   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_16_rstpot
                                                       ftop/cp/cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     14.079ns (7.157ns logic, 6.922ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.052ns (Levels of Logic = 11)
  Clock Path Skew:      -0.135ns (0.657 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X53Y76.G3      net (fanout=6)        1.142   ftop/cp/cpReq<26>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X54Y93.G4      net (fanout=9)        1.059   ftop/cp/cpRespF_ENQ
    SLICE_X54Y93.Y       Tilo                  0.616   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X54Y96.G3      net (fanout=10)       0.830   ftop/cp/cpRespF/d0h
    SLICE_X54Y96.Y       Tilo                  0.616   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_or0000<16>_SW0
    SLICE_X54Y96.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<16>_SW0/O
    SLICE_X54Y96.CLK     Tfck                  0.656   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_16_rstpot
                                                       ftop/cp/cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     14.052ns (7.157ns logic, 6.895ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.056ns (Levels of Logic = 11)
  Clock Path Skew:      -0.121ns (0.448 - 0.569)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.XQ      Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X53Y76.G4      net (fanout=10)       1.169   ftop/cp/cpReq<24>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X54Y93.G4      net (fanout=9)        1.059   ftop/cp/cpRespF_ENQ
    SLICE_X54Y93.Y       Tilo                  0.616   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X57Y97.G1      net (fanout=10)       0.929   ftop/cp/cpRespF/d0h
    SLICE_X57Y97.Y       Tilo                  0.561   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_or0000<0>_SW0
    SLICE_X57Y97.F4      net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<0>_SW0/O
    SLICE_X57Y97.CLK     Tfck                  0.602   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_0_rstpot
                                                       ftop/cp/cpRespF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.056ns (7.048ns logic, 7.008ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.998ns (Levels of Logic = 11)
  Clock Path Skew:      -0.167ns (0.402 - 0.569)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.XQ      Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X53Y76.G4      net (fanout=10)       1.169   ftop/cp/cpReq<24>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y95.G1      net (fanout=9)        1.117   ftop/cp/cpRespF_ENQ
    SLICE_X57Y95.Y       Tilo                  0.561   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X59Y94.G2      net (fanout=10)       0.869   ftop/cp/cpRespF/d0h1_1
    SLICE_X59Y94.Y       Tilo                  0.561   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_or0000<34>_SW0
    SLICE_X59Y94.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<34>_SW0/O
    SLICE_X59Y94.CLK     Tfck                  0.602   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_34_rstpot
                                                       ftop/cp/cpRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     13.998ns (6.993ns logic, 7.005ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.029ns (Levels of Logic = 11)
  Clock Path Skew:      -0.133ns (0.659 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X53Y76.G3      net (fanout=6)        1.142   ftop/cp/cpReq<26>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X54Y93.G4      net (fanout=9)        1.059   ftop/cp/cpRespF_ENQ
    SLICE_X54Y93.Y       Tilo                  0.616   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X57Y97.G1      net (fanout=10)       0.929   ftop/cp/cpRespF/d0h
    SLICE_X57Y97.Y       Tilo                  0.561   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_or0000<0>_SW0
    SLICE_X57Y97.F4      net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<0>_SW0/O
    SLICE_X57Y97.CLK     Tfck                  0.602   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_0_rstpot
                                                       ftop/cp/cpRespF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.029ns (7.048ns logic, 6.981ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.971ns (Levels of Logic = 11)
  Clock Path Skew:      -0.179ns (0.613 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X53Y76.G3      net (fanout=6)        1.142   ftop/cp/cpReq<26>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y95.G1      net (fanout=9)        1.117   ftop/cp/cpRespF_ENQ
    SLICE_X57Y95.Y       Tilo                  0.561   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X59Y94.G2      net (fanout=10)       0.869   ftop/cp/cpRespF/d0h1_1
    SLICE_X59Y94.Y       Tilo                  0.561   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_or0000<34>_SW0
    SLICE_X59Y94.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<34>_SW0/O
    SLICE_X59Y94.CLK     Tfck                  0.602   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_34_rstpot
                                                       ftop/cp/cpRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     13.971ns (6.993ns logic, 6.978ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpReq_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.986ns (Levels of Logic = 10)
  Clock Path Skew:      -0.130ns (0.662 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpReq_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X53Y76.G3      net (fanout=6)        1.142   ftop/cp/cpReq<26>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X53Y77.G3      net (fanout=10)       0.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X53Y77.Y       Tilo                  0.561   ftop/cp/cpReq_D_IN<63>99
                                                       ftop/cp/cpReq_or00001
    SLICE_X52Y74.G3      net (fanout=46)       0.632   ftop/cp/cpReq_or0000
    SLICE_X52Y74.Y       Tilo                  0.616   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_D_IN<5>1_1
    SLICE_X57Y78.F2      net (fanout=10)       1.132   ftop/cp/cpReq_D_IN<5>1
    SLICE_X57Y78.X       Tilo                  0.562   ftop/cp/cpReq_9_1
                                                       ftop/cp/cpReq_D_IN<9>1
    SLICE_X55Y78.BY      net (fanout=1)        0.358   ftop/cp/cpReq_D_IN<9>
    SLICE_X55Y78.CLK     Tdick                 0.247   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_9
    -------------------------------------------------  ---------------------------
    Total                                     13.986ns (6.654ns logic, 7.332ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.976ns (Levels of Logic = 11)
  Clock Path Skew:      -0.123ns (0.446 - 0.569)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.XQ      Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X53Y76.G4      net (fanout=10)       1.169   ftop/cp/cpReq<24>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X55Y93.G1      net (fanout=9)        1.114   ftop/cp/cpRespF_ENQ
    SLICE_X55Y93.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1_1
    SLICE_X54Y97.G3      net (fanout=10)       0.741   ftop/cp/cpRespF/d0h1
    SLICE_X54Y97.Y       Tilo                  0.616   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X54Y97.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<37>_SW0/O
    SLICE_X54Y97.CLK     Tfck                  0.656   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37_rstpot
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     13.976ns (7.102ns logic, 6.874ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.949ns (Levels of Logic = 11)
  Clock Path Skew:      -0.135ns (0.657 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X53Y76.G3      net (fanout=6)        1.142   ftop/cp/cpReq<26>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X55Y93.G1      net (fanout=9)        1.114   ftop/cp/cpRespF_ENQ
    SLICE_X55Y93.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1_1
    SLICE_X54Y97.G3      net (fanout=10)       0.741   ftop/cp/cpRespF/d0h1
    SLICE_X54Y97.Y       Tilo                  0.616   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X54Y97.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<37>_SW0/O
    SLICE_X54Y97.CLK     Tfck                  0.656   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37_rstpot
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     13.949ns (7.102ns logic, 6.847ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.894ns (Levels of Logic = 11)
  Clock Path Skew:      -0.179ns (0.613 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X48Y71.G2      net (fanout=6)        0.973   ftop/cp/cpReq<26>
    SLICE_X48Y71.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X48Y70.F2      net (fanout=2)        0.354   ftop/cp/N639
    SLICE_X48Y70.X       Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>1
                                                       ftop/cp/_theResult_____1__h32172<2>1_1
    SLICE_X49Y75.G1      net (fanout=8)        0.882   ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X49Y75.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X49Y71.F2      net (fanout=9)        0.589   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X49Y71.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X49Y77.G3      net (fanout=4)        0.743   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X49Y77.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerRead107
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead107_SW0
    SLICE_X49Y77.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerRead107_SW0/O
    SLICE_X49Y77.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead107
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead107
    SLICE_X52Y80.G2      net (fanout=1)        1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead107
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y95.G1      net (fanout=9)        1.117   ftop/cp/cpRespF_ENQ
    SLICE_X57Y95.Y       Tilo                  0.561   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X58Y95.G4      net (fanout=10)       1.111   ftop/cp/cpRespF/d0h1_1
    SLICE_X58Y95.Y       Tilo                  0.616   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_or0000<28>_SW0
    SLICE_X58Y95.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<28>_SW0/O
    SLICE_X58Y95.CLK     Tfck                  0.656   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_28_rstpot
                                                       ftop/cp/cpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     13.894ns (7.008ns logic, 6.886ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpReq_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.013ns (Levels of Logic = 10)
  Clock Path Skew:      -0.050ns (0.067 - 0.117)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpReq_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.XQ      Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X53Y76.G4      net (fanout=10)       1.169   ftop/cp/cpReq<24>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X53Y77.G3      net (fanout=10)       0.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X53Y77.Y       Tilo                  0.561   ftop/cp/cpReq_D_IN<63>99
                                                       ftop/cp/cpReq_or00001
    SLICE_X52Y74.G3      net (fanout=46)       0.632   ftop/cp/cpReq_or0000
    SLICE_X52Y74.Y       Tilo                  0.616   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_D_IN<5>1_1
    SLICE_X57Y78.F2      net (fanout=10)       1.132   ftop/cp/cpReq_D_IN<5>1
    SLICE_X57Y78.X       Tilo                  0.562   ftop/cp/cpReq_9_1
                                                       ftop/cp/cpReq_D_IN<9>1
    SLICE_X55Y78.BY      net (fanout=1)        0.358   ftop/cp/cpReq_D_IN<9>
    SLICE_X55Y78.CLK     Tdick                 0.247   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_9
    -------------------------------------------------  ---------------------------
    Total                                     14.013ns (6.654ns logic, 7.359ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.920ns (Levels of Logic = 11)
  Clock Path Skew:      -0.123ns (0.446 - 0.569)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.XQ      Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X53Y76.G4      net (fanout=10)       1.169   ftop/cp/cpReq<24>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X55Y93.G1      net (fanout=9)        1.114   ftop/cp/cpRespF_ENQ
    SLICE_X55Y93.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1_1
    SLICE_X55Y97.G2      net (fanout=10)       0.793   ftop/cp/cpRespF/d0h1
    SLICE_X55Y97.Y       Tilo                  0.561   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X55Y97.F4      net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X55Y97.CLK     Tfck                  0.602   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     13.920ns (6.993ns logic, 6.927ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.888ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.638 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.YQ      Tcko                  0.524   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_25
    SLICE_X53Y76.G1      net (fanout=8)        0.931   ftop/cp/cpReq<25>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X54Y94.G3      net (fanout=9)        1.247   ftop/cp/cpRespF_ENQ
    SLICE_X54Y94.Y       Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X56Y93.F1      net (fanout=40)       1.311   ftop/cp/cpRespF/d0di
    SLICE_X56Y93.CLK     Tfck                  0.656   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8_rstpot
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.888ns (6.570ns logic, 7.318ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.839ns (Levels of Logic = 10)
  Clock Path Skew:      -0.195ns (0.791 - 0.986)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.XQ      Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X53Y76.G4      net (fanout=10)       1.169   ftop/cp/cpReq<24>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X54Y94.G3      net (fanout=9)        1.247   ftop/cp/cpRespF_ENQ
    SLICE_X54Y94.Y       Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X50Y94.F1      net (fanout=40)       1.053   ftop/cp/cpRespF/d0di
    SLICE_X50Y94.CLK     Tfck                  0.656   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26_rstpot
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     13.839ns (6.541ns logic, 7.298ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.893ns (Levels of Logic = 11)
  Clock Path Skew:      -0.135ns (0.657 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X53Y76.G3      net (fanout=6)        1.142   ftop/cp/cpReq<26>
    SLICE_X53Y76.Y       Tilo                  0.561   ftop/cp/N636
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X49Y74.F2      net (fanout=2)        0.569   ftop/cp/N636
    SLICE_X49Y74.X       Tilo                  0.562   ftop/cp/_theResult_____1__h32172<3>1
                                                       ftop/cp/_theResult_____1__h32172<3>1_1
    SLICE_X52Y71.G1      net (fanout=8)        1.236   ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X52Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X56Y77.G2      net (fanout=4)        0.823   ftop/cp/N155
    SLICE_X56Y77.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X56Y77.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_T2_1/O
    SLICE_X56Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.F4      net (fanout=1)        0.272   ftop/cp/WILL_FIRE_RL_completeWorkerRead334
    SLICE_X52Y77.X       Tilo                  0.601   ftop/cp/N533
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead234_SW0
    SLICE_X52Y80.G4      net (fanout=1)        0.566   ftop/cp/N533
    SLICE_X52Y80.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead375
    SLICE_X52Y80.F4      net (fanout=10)       0.048   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X55Y93.G1      net (fanout=9)        1.114   ftop/cp/cpRespF_ENQ
    SLICE_X55Y93.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1_1
    SLICE_X55Y97.G2      net (fanout=10)       0.793   ftop/cp/cpRespF/d0h1
    SLICE_X55Y97.Y       Tilo                  0.561   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X55Y97.F4      net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X55Y97.CLK     Tfck                  0.602   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     13.893ns (6.993ns logic, 6.900ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wsiS_reqFifo/D_OUT_5 (FF)
  Destination:          ftop/cap0/metaBram_memory_1/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.483 - 0.437)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cap0/wsiS_reqFifo/D_OUT_5 to ftop/cap0/metaBram_memory_1/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y90.XQ      Tcko                  0.396   ftop/cap0/wsiS_reqFifo_D_OUT<5>
                                                       ftop/cap0/wsiS_reqFifo/D_OUT_5
    RAMB16_X1Y11.DIA5    net (fanout=1)        0.217   ftop/cap0/wsiS_reqFifo_D_OUT<5>
    RAMB16_X1Y11.CLKA    Trckd_DIA   (-Th)     0.085   ftop/cap0/metaBram_memory_1/Mram_RAM1
                                                       ftop/cap0/metaBram_memory_1/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.311ns logic, 0.217ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_29 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.567 - 0.460)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_29 to ftop/cap0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.XQ      Tcko                  0.396   ftop/cp_wci_Vm_11_MData<29>
                                                       ftop/cp/wci_reqF_4_q_0_29
    SLICE_X40Y43.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_11_MData<29>
    SLICE_X40Y43.CLK     Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_29 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.567 - 0.460)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_29 to ftop/cap0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.XQ      Tcko                  0.396   ftop/cp_wci_Vm_11_MData<29>
                                                       ftop/cp/wci_reqF_4_q_0_29
    SLICE_X40Y43.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_11_MData<29>
    SLICE_X40Y43.CLK     Tdh         (-Th)     0.129   ftop/cap0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wsiS_reqFifo/D_OUT_4 (FF)
  Destination:          ftop/cap0/metaBram_memory_1/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.483 - 0.437)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cap0/wsiS_reqFifo/D_OUT_4 to ftop/cap0/metaBram_memory_1/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y90.YQ      Tcko                  0.419   ftop/cap0/wsiS_reqFifo_D_OUT<5>
                                                       ftop/cap0/wsiS_reqFifo/D_OUT_4
    RAMB16_X1Y11.DIA4    net (fanout=1)        0.227   ftop/cap0/wsiS_reqFifo_D_OUT<4>
    RAMB16_X1Y11.CLKA    Trckd_DIA   (-Th)     0.085   ftop/cap0/metaBram_memory_1/Mram_RAM1
                                                       ftop/cap0/metaBram_memory_1/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.334ns logic, 0.227ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wsiS_reqFifo/D_OUT_6 (FF)
  Destination:          ftop/cap0/metaBram_memory_1/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.483 - 0.458)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cap0/wsiS_reqFifo/D_OUT_6 to ftop/cap0/metaBram_memory_1/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y92.YQ      Tcko                  0.419   ftop/cap0/wsiS_reqFifo_D_OUT<6>
                                                       ftop/cap0/wsiS_reqFifo/D_OUT_6
    RAMB16_X1Y11.DIA6    net (fanout=1)        0.227   ftop/cap0/wsiS_reqFifo_D_OUT<6>
    RAMB16_X1Y11.CLKA    Trckd_DIA   (-Th)     0.085   ftop/cap0/metaBram_memory_1/Mram_RAM1
                                                       ftop/cap0/metaBram_memory_1/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.334ns logic, 0.227ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_2 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.544 - 0.466)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_2 to ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y126.YQ     Tcko                  0.419   ftop/cp/td<3>
                                                       ftop/cp/td_2
    SLICE_X54Y127.BY     net (fanout=2)        0.327   ftop/cp/td<2>
    SLICE_X54Y127.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<34>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.289ns logic, 0.327ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_2 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.544 - 0.466)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_2 to ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y126.YQ     Tcko                  0.419   ftop/cp/td<3>
                                                       ftop/cp/td_2
    SLICE_X54Y127.BY     net (fanout=2)        0.327   ftop/cp/td<2>
    SLICE_X54Y127.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<34>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.290ns logic, 0.327ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wsiS_reqFifo/D_OUT_21 (FF)
  Destination:          ftop/cap0/dataBram_memory/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.483 - 0.482)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cap0/wsiS_reqFifo/D_OUT_21 to ftop/cap0/dataBram_memory/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.XQ     Tcko                  0.396   ftop/cap0/wsiS_reqFifo_D_OUT<21>
                                                       ftop/cap0/wsiS_reqFifo/D_OUT_21
    RAMB16_X1Y14.DIA9    net (fanout=1)        0.234   ftop/cap0/wsiS_reqFifo_D_OUT<21>
    RAMB16_X1Y14.CLKA    Trckd_DIA   (-Th)     0.085   ftop/cap0/dataBram_memory/Mram_RAM1
                                                       ftop/cap0/dataBram_memory/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.311ns logic, 0.234ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_33 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.101 - 0.075)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_33 to ftop/cap0/wsiS_reqFifo/Mram_arr34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.XQ     Tcko                  0.396   ftop/iqadc_wsiM0_MData<21>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_33
    SLICE_X28Y107.BY     net (fanout=2)        0.310   ftop/iqadc_wsiM0_MData<21>
    SLICE_X28Y107.CLK    Tdh         (-Th)     0.130   ftop/cap0/wsiS_reqFifo/_varindex0000<33>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.266ns logic, 0.310ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wsiS_reqFifo/D_OUT_18 (FF)
  Destination:          ftop/cap0/dataBram_memory/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.551ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.483 - 0.482)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cap0/wsiS_reqFifo/D_OUT_18 to ftop/cap0/dataBram_memory/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y114.YQ     Tcko                  0.419   ftop/cap0/wsiS_reqFifo_D_OUT<19>
                                                       ftop/cap0/wsiS_reqFifo/D_OUT_18
    RAMB16_X1Y14.DIA6    net (fanout=1)        0.217   ftop/cap0/wsiS_reqFifo_D_OUT<18>
    RAMB16_X1Y14.CLKA    Trckd_DIA   (-Th)     0.085   ftop/cap0/dataBram_memory/Mram_RAM1
                                                       ftop/cap0/dataBram_memory/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.551ns (0.334ns logic, 0.217ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_33 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.101 - 0.075)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_33 to ftop/cap0/wsiS_reqFifo/Mram_arr34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.XQ     Tcko                  0.396   ftop/iqadc_wsiM0_MData<21>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_33
    SLICE_X28Y107.BY     net (fanout=2)        0.310   ftop/iqadc_wsiM0_MData<21>
    SLICE_X28Y107.CLK    Tdh         (-Th)     0.129   ftop/cap0/wsiS_reqFifo/_varindex0000<33>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.267ns logic, 0.310ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_21 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.318 - 0.253)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_21 to ftop/cap0/wsiS_reqFifo/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y114.XQ     Tcko                  0.417   ftop/iqadc_wsiM0_MData<9>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_21
    SLICE_X26Y114.BY     net (fanout=2)        0.329   ftop/iqadc_wsiM0_MData<9>
    SLICE_X26Y114.CLK    Tdh         (-Th)     0.130   ftop/cap0/wsiS_reqFifo/_varindex0000<21>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.287ns logic, 0.329ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_17 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.261 - 0.221)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_17 to ftop/cap0/wsiS_reqFifo/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y119.XQ     Tcko                  0.396   ftop/iqadc_wsiM0_MData<5>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_17
    SLICE_X24Y118.BY     net (fanout=2)        0.326   ftop/iqadc_wsiM0_MData<5>
    SLICE_X24Y118.CLK    Tdh         (-Th)     0.130   ftop/cap0/wsiS_reqFifo/_varindex0000<17>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_21 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.318 - 0.253)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_21 to ftop/cap0/wsiS_reqFifo/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y114.XQ     Tcko                  0.417   ftop/iqadc_wsiM0_MData<9>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_21
    SLICE_X26Y114.BY     net (fanout=2)        0.329   ftop/iqadc_wsiM0_MData<9>
    SLICE_X26Y114.CLK    Tdh         (-Th)     0.129   ftop/cap0/wsiS_reqFifo/_varindex0000<21>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.288ns logic, 0.329ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_17 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.261 - 0.221)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_17 to ftop/cap0/wsiS_reqFifo/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y119.XQ     Tcko                  0.396   ftop/iqadc_wsiM0_MData<5>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_17
    SLICE_X24Y118.BY     net (fanout=2)        0.326   ftop/iqadc_wsiM0_MData<5>
    SLICE_X24Y118.CLK    Tdh         (-Th)     0.129   ftop/cap0/wsiS_reqFifo/_varindex0000<17>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_23 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.058 - 0.038)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_23 to ftop/cap0/wsiS_reqFifo/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y115.XQ     Tcko                  0.396   ftop/iqadc_wsiM0_MData<11>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_23
    SLICE_X24Y113.BY     net (fanout=2)        0.309   ftop/iqadc_wsiM0_MData<11>
    SLICE_X24Y113.CLK    Tdh         (-Th)     0.130   ftop/cap0/wsiS_reqFifo/_varindex0000<23>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.266ns logic, 0.309ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_23 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.058 - 0.038)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_23 to ftop/cap0/wsiS_reqFifo/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y115.XQ     Tcko                  0.396   ftop/iqadc_wsiM0_MData<11>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_23
    SLICE_X24Y113.BY     net (fanout=2)        0.309   ftop/iqadc_wsiM0_MData<11>
    SLICE_X24Y113.CLK    Tdh         (-Th)     0.129   ftop/cap0/wsiS_reqFifo/_varindex0000<23>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.267ns logic, 0.309ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_31 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.091 - 0.070)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_31 to ftop/cap0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y43.XQ      Tcko                  0.417   ftop/cp_wci_Vm_11_MData<31>
                                                       ftop/cp/wci_reqF_4_q_0_31
    SLICE_X42Y40.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_11_MData<31>
    SLICE_X42Y40.CLK     Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.287ns logic, 0.295ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_31 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.091 - 0.070)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_31 to ftop/cap0/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y43.XQ      Tcko                  0.417   ftop/cp_wci_Vm_11_MData<31>
                                                       ftop/cp/wci_reqF_4_q_0_31
    SLICE_X42Y40.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_11_MData<31>
    SLICE_X42Y40.CLK     Tdh         (-Th)     0.129   ftop/cap0/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.288ns logic, 0.295ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_12 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 1)
  Clock Path Skew:      0.141ns (0.880 - 0.739)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_12 to ftop/cap0/wci_wslv_reqF/Mram_arr13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y40.YQ      Tcko                  0.419   ftop/cp_wci_Vm_11_MData<13>
                                                       ftop/cp/wci_reqF_4_q_0_12
    SLICE_X40Y38.BY      net (fanout=2)        0.414   ftop/cp_wci_Vm_11_MData<12>
    SLICE_X40Y38.CLK     Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.289ns logic, 0.414ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg2/SR
  Location pin: SLICE_X12Y137.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg2/SR
  Location pin: SLICE_X12Y137.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg1/SR
  Location pin: SLICE_X12Y137.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg1/SR
  Location pin: SLICE_X12Y137.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/sSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/sSyncReg1_2/SR
  Location pin: SLICE_X72Y164.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/sSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/sSyncReg1_2/SR
  Location pin: SLICE_X72Y164.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_spiI_cd/cntr<2>/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_2/SR
  Location pin: SLICE_X40Y178.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_spiI_cd/cntr<2>/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_2/SR
  Location pin: SLICE_X40Y178.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_averageD_dD_OUT/SR
  Logical resource: ftop/iqadc/adcCore_averageD/dD_OUT_0/SR
  Location pin: SLICE_X10Y158.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_averageD_dD_OUT/SR
  Logical resource: ftop/iqadc/adcCore_averageD/dD_OUT_0/SR
  Location pin: SLICE_X10Y158.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<0>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_0/SR
  Location pin: SLICE_X4Y109.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<0>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_0/SR
  Location pin: SLICE_X4Y109.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<9>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_9/SR
  Location pin: SLICE_X20Y171.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<9>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_9/SR
  Location pin: SLICE_X20Y171.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<9>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_8/SR
  Location pin: SLICE_X20Y171.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<9>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_8/SR
  Location pin: SLICE_X20Y171.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_1/SR
  Location pin: SLICE_X8Y112.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_1/SR
  Location pin: SLICE_X8Y112.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_0/SR
  Location pin: SLICE_X8Y112.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_0/SR
  Location pin: SLICE_X8Y112.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|     14.516ns|            0|         1951|            2|      1342383|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|     14.516ns|          N/A|         1951|            0|      1342383|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    8.487|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.433|         |    3.513|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   14.516|         |         |         |
sys0_clkp      |   14.516|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   14.516|         |         |         |
sys0_clkp      |   14.516|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3446  Score: 5272380  (Setup/Max: 5231685, Hold: 40695)

Constraints cover 1609977 paths, 0 nets, and 43091 connections

Design statistics:
   Minimum period:  14.516ns{1}   (Maximum frequency:  68.890MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 22 14:23:34 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 636 MB



