// Seed: 1602358140
module module_0 (
    input  wire id_0,
    output wand id_1
);
  wire id_3;
  module_2();
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output wor id_2
    , id_8,
    output logic id_3,
    input logic id_4,
    input tri0 id_5,
    input uwire id_6
);
  assign id_8 = 1;
  wire  id_9;
  uwire id_10;
  module_0(
      id_10, id_10
  );
  assign id_0 = id_10;
  wor  id_11 = 1;
  wire id_12;
  initial id_3 <= id_4;
endmodule
module module_2;
  tri0 id_1;
  for (id_2 = 1; ~id_2; id_2 = id_1) begin
    id_3(
        id_1, 1, 1
    );
  end
  wire id_4;
endmodule
