# SI5351 FPGA Control

This is a SI5351 chip configuration Tool and Code.

Convert the memory file from the EXE tool in SW folder and synthesis the HDL with the mem file included to Vivado.

Only Support Xilinx Vivado 2020.2

Very low resource is required without any BRAM is used.

Configuration settle time expected to be ~2 second.

![image](https://user-images.githubusercontent.com/29487339/164370018-ca15adc7-acb1-48b0-88c0-551461aa4be6.png)

# Conversion Tool
![image](https://user-images.githubusercontent.com/29487339/164370516-bd8172ea-502d-480c-b1c2-e48c5bdd05dc.png)


<meta name="google-site-verification" content="QKw28b__blHu_aRfBUuclRKFFKu6nkNEZXzsH24l6jQ" />
