
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'iathanasi' on host 'localhost' (Linux_x86_64 version 5.14.21-150400.24.97-default) on Tue May 28 10:00:09 EEST 2024
INFO: [HLS 200-10] On os "openSUSE Leap 15.4"
INFO: [HLS 200-10] In directory '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/_x.hw.zedboard_202020_1/lsal/compute_matrices'
Sourcing Tcl script 'compute_matrices.tcl'
INFO: [HLS 200-1510] Running: open_project compute_matrices 
INFO: [HLS 200-10] Creating and opening project '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/_x.hw.zedboard_202020_1/lsal/compute_matrices/compute_matrices'.
INFO: [HLS 200-1510] Running: set_top compute_matrices 
INFO: [HLS 200-1510] Running: add_files /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp -cflags  -I /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src  
INFO: [HLS 200-10] Adding design file '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/_x.hw.zedboard_202020_1/lsal/compute_matrices/compute_matrices/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 100.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 160.269 MB.
INFO: [HLS 200-10] Analyzing design file '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.37 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.32 seconds; current allocated memory: 161.789 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.2 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.08 seconds; current allocated memory: 163.351 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 163.352 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 164.870 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 164.032 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:53) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_2' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:41) in function 'compute_matrices' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 184.985 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 178.656 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 145, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:138) and bus request on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:103).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:138) and bus request on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:103).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:138) and bus request on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:103).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:138) and bus request on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:103).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:138) and bus request on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:103).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:138) and bus request on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:103).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:138) and bus request on port 'gmem' (/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:103).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 147, Depth = 185, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 181.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.52 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.77 seconds; current allocated memory: 185.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/similarity_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'string1', 'string2', 'max_index', 'similarity_matrix', 'direction_matrix', 'N', 'M' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32s_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_32s_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.73 seconds; current allocated memory: 191.322 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_matrices_mul_32s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'compute_matrices_srem_32ns_32s_32_36_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'compute_matrices_sdiv_32ns_32s_32_36_1_div'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.95 seconds. CPU system time: 0.43 seconds. Elapsed time: 6.52 seconds; current allocated memory: 205.433 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.5 seconds. CPU system time: 1.27 seconds. Elapsed time: 21.05 seconds; current allocated memory: 205.912 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 28 10:00:52 2024...
INFO: [HLS 200-802] Generated output file compute_matrices/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 17.05 seconds. CPU system time: 1.77 seconds. Elapsed time: 30.18 seconds; current allocated memory: 210.343 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 35.12 seconds. Total CPU system time: 3.56 seconds. Total elapsed time: 53.82 seconds; peak allocated memory: 205.433 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue May 28 10:01:02 2024...
