$date
	Wed Apr 21 00:32:48 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_SRFlipFlop $end
$var wire 1 ! Qcomp $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module DUT $end
$var wire 1 # R $end
$var wire 1 $ S $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 1 " Q $end
$var reg 1 ! Qcomp $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
1$
0#
x"
x!
$end
#1
0&
#10
0!
1"
1%
#11
1#
0$
#20
0%
#30
1!
0"
1%
#33
0#
#40
0%
#50
1%
#59
1$
#60
0%
#70
0!
1"
1%
#80
0%
#90
1%
