m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/ctxo/Documents/College/InfraHard
Ebanco_reg
Z0 w1636504841
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 103
Z4 d/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU
Z5 8/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Banco_reg.vhd
Z6 F/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Banco_reg.vhd
l0
L69 1
V:adHbk0Ym0TAKYW83J5Y[3
!s100 hZ46CT_BzQl8j]02_Vf=o2
Z7 OV;C;2020.1;71
32
Z8 !s110 1636675523
!i10b 1
Z9 !s108 1636675523.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Banco_reg.vhd|
Z11 !s107 /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Banco_reg.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehavioral_arch
R1
R2
R3
DEx4 work 9 banco_reg 0 22 :adHbk0Ym0TAKYW83J5Y[3
!i122 103
l93
L85 34
VY7l=BkTbhRVIWWGL4mMo60
!s100 RmVnX=Z0eZ>VP`R`^LJ]Q1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
vCPU
!s110 1636760990
!i10b 1
!s100 Ti`hVa96HZChF3f^1iJeX0
Z14 !s11b Dg1SIo80bB@j0V0VzS_@n1
Iz<Q>YO[POAZOW>SKzWSRS3
Z15 VDg1SIo80bB@j0V0VzS_@n1
R4
w1636593729
8/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v
F/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v
!i122 136
L0 9 249
Z16 OV;L;2020.1;71
r1
!s85 0
31
!s108 1636760990.000000
!s107 /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/CPU.v|
!i113 1
Z17 o-work work
Z18 tCvgOpt 0
n@c@p@u
vctrl_unit
!s110 1637105671
!i10b 1
!s100 bkLo]KlgPJUf[iT3DBz543
R14
I[ocFV<mViCgWFUZgfEk0Z1
R15
R4
w1637105665
8/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ctrl_unit.v
F/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ctrl_unit.v
!i122 138
L0 1 315
R16
r1
!s85 0
31
!s108 1637105671.000000
!s107 /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ctrl_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ctrl_unit.v|
!i113 1
R17
R18
Einstr_reg
Z19 w1219103941
R2
R3
!i122 93
R4
Z20 8/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Instr_Reg.vhd
Z21 F/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Instr_Reg.vhd
l0
L42 1
VAfV1kYS402dnLRiFO;Z7_2
!s100 _X]FAEHlMn?]L[?c6kUO?1
R7
32
Z22 !s110 1636594191
!i10b 1
Z23 !s108 1636594191.000000
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Instr_Reg.vhd|
Z25 !s107 /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Instr_Reg.vhd|
!i113 1
R12
R13
Abehavioral_arch
R2
R3
DEx4 work 9 instr_reg 0 22 AfV1kYS402dnLRiFO;Z7_2
!i122 93
l59
L56 32
VTD836jU:>9m^d?0ed1C0O3
!s100 _AcjR?n;fJneQZzaIjJFa3
R7
32
R22
!i10b 1
R23
R24
R25
!i113 1
R12
R13
Ememoria
Z26 w1636588305
Z27 DPx4 work 13 ram_constants 0 22 BbIcggj=<H_W75Jb?WIoZ0
Z28 DPx3 lpm 14 lpm_components 0 22 ZZ?0`GZD@?:kcFM0gmf[@1
R1
R2
R3
!i122 94
R4
Z29 8/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Memoria.vhd
Z30 F/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Memoria.vhd
l0
L67 1
V<[RFRXeHV^PMOiiinkBoS0
!s100 __XEo>II7SFLX6Xa7VZA63
R7
32
R22
!i10b 1
R23
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Memoria.vhd|
Z32 !s107 /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Memoria.vhd|
!i113 1
R12
R13
Abehavioral_arch
R27
R28
R1
R2
R3
DEx4 work 7 memoria 0 22 <[RFRXeHV^PMOiiinkBoS0
!i122 94
l103
L79 78
VR9W83dOfA7lWR9j>i6THA2
!s100 aLo:Seezh^aEQ@MaJf[__3
R7
32
R22
!i10b 1
R23
R31
R32
!i113 1
R12
R13
vmux_alu_src_A
R22
!i10b 1
!s100 <DU`8:D?6OZg;HfN27=DG2
R14
IZhQ]Ue`G_MB_YPmMRdYZ`0
R15
R4
w1636419095
8/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_A.v
F/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_A.v
!i122 86
Z33 L0 1 10
R16
r1
!s85 0
31
!s108 1636594190.000000
!s107 /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_A.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_A.v|
!i113 1
R17
R18
nmux_alu_src_@a
vmux_alu_src_B
R22
!i10b 1
!s100 OKO;7YkdkV3QPjdNmD0W22
R14
I`_]fCGUo466D;8GZJa7=A0
R15
R4
w1636586267
8/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_B.v
F/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_B.v
!i122 87
L0 1 16
R16
r1
!s85 0
31
R23
!s107 /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_B.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_B.v|
!i113 1
R17
R18
nmux_alu_src_@b
vmux_shift_n
R22
!i10b 1
!s100 8Z_=NAYZSRBIIKka=`]W10
R14
IHfE3aL6=aR;?P:3?cA[@W0
R15
R4
w1636416027
8/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_shift_n.v
F/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_shift_n.v
!i122 88
L0 1 14
R16
r1
!s85 0
31
R23
!s107 /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_shift_n.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/mux_shift_n.v|
!i113 1
R17
R18
Pram_constants
!i122 94
R26
R4
R29
R30
l0
L47 1
VBbIcggj=<H_W75Jb?WIoZ0
!s100 5;`Z:D@MR5CT6j_[c9;6h3
R7
32
R22
!i10b 1
R23
R31
R32
!i113 1
R12
R13
Eregdesloc
Z34 w1636588186
R1
R2
R3
!i122 95
R4
Z35 8/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/RegDesloc.vhd
Z36 F/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/RegDesloc.vhd
l0
L80 1
V4GibeROOKf]^CUjTE67Bo0
!s100 =0ZG0kkZKT?Zo?iX2R9=P1
R7
32
R22
!i10b 1
R23
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/RegDesloc.vhd|
Z38 !s107 /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/RegDesloc.vhd|
!i113 1
R12
R13
Abehavioral_arch
R1
R2
R3
DEx4 work 9 regdesloc 0 22 4GibeROOKf]^CUjTE67Bo0
!i122 95
l98
L93 38
VDFCTADkAb^4XhT09kD<k32
!s100 3`2HClJO^bJLd6@PodWh?3
R7
32
R22
!i10b 1
R23
R37
R38
!i113 1
R12
R13
Eregistrador
Z39 w1219103383
R2
R3
!i122 96
R4
Z40 8/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Registrador.vhd
Z41 F/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Registrador.vhd
l0
L53 1
VD=`aG^VOPEDP69ifb8G;52
!s100 ^e8=Z<CbNTLXR@XGZJMQo3
R7
32
R22
!i10b 1
R23
Z42 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Registrador.vhd|
Z43 !s107 /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/Registrador.vhd|
!i113 1
R12
R13
Abehavioral_arch
R2
R3
DEx4 work 11 registrador 0 22 D=`aG^VOPEDP69ifb8G;52
!i122 96
l66
L65 19
V<kVfXRZJUh40ja<<lN_3:3
!s100 EXKKzlBL1ARAk5TCN4`Vg2
R7
32
R22
!i10b 1
R23
R42
R43
!i113 1
R12
R13
vshift_left_2
R22
!i10b 1
!s100 9FGbI_b6Ua:c582bIjAl60
R14
I6bCm5YlZeTTD9O0=B@E?N1
R15
R4
w1636502278
8/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/shift_left_2_conc.v
F/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/shift_left_2_conc.v
!i122 90
R33
R16
r1
!s85 0
31
R23
!s107 /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/shift_left_2_conc.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/shift_left_2_conc.v|
!i113 1
R17
R18
vsign_extend_16
R22
!i10b 1
!s100 AEaz<R@VD?l?1`ag3f>Sd2
R14
ITJnm4kd6G9Acoz5OobCg81
R15
R4
w1636501947
8/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/sign_extend_16.v
F/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/sign_extend_16.v
!i122 91
L0 1 8
R16
r1
!s85 0
31
R23
!s107 /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/sign_extend_16.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/sign_extend_16.v|
!i113 1
R17
R18
Eula32
Z44 w1636588249
R1
R2
R3
!i122 97
R4
Z45 8/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/ula32.vhd
Z46 F/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/ula32.vhd
l0
L63 1
VM1`EhBco;Cb9<:6CC>b?e2
!s100 bGmbVJaTC>R`I<lBgn7@L3
R7
32
R22
!i10b 1
R23
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/ula32.vhd|
Z48 !s107 /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/Componentes do Projeto/ula32.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 5 ula32 0 22 M1`EhBco;Cb9<:6CC>b?e2
!i122 97
l89
L79 138
VF94M;2UJ^55hCen3Z[Kfk0
!s100 1E>E2KjDKb=5dkES8U2ha0
R7
32
R22
!i10b 1
R23
R47
R48
!i113 1
R12
R13
