// Code your testbench here
// or browse Examples
module moore_1010_tb;

    reg clk;
    reg reset;
    reg in;
    wire out;

    moore_1010 dut (
        .clk(clk),
        .reset(reset),
        .in(in),
        .out(out)
    );

    // Clock generation
    always #5 clk = ~clk;

    initial begin
        clk = 0;
        reset = 1;
        in = 0;

        #10 reset = 0;

        // Sequence: 1 0 1 0
        in = 1; #10;
        in = 0; #10;
        in = 1; #10;
        in = 0; #10;   // out = 1 here

        // Overlapping check
        in = 1; #10;
        in = 0; #10;
        in = 1; #10;
        in = 0; #10;   // out = 1 again

        #20 $stop;
    end
  
  initial
    begin
      $dumpfile ("wave.vcd");
      $dumpvars ( 0, moore_1010_tb);
    end
endmodule