

================================================================
== Vitis HLS Report for 'load_A_Pipeline_VITIS_LOOP_20_1'
================================================================
* Date:           Thu Sep 11 18:20:11 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  76.000 ns|  76.000 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |       17|       17|         3|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|       75|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       75|       82|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_88_p2                 |         +|   0|  0|  12|           5|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln20_fu_82_p2                |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  28|          13|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_stream3_blk_n          |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|    5|         10|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |i_fu_48                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_121           |  64|   0|   64|          0|
    |i_fu_48                           |   5|   0|    5|          0|
    |icmp_ln20_reg_117                 |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  75|   0|   75|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_20_1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    8|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                            gmem0|       pointer|
|A_stream3_din         |  out|   64|     ap_fifo|                        A_stream3|       pointer|
|A_stream3_full_n      |   in|    1|     ap_fifo|                        A_stream3|       pointer|
|A_stream3_write       |  out|    1|     ap_fifo|                        A_stream3|       pointer|
|sext_ln20             |   in|   61|     ap_none|                        sext_ln20|        scalar|
+----------------------+-----+-----+------------+---------------------------------+--------------+

