5 8 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -o dly_assign1.cdd -v dly_assign1.v
3 0 main main dly_assign1.v 1 25
2 1 6 20002 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 2 6 20002 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 3 6 10002 2 2c 2100a 1 2 32 0 aa aa aa aa aa aa aa aa
2 4 7 c000f 1 0 20004 0 0 1 1 0
2 5 7 80008 0 1 400 0 0 a
2 6 7 8000f 1 37 6 4 5
2 7 8 c000c 0 1 10 0 0 c
2 8 8 80008 1 1 18 0 0 b
2 9 8 8000c 1 9 20038 7 8 1 0 2
2 10 8 60006 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 11 8 60006 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 12 8 50006 1 2c 20008 10 11 1 0 2
2 13 8 5000c 1 54 20020 9 12 1 0 2
2 14 8 10001 0 1 400 0 0 a
2 15 8 1000c 3 53 22 13 14
2 16 9 50008 1 0 20008 0 0 1 1 1
2 17 9 10001 0 1 400 0 0 c
2 18 9 10008 1 37 a 16 17
2 19 13 50008 1 0 20008 0 0 1 1 1
2 20 13 10001 0 1 400 0 0 b
2 21 13 10008 1 37 100a 19 20
2 22 14 20002 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 23 14 20002 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 24 14 10002 3 2c 2000a 22 23 32 0 aa aa aa aa aa aa aa aa
2 25 15 50008 1 0 20004 0 0 1 1 0
2 26 15 10001 0 1 400 0 0 b
2 27 15 10008 1 37 6 25 26
1 a 0 3 30004 1 16 102
1 b 0 3 30007 1 16 1002
1 c 0 3 3000a 1 16 2
4 18 0 0
4 15 18 0
4 6 15 15
4 3 6 0
4 27 0 0
4 24 27 0
4 21 24 24
