<stg><name>check_memory</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
<literal name="icmp_ln31" val="0"/>
</and_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
<literal name="k_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
memset.loop6:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
memset.loop6:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop6:2 %p_read715 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read7

]]></Node>
<StgValue><ssdm name="p_read715"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop6:3 %p_read614 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read6

]]></Node>
<StgValue><ssdm name="p_read614"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop6:4 %p_read513 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read5

]]></Node>
<StgValue><ssdm name="p_read513"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop6:5 %size_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %size

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop6:6 %p_read311 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read311"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop6:7 %p_read210 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read210"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop6:8 %p_read19 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read19"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop6:9 %p_read_18 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_18"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
memset.loop6:10 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 0, void %memset.loop6, i3 %i_144, void %.split5

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %result = phi i1 1, void %memset.loop6, i1 %result_39, void %.split5

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %i_144 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_144"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln82 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln82 = br i1 %icmp_ln82, void %.split5, void %_ZN4intxeqILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="3">
<![CDATA[
.split5:0 %trunc_ln50 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split5:1 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %size_read, i64 %p_read513, i64 %p_read614, i64 %p_read715, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split5:2 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5:3 %icmp_ln83 = icmp_eq  i64 %tmp, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split5:4 %result_39 = and i1 %icmp_ln83, i1 %result

]]></Node>
<StgValue><ssdm name="result_39"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.split5:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxeqILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit:0 %br_ln50 = br i1 %result, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.preheader, void %_Z12check_memoryR14ExecutionStateRKN4intx4uintILj256EEEy.exit

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.preheader:0 %br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:0 %i_145 = phi i3 %i_146, void %.split3, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_145"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:1 %k = phi i1 %k_32, void %.split3, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:2 %i_146 = add i3 %i_145, i3 1

]]></Node>
<StgValue><ssdm name="i_146"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:3 %icmp_ln211 = icmp_eq  i3 %i_145, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:4 %empty_418 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:5 %br_ln211 = br i1 %icmp_ln211, void %.split3, void %_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="3">
<![CDATA[
.split3:0 %trunc_ln50_58 = trunc i3 %i_145

]]></Node>
<StgValue><ssdm name="trunc_ln50_58"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split3:1 %tmp_54 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 4294967295, i64 0, i64 0, i64 0, i2 %trunc_ln50_58

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split3:2 %tmp_55 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %size_read, i64 %p_read513, i64 %p_read614, i64 %p_read715, i2 %trunc_ln50_58

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split3:3 %sub_ln213 = sub i64 %tmp_54, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="sub_ln213"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split3:4 %k1 = icmp_ult  i64 %tmp_54, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="1">
<![CDATA[
.split3:5 %zext_ln215 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split3:6 %k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split3:7 %k_32 = or i1 %k1, i1 %k2

]]></Node>
<StgValue><ssdm name="k_32"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.split3:8 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit:0 %br_ln53 = br i1 %k, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i.preheader, void %_Z12check_memoryR14ExecutionStateRKN4intx4uintILj256EEEy.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i.preheader:0 %br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i:0 %i_147 = phi i3 %i_148, void %.split, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_147"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i:1 %k_31 = phi i1 %k_33, void %.split, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="k_31"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i:2 %i_148 = add i3 %i_147, i3 1

]]></Node>
<StgValue><ssdm name="i_148"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i:3 %icmp_ln211_6 = icmp_eq  i3 %i_147, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211_6"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i:4 %empty_419 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i:5 %br_ln211 = br i1 %icmp_ln211_6, void %.split, void %_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="3">
<![CDATA[
.split:0 %trunc_ln50_59 = trunc i3 %i_147

]]></Node>
<StgValue><ssdm name="trunc_ln50_59"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:1 %tmp_56 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 4294967295, i64 0, i64 0, i64 0, i2 %trunc_ln50_59

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:2 %tmp_57 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_18, i64 %p_read19, i64 %p_read210, i64 %p_read311, i2 %trunc_ln50_59

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:3 %sub_ln213_8 = sub i64 %tmp_56, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="sub_ln213_8"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:4 %k1_7 = icmp_ult  i64 %tmp_56, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="k1_7"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="1">
<![CDATA[
.split:5 %zext_ln215_7 = zext i1 %k_31

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:6 %k2_6 = icmp_ult  i64 %sub_ln213_8, i64 %zext_ln215_7

]]></Node>
<StgValue><ssdm name="k2_6"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:7 %k_33 = or i1 %k1_7, i1 %k2_6

]]></Node>
<StgValue><ssdm name="k_33"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.split:8 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit.i:0 %br_ln26 = br i1 %k_31, void, void %_Z12check_memoryR14ExecutionStateRKN4intx4uintILj256EEEy.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
<literal name="k_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %new_size = add i64 %p_read_18, i64 %size_read

]]></Node>
<StgValue><ssdm name="new_size"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
<literal name="k_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln31 = icmp_ugt  i64 %new_size, i64 16384

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
<literal name="k_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln31 = br i1 %icmp_ln31, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %add_ln21 = add i64 %new_size, i64 31

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:1 %tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21, i32 63

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %sub_ln21 = sub i64 18446744073709551585, i64 %new_size

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln21_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %sub_ln21, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln21_s"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="60" op_0_bw="59">
<![CDATA[
:4 %zext_ln21 = zext i59 %trunc_ln21_s

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
:5 %sub_ln21_9 = sub i60 0, i60 %zext_ln21

]]></Node>
<StgValue><ssdm name="sub_ln21_9"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %trunc_ln21_3 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln21, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln21_3"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="60" op_0_bw="59">
<![CDATA[
:7 %zext_ln21_9 = zext i59 %trunc_ln21_3

]]></Node>
<StgValue><ssdm name="zext_ln21_9"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_6" val="1"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
:8 %new_words = select i1 %tmp_432, i60 %sub_ln21_9, i60 %zext_ln21_9

]]></Node>
<StgValue><ssdm name="new_words"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="60">
<![CDATA[
:9 %sext_ln33 = sext i60 %new_words

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %mul_ln35 = mul i64 %sext_ln33, i64 %sext_ln33

]]></Node>
<StgValue><ssdm name="mul_ln35"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %state_addr = getelementptr i256 %state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="256" op_0_bw="14">
<![CDATA[
:13 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:18 %tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln35, i32 63

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %p_neg = sub i64 0, i64 %mul_ln35

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="55" op_0_bw="55" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20 %p_lshr_cast = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %p_neg, i32 9, i32 63

]]></Node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="56" op_0_bw="55">
<![CDATA[
:21 %p_lshr_cast_cast = zext i55 %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_lshr_cast_cast"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="55" op_0_bw="55" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22 %p_lshr_f_cast = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %mul_ln35, i32 9, i32 63

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="56" op_0_bw="55">
<![CDATA[
:23 %p_lshr_f_cast_cast = zext i55 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast_cast"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:24 %p_neg_f = sub i56 0, i56 %p_lshr_f_cast_cast

]]></Node>
<StgValue><ssdm name="p_neg_f"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
:25 %div5_i_neg = select i1 %tmp_433, i56 %p_lshr_cast_cast, i56 %p_neg_f

]]></Node>
<StgValue><ssdm name="div5_i_neg"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="57" op_0_bw="56">
<![CDATA[
:26 %sext_ln39 = sext i56 %div5_i_neg

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:28 %add_ln39_10 = add i57 %sext_ln39, i57 2048

]]></Node>
<StgValue><ssdm name="add_ln39_10"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
<literal name="k" val="0"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="62" op_0_bw="60">
<![CDATA[
:10 %sext_ln33_5 = sext i60 %new_words

]]></Node>
<StgValue><ssdm name="sext_ln33_5"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
<literal name="k" val="0"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="256" op_0_bw="14">
<![CDATA[
:13 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
<literal name="k" val="0"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="256">
<![CDATA[
:14 %trunc_ln39 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
<literal name="k" val="0"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="62" op_0_bw="62" op_1_bw="60" op_2_bw="2">
<![CDATA[
:15 %p_shl = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %new_words, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
<literal name="k" val="0"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:16 %empty_420 = sub i62 %sext_ln33_5, i62 %p_shl

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
<literal name="k" val="0"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="62">
<![CDATA[
:17 %p_cast = sext i62 %empty_420

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
<literal name="k" val="0"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27 %add_ln39_9 = add i64 %trunc_ln39, i64 %p_cast

]]></Node>
<StgValue><ssdm name="add_ln39_9"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
<literal name="k" val="0"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="57">
<![CDATA[
:29 %sext_ln39_5 = sext i57 %add_ln39_10

]]></Node>
<StgValue><ssdm name="sext_ln39_5"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
<literal name="k" val="0"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30 %add_ln39 = add i64 %sext_ln39_5, i64 %add_ln39_9

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
<literal name="k" val="0"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="256" op_0_bw="64">
<![CDATA[
:31 %zext_ln39 = zext i64 %add_ln39

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
<literal name="k" val="0"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:32 %store_ln39 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln39, i32 255

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
<literal name="k" val="0"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:33 %tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln39, i32 63

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
<literal name="k" val="0"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:34 %br_ln39 = br i1 %tmp_434, void %._crit_edge, void %_Z12check_memoryR14ExecutionStateRKN4intx4uintILj256EEEy.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
<literal name="k" val="0"/>
<literal name="k_31" val="0"/>
<literal name="tmp_434" val="0"/>
</and_exp><and_exp><literal name="result" val="0"/>
<literal name="k" val="0"/>
<literal name="k_31" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln45 = br void %_Z12check_memoryR14ExecutionStateRKN4intx4uintILj256EEEy.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
_Z12check_memoryR14ExecutionStateRKN4intx4uintILj256EEEy.exit:0 %retval_0 = phi i1 1, void %._crit_edge, i1 1, void %_ZN4intxeqILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit, i1 0, void %_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit, i1 0, void %_ZN4intxgtILj256EjvEEbRKNS_4uintIXT_EEERKT0_.exit.i, i1 0, void

]]></Node>
<StgValue><ssdm name="retval_0"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1">
<![CDATA[
_Z12check_memoryR14ExecutionStateRKN4intx4uintILj256EEEy.exit:1 %ret_ln57 = ret i1 %retval_0

]]></Node>
<StgValue><ssdm name="ret_ln57"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
