// Seed: 4001329852
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_4 = id_6;
  uwire id_7 = 1 < 1;
  tri0  id_8;
  always @(id_1 or negedge 1 == 1) begin
    $display(id_1, id_8, id_8, 1, 1'b0 == id_5, 1);
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3 = id_1;
  module_0(
      id_3, id_3, id_2, id_3, id_3
  );
endmodule
