[
  {
    "author": [
      {
        "family": "Pierret",
        "given": "R.F."
      },
      {
        "family": "Jaeger",
        "given": "R.C."
      },
      {
        "family": "Blalock",
        "given": "T.N."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Microelectronic Series on Solid State Devices",
      "and G. W. Circuit Design"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "E",
      "E"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Semiconductor Fundamentals, Modular 5"
    ],
    "type": "article-journal",
    "volume": [
      "2",
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Neudeck",
        "given": "The P.N.Junction Diode"
      },
      {
        "family": "Gordon",
        "given": "G.W."
      },
      {
        "family": "Sedra",
        "given": "A.S."
      },
      {
        "given": "G."
      }
    ],
    "container-title": [
      "SPICE for Solid State Devices",
      "Neudeck and Microelectronic Circuits"
    ],
    "date": [
      "1989",
      "1996"
    ],
    "editor": [
      {
        "family": "Pierret",
        "given": "R.F."
      }
    ],
    "issue": [
      "E",
      "E"
    ],
    "publisher": [
      "Oxford University",
      "Addison-Wesley",
      "Press"
    ],
    "title": [
      "Modular Series on 6",
      "W"
    ],
    "type": "article-journal",
    "volume": [
      "2",
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Muller",
        "given": "R.S."
      },
      {
        "family": "Kamins",
        "given": "T.I."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "1986"
    ],
    "note": [
      "IRE Symbols Committee et al., “IEEE Standard Integrated Circuits, 2/E, J."
    ],
    "publisher": [
      "Wiley and Sons"
    ],
    "title": [
      "Device Electronics for 7",
      "Letter Symbols for Semiconductor Devices"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Howe",
        "given": "R.T."
      },
      {
        "family": "Sodini",
        "given": "C.G."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Microelectronics: An Transactions on Electron Devices"
    ],
    "date": [
      "1997",
      "1964-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "392–397,"
    ],
    "publisher": [
      "Integrated Approach, Prentice Hall"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Sedra",
        "given": "A.S."
      },
      {
        "family": "Smith",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Microelectronic Circuits"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "E"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Neudeck",
        "given": "G.W."
      },
      {
        "family": "Sedra",
        "given": "A.S."
      },
      {
        "family": "Smith",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Microelectronic Modular Series on Solid State Devices",
      "Circuits"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "E",
      "E"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "The Bipolar Junction Transistor, 5"
    ],
    "type": "article-journal",
    "volume": [
      "2",
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Neudeck",
        "given": "G.W."
      },
      {
        "family": "F",
        "given": "R."
      },
      {
        "family": "Jaeger",
        "given": "R.C."
      },
      {
        "family": "Blalock",
        "given": "T.N."
      },
      {
        "family": "Wesley",
        "given": "Microelectronic"
      }
    ],
    "container-title": [
      "Circuit Design"
    ],
    "date": [
      "1989",
      "2007"
    ],
    "editor": [
      {
        "literal": "eds."
      }
    ],
    "issue": [
      "E"
    ],
    "pages": [
      "– 6"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Pierret"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Muller",
        "given": "R.S."
      },
      {
        "family": "Kamins",
        "given": "T.I."
      },
      {
        "family": "Gordon",
        "given": "G.W."
      },
      {
        "family": "Sedra",
        "given": "A.S."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "SPICE for Integrated Circuits",
      "Microelectronic Circuits"
    ],
    "date": [
      "1986"
    ],
    "issue": [
      "E",
      "E"
    ],
    "location": [
      "Oxford University"
    ],
    "publisher": [
      "Wiley and Sons"
    ],
    "title": [
      "Device Electronics for 7"
    ],
    "type": "article-journal",
    "volume": [
      "2",
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Howe",
        "given": "R.T."
      },
      {
        "family": "Sodini",
        "given": "C.G."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1996",
      "1997"
    ],
    "location": [
      "Microelectronics"
    ],
    "publisher": [
      "An Press",
      "Integrated Approach, Prentice Hall"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gray",
        "given": "P.R."
      },
      {
        "family": "Hurst",
        "given": "P.J."
      },
      {
        "family": "Lewis",
        "given": "S.H."
      },
      {
        "family": "Meyer",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Wiley and Sons"
    ],
    "title": [
      "Analysis and Design of Analog Integrated Circuits, 4/E"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pierret",
        "given": "R.F."
      },
      {
        "family": "Devices",
        "given": "Field Effect"
      },
      {
        "family": "Gray",
        "given": "P.R."
      },
      {
        "family": "Hurst",
        "given": "P.J."
      },
      {
        "family": "Lewis",
        "given": "S.H."
      },
      {
        "family": "Meyer",
        "given": "R.G."
      },
      {
        "family": "W",
        "given": "G."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Solid State Devices"
    ],
    "date": [
      "1989",
      "2001"
    ],
    "editor": [
      {
        "family": "Pierret",
        "given": "R.F."
      }
    ],
    "genre": [
      "4/E,"
    ],
    "issue": [
      "E"
    ],
    "publisher": [
      "Addison-Wesley",
      "Wiley and Sons"
    ],
    "title": [
      "Modular Series on 5",
      "Neudeck and Analysis and Design of Analog Integrated Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Muller",
        "given": "R.S."
      },
      {
        "family": "Kamins",
        "given": "T.I."
      },
      {
        "family": "Sedra",
        "given": "A.S."
      },
      {
        "family": "Smith",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Microelectronic Integrated Circuits",
      "Circuits"
    ],
    "date": [
      "1986",
      "2004"
    ],
    "issue": [
      "E",
      "E"
    ],
    "publisher": [
      "Wiley and Sons",
      "Oxford University Press"
    ],
    "title": [
      "Device Electronics for 6"
    ],
    "type": "article-journal",
    "volume": [
      "2",
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Howe",
        "given": "R.T."
      },
      {
        "family": "Sodini",
        "given": "C.G."
      },
      {
        "family": "Jaeger",
        "given": "R.C."
      },
      {
        "family": "Blalock",
        "given": "T.N."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Circuit Design"
    ],
    "date": [
      "1997",
      "2004"
    ],
    "issue": [
      "E"
    ],
    "publisher": [
      "Prentice Hall",
      "McGraw-Hill"
    ],
    "title": [
      "Microelectronics: An 7",
      "Microelectronic Integrated Approach"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Allen",
        "given": "P.E."
      },
      {
        "family": "Holberg",
        "given": "D.R."
      },
      {
        "family": "Gordon",
        "given": "G.W."
      },
      {
        "family": "Sedra",
        "given": "A.S."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "SPICE for Design",
      "Microelectronic Circuits"
    ],
    "date": [
      "2002",
      "1996"
    ],
    "issue": [
      "E",
      "E"
    ],
    "publisher": [
      "Oxford University Press",
      "Oxford University Press"
    ],
    "title": [
      "CMOS Analog Circuit 8"
    ],
    "type": "article-journal",
    "volume": [
      "2",
      "2"
    ]
  },
  {
    "author": [
      {
        "literal": "P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, 5. A. S. Sedra and K. C. Smith"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Microelectronic Analysis and Design of Analog Integrated Circuits, Circuits"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "E"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "given": "Wiley"
      },
      {
        "given": "Sons"
      }
    ],
    "citation-number": [
      "5/E,"
    ],
    "date": [
      "2009"
    ],
    "editor": [
      {
        "family": "Jaeger",
        "given": "R.C."
      },
      {
        "family": "Blalock",
        "given": "T.N."
      }
    ],
    "location": [
      "Microelectronic"
    ],
    "pages": [
      "6"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Muller",
        "given": "R.S."
      },
      {
        "family": "Kamins",
        "given": "T.I."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Device Electronics for Circuit Design"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "E"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Johns",
        "given": "D.A."
      },
      {
        "family": "Martin",
        "given": "K."
      }
    ],
    "date": [
      "1986"
    ],
    "note": [
      "Integrated Circuits, 2/E, J."
    ],
    "pages": [
      "7"
    ],
    "publisher": [
      "Wiley and Sons"
    ],
    "title": [
      "Analog Integrated"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Allen",
        "given": "P.E."
      },
      {
        "family": "Holberg",
        "given": "D.R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Wiley and Sons"
    ],
    "title": [
      "CMOS Analog Circuit Circuit Design"
    ],
    "type": "book"
  },
  {
    "date": [
      "2002"
    ],
    "genre": [
      "Design, 2/E,"
    ],
    "note": [
      "H. Camenzind, Designing Analog Chips,"
    ],
    "pages": [
      "8"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Howe",
        "given": "R.T."
      },
      {
        "family": "Sodini",
        "given": "C.G."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2005",
      "1997"
    ],
    "publisher": [
      "Integrated Approach, Prentice Hall"
    ],
    "title": [
      "Microelectronics: An www.designinganalogchips.com"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "REFERENCES 1. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer"
      },
      {
        "family": "Jaeger",
        "given": "R.C."
      },
      {
        "family": "Blalock",
        "given": "T.N."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Microelectronic Analysis and Design of Analog Integrated Circuits, Circuit Design"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "E"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "given": "Wiley"
      },
      {
        "given": "Sons"
      },
      {
        "family": "Franco",
        "given": "S."
      }
    ],
    "citation-number": [
      "5/E,"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "7"
    ],
    "title": [
      "Design with Operational Amplifiers and"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Allen",
        "given": "P.E."
      },
      {
        "family": "Holberg",
        "given": "D.R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2014"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "CMOS Analog Circuit Analog Integrated Circuits, 4/E"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Johns",
        "given": "D.A."
      },
      {
        "family": "Martin",
        "given": "K."
      }
    ],
    "date": [
      "2002",
      "1997",
      "1990"
    ],
    "editor": [
      {
        "family": "Toumazou",
        "given": "C."
      },
      {
        "family": "Lidgey",
        "given": "F.J."
      },
      {
        "family": "Haigh",
        "given": "D.G."
      }
    ],
    "genre": [
      "Design, 2/E,"
    ],
    "pages": [
      "8",
      "3"
    ],
    "publisher": [
      "Oxford University Press",
      "Wiley and Sons",
      "Peter Peregrinus Ltd"
    ],
    "title": [
      "Analog Integrated Analogue IC Design: The Current-Mode Approach, Circuit Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2005"
    ],
    "note": [
      "H. Camenzind, Designing Analog Chips, Circuits, McGraw-Hill, 2001."
    ],
    "title": [
      "Design of Analog CMOS Integrated 9"
    ],
    "type": null,
    "url": [
      "www.designinganalogchips.com,"
    ]
  },
  {
    "author": [
      {
        "family": "Sedra",
        "given": "A.S."
      },
      {
        "family": "Smith",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Microelectronic Circuits"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "E"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Muller",
        "given": "R.S."
      },
      {
        "family": "Kamins",
        "given": "T.I."
      },
      {
        "family": "Sedra",
        "given": "A.S."
      },
      {
        "family": "Smith",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Microelectronic Integrated Circuits",
      "Circuits"
    ],
    "date": [
      "1986",
      "2004"
    ],
    "issue": [
      "E",
      "E"
    ],
    "publisher": [
      "Wiley and Sons",
      "Oxford University Press"
    ],
    "title": [
      "Device Electronics for 5"
    ],
    "type": "article-journal",
    "volume": [
      "2",
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Gray",
        "given": "P.R."
      },
      {
        "family": "Hurst",
        "given": "P.J."
      },
      {
        "family": "Lewis",
        "given": "S.H."
      },
      {
        "family": "Meyer",
        "given": "R.G."
      },
      {
        "family": "Jaeger",
        "given": "R.C."
      },
      {
        "family": "Blalock",
        "given": "T.N."
      }
    ],
    "citation-number": [
      "2.",
      "6."
    ],
    "container-title": [
      "Microelectronic Analysis and Design of Analog Integrated Circuits, Circuit Design"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "E"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "given": "Wiley"
      },
      {
        "given": "Sons"
      },
      {
        "family": "Franco",
        "given": "S."
      }
    ],
    "citation-number": [
      "5/E,"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Oxford"
    ],
    "pages": [
      "7"
    ],
    "title": [
      "Electric Circuits Fundamentals"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Allen",
        "given": "P.E."
      },
      {
        "family": "Holberg",
        "given": "D.R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "CMOS Analog Circuit University Press"
    ],
    "type": "book"
  },
  {
    "date": [
      "2002"
    ],
    "editor": [
      {
        "family": "Hodges",
        "given": "D.A."
      },
      {
        "family": "Jackson",
        "given": "H.G."
      },
      {
        "family": "and",
        "given": "Analysis"
      }
    ],
    "genre": [
      "Design, 2/E,"
    ],
    "pages": [
      "8"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Howe",
        "given": "R.T."
      },
      {
        "family": "Sodini",
        "given": "C.G."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1997",
      "1988"
    ],
    "publisher": [
      "Prentice Hall",
      "McGraw-Hill"
    ],
    "title": [
      "Microelectronics: An Design of Digital Integrated Circuits, 2/E, Integrated Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gray",
        "given": "P.R."
      },
      {
        "family": "Hurst",
        "given": "P.J."
      },
      {
        "family": "Lewis",
        "given": "S.H."
      },
      {
        "family": "Meyer",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits, Analysis and Design of Analog Integrated Circuits"
    ],
    "date": [
      "1976-12"
    ],
    "pages": [
      "748–753,"
    ],
    "title": [
      "Compensation"
    ],
    "type": "article-journal",
    "volume": [
      "SC-11"
    ]
  },
  {
    "author": [
      {
        "family": "Wiley",
        "given": "John"
      },
      {
        "given": "Sons"
      },
      {
        "family": "Ahuja",
        "given": "B.K."
      }
    ],
    "citation-number": [
      "5/E,"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "9"
    ],
    "title": [
      "An Improved Frequency Compensation"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sedra",
        "given": "A.S."
      },
      {
        "family": "Smith",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Circuits",
      "J. Solid-State Circuits"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "E"
    ],
    "pages": [
      "629–633,"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "Microelectronic Technique for CMOS Operational Amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "6",
      "SC-18"
    ]
  },
  {
    "author": [
      {
        "family": "Jaeger",
        "given": "R.C."
      },
      {
        "family": "Blalock",
        "given": "T.N."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Microelectronic"
    ],
    "date": [
      "1983-12"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ribner",
        "given": "D.B."
      },
      {
        "family": "Copeland",
        "given": "M.A."
      }
    ],
    "container-title": [
      "Circuit Design"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "E"
    ],
    "pages": [
      "10"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Design"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Hurst",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE",
      "Education",
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1992-08",
      "December"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "253–261",
      "919–925,"
    ],
    "title": [
      "A Comparison of Two Approaches Techniques for Cascoded CMOS Op Amps with to Feedback Circuit Analysis",
      "and Common-Mode Input Range"
    ],
    "translator": [
      {
        "family": "Improved PSRR",
        "particle": "on"
      }
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Blackman",
        "given": "R.B."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1984"
    ],
    "title": [
      "Effect of Feedback on Impedance"
    ],
    "type": null
  },
  {
    "container-title": [
      "Tech. J"
    ],
    "date": [
      "1943-10"
    ],
    "editor": [
      {
        "literal": "D. Senderowicz, D. A. Hodges and P. R. Gray, “A"
      }
    ],
    "pages": [
      "269–277,",
      "11"
    ],
    "title": [
      "Bell Sys"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Middlebrook",
        "given": "R.D."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Feedback Systems,” Int. J. Electronics",
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1975",
      "1978-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "485–512,",
      "760–768,"
    ],
    "title": [
      "Measurement of Loop Gain in High-Performance NMOS Operational Amplifier"
    ],
    "type": "article-journal",
    "volume": [
      "38",
      "SC-13"
    ]
  },
  {
    "author": [
      {
        "family": "Franco",
        "given": "S."
      },
      {
        "family": "Camenzind",
        "given": "H."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Analog Integrated Circuits"
    ],
    "date": [
      "2014",
      "2005"
    ],
    "issue": [
      "E"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Design with Operational Amplifiers and 12",
      "Designing Analog Chips"
    ],
    "type": "article-journal",
    "url": [
      "www.designinganalogchips.com,"
    ],
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Tsividis",
        "given": "Y.P."
      },
      {
        "family": "Gray",
        "given": "P.R."
      }
    ],
    "citation-number": [
      "8."
    ],
    "title": [
      "An Integrated NMOS Operational Amplifier with Internal Frequency"
    ],
    "type": null
  },
  {
    "citation-number": [
      "806–808"
    ],
    "note": [
      "Bandwidth, 701–704 common-mode rejection ratio, 428–430 closed-loop (fB), 701–702 differential-mode gain, 424–427 effect of feedback on, 701–704 folded-cascode, 432 open-loop (fb), 701–702 input offset voltage, 430–432 Base bulk resistance (rb), 344 noise in, 806–808 Base-charging capacitance (Cb), 567–569 voltage transfer curves, 422–424 Base-collector capacitance (C␮), 566–567"
    ],
    "type": null
  },
  {
    "editor": [
      {
        "given": "recombination"
      }
    ],
    "note": [
      "541–552 current booster application, 127–128 two-stage CMOS op amps, 487–495 dependence of ␤F upon IC and T, 129–130 voltage comparators, 501–509 forward active, 119–122 AND gate, 14 forward current gain (␤F), 124–127 Anode, 3 pnp BJT operation, 128–129"
    ],
    "pages": [
      "123 273–281"
    ],
    "title": [
      "Active loads, 337, 421–431 Base-collector resistance (r␮), 342–343 Amount of feedback, 690 Base-current components, 123–127 Amplifier/switch, the transistor as, 150–157, diffusion (iBE",
      "123 bipolar, 150–157 thermal generation (ICB0), 124 MOS, 273–281 Base-emitter capacitance (C␲), 569 Amplitude modulation, 18 Base width, 119, 125, 133, 342–343 Analog ICs, 472–552 effective, 119 current-mode, 521–532 modulation, 133 current/voltage references, 510–521 revisited, 342–343 folded-cascode CMOS op amps, 495–500 Basic BJT operation, 117–130 fully-differential op amps, 532–541 base-current components, 123–127 ␮A741 op amp, 473–487 collector current, 120–122 switched-capacitor circuits"
    ],
    "type": null
  },
  {
    "note": [
      "CE-ED), 183–186, 619–623 534–535, 540–541, 629–637, dc analysis procedure, 180 781–794, 804–806 PSpice simulation, 188 CFA-derived, 525–526 quick estimates, 183 current-feedback, 524–525 rule of thumb, 185–186 frequency compensation, 781–794 unloaded voltage gain (aoc), 180, 185–186 frequency response, 629–633 Bipolar amplifier/switch, 150–157 fully-differential, 534–535, 540–541 amplifier, 153–156 noise, 804–806 amplifier waveforms, 155–156 operational transconductance, 526–529 switch/inverter, 156–157 transient response, 633–637 VTC, 153–155 Bipolar output stages, 432–440 Bipolar buffers, 189–201 class AB push-pull, 434–437 CB as a voltage amplifier, 197 class B push-pull, 433–434 common-base (CB), 195–197 overload protection, 438–440 common-collector (CC), 189–195 Bipolar switch, 156–157 PSpice simulation, 199–201 Bipolar voltage comparators (LM339), Bipolar current mirrors, 176–177, 339–340, 502–505, 664–665 409–411, 413–415 comparison w. op amps, 502 basic, 176–177, 339–340, 409–410 gain, 502–504 w. beta helper, 410–411 PSpice simulation, 504–505 cascode, 413–415 transient response, 664–665 peaking, 419–421 VTC, 505 Index 829"
    ],
    "title": [
      "Basic diode applications, 10–20 Widlar, 419–420 clamped capacitor, 18–19 Wilson, 416–419 dc restorer, 18–19 Bipolar differential pairs, see Emitterlogic gates, 13–14 coupled pairs peak detectors, 17–18 Bipolar junction transistor (BJT), piece-wise linear function generators, 112–203, 343–357, 566–574, 16–17 800 rectifiers, 10–13 amplifier/switch, 150–157 voltage clamps, 14–15 basic operation, 117–130 voltage multipliers, 19–20 biasing, 169–177 Beta helper, 410–411 circuit symbols, 116–117 Biasing of BJTs, 169–177 current buffer, 195–197 1/3–1/3–1/3 rule, 172 fabrication, 112–113 via feedback bias, 174–175 high-frequency operation, 566–574 via IB, 170–171 inverter, 156–157 via IE, 171–173 i-v characteristics, 130–136 via VBE, 176 large-signal operation, 137–141 Biasing of MOSFETs, 264–273, 295–297 models, 137–150, 161–162, 343–344, dual-supply, 264–269 569–570, 800 via feedback bias, 295–297 noise characteristics, 800–801 single-supply, 269–273 operating regions, 137–150 Bilateral amplifier, 743 physical structure, 112–117 Bilateral feedback network, 743 PSpice models, 201–203 Bipolar amplifiers, 178–188, 619–623 revisited, 343–357 ac analysis procedure, 180 small-signal operation, 157–168 capacitance selection, 187 voltage amplifiers, 177–188 common-emitter (CE), 178–183 voltage buffers, 189–195 common-emitter w. emitter degeneration Bipolar op amps, 473–487, 524–526"
    ],
    "type": null
  },
  {
    "note": [
      "BJT as an amplifier, 153–156 storage time (tS), 649–650 VTC, 155 waveforms, 647, 652 waveforms, 155 Black, Harold,",
      "idealized active parameter (␥), 236–237, 359 load, 349–352 Body transconductance (gmb), 359–361 parameter tables,",
      "avalanche breakdown, 52–53 BJT models, 137–150, 161–162, 197–199, in BJTs, 136 343–344, 569–570, 800 temperature dependence, 52–53 high-frequency, 571–574 Zener breakdown, 51–52 large-signal, 137–141 Brickwall equivalent for 1yf noise, 803 noise, 800–801 Brokaw Cell, 518–519 small-signal, 161–162, 197–199, Brokaw, P., 519 343–344 Buffers, 189–195, 300–306 BJT noise model, 800–801 current, 195–197, 304–306 BJT small-signal models, 161–162, voltage, 189–195, 300–303 197–199, 343–344 Building blocks for analog ICs, 334–446 w. bulk resistances, 344 bipolar output stages, 432–440 T model, 197–199 BJTs revisited, 342–357 BJT structures, 112–117 CMOS output stages, 440–445 BJT switch, 156 common-mode rejection ratio in BJT switching transients, 644–652 differential pairs, 396–404 active region, 646–648 current mirrors, 409–421 charge-control equations, 645–650 Darlington, cascode, and cascade cutoff region, 646 configurations, 371–386 mean lifetime (␶BF), 645 design considerations, 334–342 mean transit time (␶F), 645 differential pairs, 386–396 PSpice simulation, 645–652 differential pairs w. active loads, 421–432 recovery region, 650 editing SPICE lists, 445–446 saturation region, 648–650 input offset voltage/current in differential Schottky-clamped, 650–652 pairs, 404–409"
    ],
    "pages": [
      "355–356",
      "139–141"
    ],
    "title": [
      "686 BJT characteristics and models revisited, Blackman’s impedance formula, 755–758 342–357 for the feedback bias BJT, 756–757 base-width modulation, 342–344 for the Wilson current mirror, 757–758 base-collector resistance (r␮ ), 342–343 Bode plots, 667–671 bulk resistances, 344 of differentiators, 666–667 CB configuration w. idealized active of impedances, 670–671 load, 354–357 of integrators, 666–667 CC configuration w. idealized active quick drawing, 669–670 load, 352–354 Body effect, 235–237 CE configuration w",
      "␹ parameter, 360 small-signal resistances seen looking into Bottom capacitance, 653–656 the terminals, 345–349 Bottom junction area (Ad, As), 653–657 BJT high-frequency model, 571–574 Breakdown noise,799 BJT inverter, 157 Breakdown-region operation, 76–84, BJT i-v characteristics, 132–137 line/load regulation, 78–79 for different IB drives, 134–136 using op amps, 79–80, 83–84 for different VBE drives, 132 Zener diode as a voltage clamp, 81–84 BJT large-signal models, 137–141 Zener diode as a voltage in cutoff, 137 reference, 77–80 in the forward-active region"
    ],
    "type": null,
    "volume": [
      "349, 352",
      "138, 141 Breakdown voltage (BV), 51–53, 136 in saturation"
    ]
  },
  {
    "note": [
      "Channel-length modulation, 242–243, PSpice simulation, 509 357–359 transfer characteristics, 509 parameter (␭), 242–243, 357–359 Collector saturation current (Is), 120–122, process (␭9), 358 128–129 Channel-stop implant, 653 thermal dependence, 121 Charge-control equations, 639–643, Common-base current gain (␣F), 139 645–650 Common-base (CB) configuration, 195–197, in BJTs, 645–650 354–357 in diodes, 639–643 w. idealized active load, 354–357"
    ],
    "type": null
  },
  {
    "note": [
      "differential-input transconductors, 526–529 output voltage swing (OVS), 336 transconductors, 522–524 tracking, 335 variable-transconductance multipliers, what to expect, 341–342 529–532 Device transconductance Current references, 510–517 parameter (k), 240 imbalance-based, 513–514 temperature dependence, 258 power-supply-based, 510–511 Diamond transistor, 523 startup circuits, 516–517 Dielectric isolation, 116 supply dependence, 514–515 Differential-input transconductors, VBE- and VGS-based, 511–513 526–529"
    ],
    "type": null
  },
  {
    "container-title": [
      "Current sources/sinks"
    ],
    "note": [
      "distortion, 528–529 BJT as, 168 predistortion techniques, 528–529 cascode, 382–384 transconductance gain, 527 Index 833"
    ],
    "pages": [
      "382–384"
    ],
    "type": "article-journal",
    "volume": [
      "168"
    ]
  },
  {
    "note": [
      "Differential-mode gain (adm), 396–397, Diodes, 1–92 424–427 ac analysis, 67–76 Differential-mode input (vid), 396 basic applications, 10–21 Differential-mode output (vod), 535 breakdown-region operation, 76–84 Differential pair noise, 806–809 dc analysis, 58–67 bipolar, 808–809 dc power supplies, 84–90 CMOS, 806–808 forward-bias characteristics, 53–58 Differential pairs, 340–341, 386–409, ideal, 3–10"
    ],
    "type": null
  },
  {
    "note": [
      "w. expanded input voltage range,",
      "644–652 Norton equivalent, 495 cascode amplifiers, 623–629 output voltage swing, 499–500 CE/CS amplifiers, 581–591 PSpice simulation, 792–794 CMOS gates, 652–663 voltage gain, 499 differential pairs, 592–598"
    ],
    "title": [
      "539–541 RHP zero elimination, 786–787 frequency compensation, 632–633, RHP zero relocation, 787–790 791–794 Frequency and time responses, 566–665 fully-differential, 536–538 bipolar voltage/current buffers, gain-bandwidth product, 792 599–606 input voltage range, 499–500 BJT switching transients"
    ],
    "type": null
  },
  {
    "note": [
      "current, 604–606 dependence on IC, 129–130 PSpice simulation, 603 dependence on T, 129–130 voltage, 599–604 expression for, 125, 129 Frequency response of cascode amplifiers, Forward signal (sf), 758–759 623–629 Forward signal transmission, 742 bipolar, 623–626 Four-quadrant multiplier, 529 MOS, 626–629 Frequency compensation, 772–794 PSpice simulation, 626, 629 comparing Miller and shunt, 779–780 Frequency response of CE/CS amplifiers, Miller, 775–779 581–592, 613–616 of monolithic op amps, 780–794 BJT equivalent, 581 shunt capacitance, 773–775 general CE/CS amplifier model, 582 Frequency compensation of folded-cascode Miller approximation, 584–588 op amps, 791–794 Miller effect, 582–583 comparison w. two-stage op amps, 794 more accurate analysis, 588–591"
    ],
    "pages": [
      "124–127, 599–606 129"
    ],
    "title": [
      "Folded cascode configuration, 381–382, 432 diode switching transients, 639–644 Folded-cascode op amps, 495–500, 535–538 high-frequency BJT model, 566–574 bipolar, 535–536 high-frequency MOSFET models, CMOS, 495–500, 536–538 574–580 fully-differential, 535–538 MOS voltage/current buffers, 606–612 w. expanded input voltage range, 539–541 op amps, 629–639 Forward-active mode for BJTs, 119–120, open circuit time constant (OCTC), 128–129 612–622 Forward-active region, 114, 138 voltage comparators, 664–665 BJT models in, 138–139, 141 Frequency response of bipolar buffers, Forward current gain"
    ],
    "type": null,
    "volume": [
      "␤F), 115"
    ]
  },
  {
    "note": [
      "gain-bandwidth product (GBP), 630 base-charging capacitance (Cb), ␮A741 op amp, 630–632 567–569 transition frequency (ft), 629 high-frequency response specification, two-stage CMOS, 632 571–574 Full-wave rectifiers, 11–13, 89–90 junction capacitances (Cje, Cjc, Cs), using op amps, 24–25 566–567 Fully differential op amps, 532–541 mean transit time (␶F), 568 bipolar, 535–536, 540–541 model, 569–570 CMOS, 536–538 High-frequency BJT specification, common-mode feedback network 571–574 (CMFN), 536 current gain, 571–572 concepts, 534–535 fT as a function of IC, 573–574 expanding the input voltage range, gain-bandwidth product, 572 539–541 transition frequency (fT), 571–572"
    ],
    "pages": [
      "632–633 566–574"
    ],
    "title": [
      "Frequency response of op amps, 629–633 Half-wave rectifiers, 10–11, 84–88 dominant pole, 629–633 High-frequency BJT characteristics, folded-cascode CMOS"
    ],
    "type": null
  },
  {
    "note": [
      "Logic gates (cont.) Mean recombination time (␶n, ␶p, ␶F), 45, 639 MOS inverter, 279–281 Mean transit time (␶T, ␶F), 568, 639 noise margins, 280–281, 310–311 Metallurgical junction, 36 transient response, 652–663 Middlebrook, R. D., 758 Logic inverter, 156–157, 279–281, 308–309 Miller approximation, 584–588 bipolar,156–157 Miller compensation, 775–779 CMOS, 308–309 comparison w. shunt, 779–780, MOS, 279–281 of op amps, 780–794 Long-base diode, 48 Miller effect, 582–583 Loop gain, 689, 742–755 Minority charge carriers, 29 comparing T and L, 742–744 Mismatches, effect of, 401–409, 430–431 frequency plot, 764 on the CMRR, 401–405 graphical visualization of T, 764–765 on the input offset current, 406 PSpice plot, 772 on the input offset voltage, 404–409, 430–431 return-ratio (T), 742–755 Mobility (␮), 30–31 two-port (L), 689 calculation, 32–34 Low-frequency gain (a0), 584–586, 589, temperature dependence, 32 600, 608 Monolithic amplifiers, 340–341 Low-level injection, 43 Monolithic circuits, 334–342 design considerations in, 334–342 Monolithic op amps, 473–500, 524–526, M 534–541, 629–637, 804–806 ␮A741 op amp, 473–487 bipolar, 473–487 block diagram, 476 CFA-derived, 525–526 dc biasing, 476–477 CMOS, 487–500 frequency compensation, 781 current-feedback, 524–525 frequency response, 630–632 frequency response, 629–633"
    ],
    "type": null
  },
  {
    "note": [
      "MOSFET amplifiers, 291–300 operating regions, 237–245 ac analysis procedure, 292–293 physical structure, 224–226 capacitance selection in, 299–300 in resistive circuits, 259–273 common-source (CS), 291–297 revisited, 357–363 common-source w. source degeneration small-signal operation, 282–290 (CS-SD), 297–299 SPICE models, 314–316 dc analysis procedure, 292 threshold voltage (Vt), 226–237 quick estimates for, 297, 299 voltage amplifiers, 290–300 unloaded voltage gain (aoc), 293, 297,",
      "idealized active load, 364–367 generalized ac circuit, 361–364 N ␭ in dc calculations, 357–359 NAND gates, 311–312 parameter tables, 355, 356, 364, 368, 370 Native threshold, 233 small-signal resistances into the Negative feedback, 685–762 MOSFET terminals, 363–364 basics, 688–695 MOSFET high-frequency models, 575–580 Blackman’s impedance formula, 755–759 MOSFET inverter, 279–281, effect on bandwidth, 701–704 noise margins, 280–281 effect on distortion, 695–698 MOSFET large-signal models, 255, 265, 268 effect on noise, 698–701 MOSFET models, 255, 265, 268, 284–285, injection methods, 758–762 360, 575–580, 800–801 practical configurations and loading, high-frequency, 575–580 714–739 large-signal, 255, 265, 268 return ratio analysis, 741–755 noise, 800–801 topologies, 704–714 small-signal, 284–285, 360 Negative feedback action in transistor MOSFET noise model, 800–801 circuits, 174, 185, 192, 266, 287, 302, MOSFET small-signal models, 284–285, 360 417"
    ],
    "title": [
      "299 voltage buffer, 300–304 MOSFET characteristics and models MOS switch/inverter, 273–281 revisited, 357–371 logic inverter, 279–281 body transconductance (gmb), 359–361 logic inverter noise margins, 280–281 CD configuration w. idealized active load, switch, 279 367–369 Multipliers, 19–21, 529–532 CG configuration w. idealized active load, diode voltage multipliers, 19–21 369–371 variable transconductance, 529–532 CS configuration w"
    ],
    "type": null
  },
  {
    "container-title": [
      "OR gate"
    ],
    "note": [
      "Operating regions of the MOSFET, 237–249 Peaking, 767–771 diode mode, 247–249 as a function of (␾m), 771 finding the operating region, 244–245 Peaking current source, 419–421 pinchoff point, 241–242 Peak inverse voltage (PIV), 88–90 saturation, 242–244 Periodic table, 26 triode, 237–241 Permittivity, 36, 227 Operational amplifiers, 21–25, 66–67, of silicon (␧si), 36 75–76, 79–80, 473–500, 524–526, of silicon oxide (␧ox), 227 534–541, 629–637, 712–714, Phase error (␧␾), 547 804–806 Phase margin (␾m),",
      "distortion in, 528–529 Shottky-barrier, 643–644 predistortion techniques in, 528–529 Physical structure of MOSFETs, 224–226 transconductance gain, 527 complementary MOS (CMOS), 225–226 Output stages, 432–445 nMOSFET, 224–225 bipolar, 432–440 Piecewise linear diode characteristic, 61–63 CMOS, 440–445 circuit analysis, 63–67 Output voltage swing (OVS), 336, 486 Piecewise-linear function generators, 16–17 of the folded-cascode CMOS op amp, 499 Pinchoff point, 241 of the ␮A741 op amp, 486 Pink noise, 799 of the two-stage CMOS op amp, 490 Planar process, 112–116 Overdrive base charge (QS), 647–650 ␲ model for the BJT, 161 Overdrive base current (IBS), 648–650 pMOSFET, 251–255 Overdrive voltage (VOV), 237, 664–665 pn diode equation, 43–50 in MOSFETs, 237 pn junction, 34–53 in voltage comparators, 664–665 in equilibrium, 34–39 Overlap capacitance (Cov), 576 in forward bias, 53–58 Overload protection, 438–440 in reverse bias, 50–53 842 Index"
    ],
    "pages": [
      "526–529 – , 32–34"
    ],
    "title": [
      "764–766 basic circuits, 22–24 plotting using PSpice, 772 in diode circuits, 24–25, 66–67, 75–76, Phase-slope correspondence, 767 79–80 Phototransistor, 124 feedback topologies using, 712–714, Physical structure of BJTs, 112–117, frequency response, 629–633 650–652 ideal, 21–22 lateral pnp, 115–116 monolithic, 473–500, 524–526, 534–541 npn, 112–113 noise in, 804–806 Shottky-clamped, 650–652 transient response, 633–637 substrate pnp, 115–116 Operational transconductance amplifiers, vertical pnp, 115–116 see OTAs well, 520–521 Optocouplers, 124 Physical structure of diodes, 32–34"
    ],
    "type": "article-journal",
    "volume": [
      "13 643–644 OTAs"
    ]
  },
  {
    "note": [
      "Small-signal BJT parameters (cont.) CMRR in, 400–404, 596 emitter resistance (re), 164 folded-cascoded, 432 tabulation, 162 frequency response, 592–598 transconductance (gm), 159 input offset voltage, 406–408, 430–431 Small-signal BJT resistances, 159–166, intuitive analysis, 395–396"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "B.J.T."
      }
    ],
    "container-title": [
      "771 MOSFET, 282–285 transient response as a function of ␤, Solid-state diffusion"
    ],
    "pages": [
      "32–33,112–113 767–770"
    ],
    "title": [
      "157–162 responses for ␾m 5 608, 770–771 diode, 69–73 ringing as a function of (␾m"
    ],
    "type": "chapter"
  },
  {
    "note": [
      "Sooch current mirror, 415–416 Startup circuits, 516–517 Sooch, N. S., 416 Storage time (tS), 642 Source-body capacitance (Csb), 576 in BJTs, 648–650 Source-coupled (SC) pairs, 340–341, in diodes, 642 390–396, 400–401, 406–408, Stray capacitances, 550–551, 566–569,"
    ],
    "pages": [
      "592–598, 806–808 574–577"
    ],
    "type": null,
    "volume": [
      "421–432"
    ]
  },
  {
    "note": [
      "overdrive (VOV), 664–665 486, 488–489, 499 propagation delay (tP), 664–665 in active-loaded differential pairs, PSpice simulation, 664–665 426–427 Transit time (␶T, ␶F), 568, 639 in bipolar cascode, 377 Transition frequency (fT), 571–572, in CB amplifiers, 354–355"
    ],
    "pages": [
      "426–427,"
    ],
    "title": [
      "Transient response in op amps, 633–639 U current-feedback, 638–639 Unilateral amplifier, 743 PSpice simulation, 636–638 Unilateral feedback network, 743 slew-rate (SR) limiting, 635–637 Unilateral voltage amplifiers, 177–178, small-signal, 633–636 290–291 voltage-feedback, 633–638 Unloaded gain (aoc), 178–186, 191, Transient response of voltage comparators"
    ],
    "type": null,
    "volume": [
      "291–299, 301, 313, 350–355, 664–665 365–371, 377–380"
    ]
  }
]
