$date
2024-05-14T12:26+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module AND_EQU $end
 $var wire 2 ! io_out $end
 $var wire 2 " io_b $end
 $var wire 1 # clock $end
 $var wire 1 $ io_equ $end
 $var wire 2 % io_a $end
 $var wire 1 & reset $end
$upscope $end
$enddefinitions $end
$dumpvars
0&
0#
b00 !
b00 %
0$
b00 "
$end
#0
1&
1$
#1
1#
#6
b01 "
0&
0#
0$
#11
1#
#16
b10 !
b11 %
b10 "
0#
#21
1#
#26
b00 %
b00 "
0#
