<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<azone>
    <rzone name="R7KA8P1KFLCAC.rzone"/>
    <partition>
        <peripheral name="PORT0.CPU0" group="PORT">
            <slot name="P000.CPU0" secure="true"/>
            <slot name="P001.CPU0" secure="true"/>
            <slot name="P002.CPU0" secure="true"/>
            <slot name="P003.CPU0" secure="true"/>
            <slot name="P006.CPU0" secure="true"/>
            <slot name="P008.CPU0" secure="true"/>
            <slot name="P009.CPU0" secure="true"/>
            <slot name="P012.CPU0" secure="true"/>
            <slot name="P013.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT1.CPU0" group="PORT">
            <slot name="P100.CPU0" secure="true"/>
            <slot name="P101.CPU0" secure="true"/>
            <slot name="P102.CPU0" secure="true"/>
            <slot name="P103.CPU0" secure="true"/>
            <slot name="P104.CPU0" secure="true"/>
            <slot name="P106.CPU0" secure="true"/>
            <slot name="P108.CPU0" secure="true"/>
            <slot name="P109.CPU0" secure="true"/>
            <slot name="P110.CPU0" secure="true"/>
            <slot name="P111.CPU0" secure="true"/>
            <slot name="P112.CPU0" secure="true"/>
            <slot name="P113.CPU0" secure="true"/>
            <slot name="P115.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT2.CPU0" group="PORT">
            <slot name="P200.CPU0" secure="true"/>
            <slot name="P206.CPU0" secure="true"/>
            <slot name="P207.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT3.CPU0" group="PORT">
            <slot name="P300.CPU0" secure="true"/>
            <slot name="P302.CPU0" secure="true"/>
            <slot name="P304.CPU0" secure="true"/>
            <slot name="P305.CPU0" secure="true"/>
            <slot name="P306.CPU0" secure="true"/>
            <slot name="P307.CPU0" secure="true"/>
            <slot name="P309.CPU0" secure="true"/>
            <slot name="P310.CPU0" secure="true"/>
            <slot name="P311.CPU0" secure="true"/>
            <slot name="P312.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT4.CPU0" group="PORT">
            <slot name="P400.CPU0" secure="true"/>
            <slot name="P401.CPU0" secure="true"/>
            <slot name="P402.CPU0" secure="true"/>
            <slot name="P403.CPU0" secure="true"/>
            <slot name="P409.CPU0" secure="true"/>
            <slot name="P410.CPU0" secure="true"/>
            <slot name="P414.CPU0" secure="true"/>
            <slot name="P415.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT5.CPU0" group="PORT">
            <slot name="P500.CPU0" secure="true"/>
            <slot name="P501.CPU0" secure="true"/>
            <slot name="P513.CPU0" secure="true"/>
            <slot name="P514.CPU0" secure="true"/>
            <slot name="P515.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT6.CPU0" group="PORT">
            <slot name="P600.CPU0" secure="true"/>
            <slot name="P602.CPU0" secure="true"/>
            <slot name="P603.CPU0" secure="true"/>
            <slot name="P604.CPU0" secure="true"/>
            <slot name="P605.CPU0" secure="true"/>
            <slot name="P606.CPU0" secure="true"/>
            <slot name="P607.CPU0" secure="true"/>
            <slot name="P609.CPU0" secure="true"/>
            <slot name="P610.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT7.CPU0" group="PORT">
            <slot name="P708.CPU0" secure="true"/>
            <slot name="P709.CPU0" secure="true"/>
            <slot name="P712.CPU0" secure="true"/>
            <slot name="P713.CPU0" secure="true"/>
            <slot name="P714.CPU0" secure="true"/>
            <slot name="P715.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT8.CPU0" group="PORT">
            <slot name="P800.CPU0" secure="true"/>
            <slot name="P801.CPU0" secure="true"/>
            <slot name="P802.CPU0" secure="true"/>
            <slot name="P803.CPU0" secure="true"/>
            <slot name="P804.CPU0" secure="true"/>
            <slot name="P805.CPU0" secure="true"/>
            <slot name="P806.CPU0" secure="true"/>
            <slot name="P808.CPU0" secure="true"/>
            <slot name="P810.CPU0" secure="true"/>
            <slot name="P811.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT9.CPU0" group="PORT">
            <slot name="P902.CPU0" secure="true"/>
            <slot name="P903.CPU0" secure="true"/>
            <slot name="P904.CPU0" secure="true"/>
            <slot name="P905.CPU0" secure="true"/>
            <slot name="P906.CPU0" secure="true"/>
            <slot name="P907.CPU0" secure="true"/>
            <slot name="P908.CPU0" secure="true"/>
            <slot name="P909.CPU0" secure="true"/>
            <slot name="P910.CPU0" secure="true"/>
            <slot name="P911.CPU0" secure="true"/>
            <slot name="P912.CPU0" secure="true"/>
            <slot name="P913.CPU0" secure="true"/>
            <slot name="P914.CPU0" secure="true"/>
            <slot name="P915.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORTA.CPU0" group="PORT">
            <slot name="PA07.CPU0" secure="true"/>
            <slot name="PA08.CPU0" secure="true"/>
            <slot name="PA09.CPU0" secure="true"/>
            <slot name="PA12.CPU0" secure="true"/>
            <slot name="PA14.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORTB.CPU0" group="PORT">
            <slot name="PB03.CPU0" secure="true"/>
            <slot name="PB04.CPU0" secure="true"/>
            <slot name="PB05.CPU0" secure="true"/>
            <slot name="PB06.CPU0" secure="true"/>
            <slot name="PB07.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORTC.CPU0" group="PORT">
            <slot name="PC00.CPU0" secure="true"/>
            <slot name="PC01.CPU0" secure="true"/>
            <slot name="PC02.CPU0" secure="true"/>
            <slot name="PC03.CPU0" secure="true"/>
            <slot name="PC04.CPU0" secure="true"/>
            <slot name="PC06.CPU0" secure="true"/>
            <slot name="PC07.CPU0" secure="true"/>
            <slot name="PC08.CPU0" secure="true"/>
            <slot name="PC09.CPU0" secure="true"/>
            <slot name="PC15.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORTD.CPU0" group="PORT">
            <slot name="PD00.CPU0" secure="true"/>
            <slot name="PD01.CPU0" secure="true"/>
            <slot name="PD02.CPU0" secure="true"/>
            <slot name="PD03.CPU0" secure="true"/>
            <slot name="PD04.CPU0" secure="true"/>
            <slot name="PD05.CPU0" secure="true"/>
            <slot name="PD07.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="DMA_DMAC0.CPU0" group="DMA_DMAC" security="s"/>
        <peripheral name="GPT3.CPU0" group="GPT" security="s"/>
        <peripheral name="SDHI1.CPU0" group="SDHI" security="s"/>
        <peripheral name="DMA_DMAC1.CPU0" group="DMA_DMAC" security="s"/>
        <peripheral name="SDHI0.CPU0" group="SDHI" security="s"/>
        <peripheral name="DMA_DMAC2.CPU0" group="DMA_DMAC" security="s"/>
        <peripheral name="DMA_DMAC3.CPU0" group="DMA_DMAC" security="s"/>
        <peripheral name="IIC0.CPU0" group="IIC" security="s"/>
        <peripheral name="GPT7.CPU0" group="GPT" security="s"/>
        <peripheral name="GLCDC.CPU0" security="s"/>
        <peripheral name="GPT0.CPU0" group="GPT" security="s"/>
        <peripheral name="GPT1.CPU0" group="GPT" security="s"/>
        <peripheral name="GPT2.CPU0" group="GPT" security="s"/>
        <peripheral name="GPT10.CPU0" group="GPT" security="s"/>
        <peripheral name="GPT12.CPU0" group="GPT" security="s"/>
        <peripheral name="IIC2.CPU0" group="IIC" security="s"/>
        <peripheral name="CANFD0.CPU0" group="CANFD" security="s"/>
        <peripheral name="CANFD1.CPU0" group="CANFD" security="s"/>
        <peripheral name="RTC.CPU0" security="s"/>
        <peripheral name="ICU_EXT_IRQ.CPU0">
            <slot name="ICU_EXT_IRQ20.CPU0" secure="true"/>
            <slot name="ICU_EXT_IRQ13.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="ICU.CPU0">
            <slot name="IRQ0.CPU0" secure="true"/>
            <slot name="IRQ1.CPU0" secure="true"/>
            <slot name="IRQ2.CPU0" secure="true"/>
            <slot name="IRQ3.CPU0" secure="true"/>
            <slot name="IRQ4.CPU0" secure="true"/>
            <slot name="IRQ5.CPU0" secure="true"/>
            <slot name="IRQ6.CPU0" secure="true"/>
            <slot name="IRQ7.CPU0" secure="true"/>
            <slot name="IRQ8.CPU0" secure="true"/>
            <slot name="IRQ9.CPU0" secure="true"/>
            <slot name="IRQ10.CPU0" secure="true"/>
            <slot name="IRQ11.CPU0" secure="true"/>
            <slot name="IRQ12.CPU0" secure="true"/>
            <slot name="IRQ13.CPU0" secure="true"/>
            <slot name="IRQ14.CPU0" secure="true"/>
            <slot name="IRQ15.CPU0" secure="true"/>
            <slot name="IRQ16.CPU0" secure="true"/>
            <slot name="IRQ17.CPU0" secure="true"/>
            <slot name="IRQ18.CPU0" secure="true"/>
            <slot name="IRQ19.CPU0" secure="true"/>
            <slot name="IRQ20.CPU0" secure="true"/>
            <slot name="IRQ21.CPU0" secure="true"/>
            <slot name="IRQ22.CPU0" secure="true"/>
            <slot name="IRQ23.CPU0" secure="true"/>
            <slot name="IRQ24.CPU0" secure="true"/>
            <slot name="IRQ25.CPU0" secure="true"/>
            <slot name="IRQ26.CPU0" secure="true"/>
            <slot name="IRQ27.CPU0" secure="true"/>
            <slot name="IRQ28.CPU0" secure="true"/>
            <slot name="IRQ29.CPU0" secure="true"/>
            <slot name="IRQ30.CPU0" secure="true"/>
            <slot name="IRQ31.CPU0" secure="true"/>
            <slot name="IRQ32.CPU0" secure="true"/>
            <slot name="IRQ33.CPU0" secure="true"/>
            <slot name="IRQ34.CPU0" secure="true"/>
            <slot name="IRQ35.CPU0" secure="true"/>
            <slot name="IRQ36.CPU0" secure="true"/>
            <slot name="IRQ37.CPU0" secure="true"/>
            <slot name="IRQ38.CPU0" secure="true"/>
            <slot name="IRQ39.CPU0" secure="true"/>
            <slot name="IRQ40.CPU0" secure="true"/>
            <slot name="IRQ41.CPU0" secure="true"/>
            <slot name="IRQ42.CPU0" secure="true"/>
            <slot name="IRQ43.CPU0" secure="true"/>
            <slot name="IRQ44.CPU0" secure="true"/>
            <slot name="IRQ45.CPU0" secure="true"/>
            <slot name="IRQ46.CPU0" secure="true"/>
            <slot name="IRQ47.CPU0" secure="true"/>
            <slot name="IRQ48.CPU0" secure="true"/>
            <slot name="IRQ49.CPU0" secure="true"/>
            <slot name="IRQ50.CPU0" secure="true"/>
            <slot name="IRQ51.CPU0" secure="true"/>
            <slot name="IRQ52.CPU0" secure="true"/>
            <slot name="IRQ53.CPU0" secure="true"/>
            <slot name="IRQ54.CPU0" secure="true"/>
            <slot name="IRQ55.CPU0" secure="true"/>
            <slot name="IRQ56.CPU0" secure="true"/>
            <slot name="IRQ57.CPU0" secure="true"/>
            <slot name="IRQ58.CPU0" secure="true"/>
            <slot name="IRQ59.CPU0" secure="true"/>
            <slot name="IRQ60.CPU0" secure="true"/>
            <slot name="IRQ61.CPU0" secure="true"/>
            <slot name="IRQ62.CPU0" secure="true"/>
            <slot name="IRQ63.CPU0" secure="true"/>
            <slot name="IRQ64.CPU0" secure="true"/>
            <slot name="IRQ65.CPU0" secure="true"/>
            <slot name="IRQ66.CPU0" secure="true"/>
            <slot name="IRQ67.CPU0" secure="true"/>
            <slot name="IRQ68.CPU0" secure="true"/>
            <slot name="IRQ69.CPU0" secure="true"/>
            <slot name="IRQ70.CPU0" secure="true"/>
            <slot name="IRQ71.CPU0" secure="true"/>
            <slot name="IRQ72.CPU0" secure="true"/>
            <slot name="IRQ73.CPU0" secure="true"/>
            <slot name="IRQ74.CPU0" secure="true"/>
            <slot name="IRQ75.CPU0" secure="true"/>
            <slot name="IRQ76.CPU0" secure="true"/>
            <slot name="IRQ77.CPU0" secure="true"/>
        </peripheral>
    </partition>
</azone>
