/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/sdcard/arduino/fwc/fpga/blink/helloworldfpga.v:1.1-16.10" *)
module logicex(clk, Q0, Q1, Q2, D0, D1, D2);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  (* unused_bits = "0" *)
  wire _04_;
  (* src = "/sdcard/arduino/fwc/fpga/blink/helloworldfpga.v:6.16-6.18" *)
  output D0;
  (* src = "/sdcard/arduino/fwc/fpga/blink/helloworldfpga.v:7.16-7.18" *)
  output D1;
  (* src = "/sdcard/arduino/fwc/fpga/blink/helloworldfpga.v:8.16-8.18" *)
  output D2;
  (* src = "/sdcard/arduino/fwc/fpga/blink/helloworldfpga.v:3.11-3.13" *)
  input Q0;
  (* src = "/sdcard/arduino/fwc/fpga/blink/helloworldfpga.v:4.11-4.13" *)
  input Q1;
  (* src = "/sdcard/arduino/fwc/fpga/blink/helloworldfpga.v:5.11-5.13" *)
  input Q2;
  (* src = "/sdcard/arduino/fwc/fpga/blink/helloworldfpga.v:2.11-2.14" *)
  input clk;
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _05_ (
    .A(_00_),
    .P(D0)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _06_ (
    .A(_01_),
    .P(D1)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X18Y3"),
    .IO_PAD("63"),
    .IO_TYPE("BIDIR")
  ) _07_ (
    .A(_02_),
    .P(D2)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X20Y3"),
    .IO_PAD("61"),
    .IO_TYPE("BIDIR")
  ) _08_ (
    .P(Q0),
    .Q(_03_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X22Y3"),
    .IO_PAD("60"),
    .IO_TYPE("BIDIR")
  ) _09_ (
    .P(Q1),
    .Q(_00_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X24Y3"),
    .IO_PAD("59"),
    .IO_TYPE("BIDIR")
  ) _10_ (
    .P(Q2),
    .Q(_01_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _11_ (
    .P(clk),
    .Q(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) D2_LUT3_O (
    .I0(_01_),
    .I1(_00_),
    .I2(_03_),
    .O(_02_)
  );
endmodule
