Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Apr 11 20:03:27 2019
| Host         : YC-YOGA running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file Queue_timing_summary_routed.rpt -pb Queue_timing_summary_routed.pb -rpx Queue_timing_summary_routed.rpx -warn_on_violation
| Design       : Queue
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5MHZ_to_1sPulse/count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 122 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.055        0.000                      0                   42        0.268        0.000                      0                   42        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
CLK100MHZ_to_5MHZ/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0            {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0            {0.000 25.000}       50.000          20.000          
sys_clk_pin                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ_to_5MHZ/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                193.969        0.000                      0                   24        0.268        0.000                      0                   24       13.360        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                             47.845        0.000                       0                     3  
sys_clk_pin                           5.055        0.000                      0                   18        0.311        0.000                      0                   18        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ_to_5MHZ/inst/clk_in1
  To Clock:  CLK100MHZ_to_5MHZ/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ_to_5MHZ/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ_to_5MHZ/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.969ns  (required time - arrival time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.144ns (37.285%)  route 3.606ns (62.715%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 197.081 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.388    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.932 f  CLK5MHZ_to_1sPulse/count_reg[14]/Q
                         net (fo=3, routed)           0.853    -1.079    CLK5MHZ_to_1sPulse/count_reg[14]
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124    -0.955 f  CLK5MHZ_to_1sPulse/count[0]_i_15/O
                         net (fo=2, routed)           1.018     0.063    CLK5MHZ_to_1sPulse/count[0]_i_15_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     0.187 f  CLK5MHZ_to_1sPulse/count[0]_i_8__0/O
                         net (fo=21, routed)          1.109     1.296    CLK5MHZ_to_1sPulse/count[0]_i_8__0_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.420 r  CLK5MHZ_to_1sPulse/count[0]_i_2__0/O
                         net (fo=1, routed)           0.626     2.046    CLK5MHZ_to_1sPulse/count[0]_i_2__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.572 r  CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.572    CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.686 r  CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.914 r  CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.914    CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.028 r  CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.028    CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.362 r  CLK5MHZ_to_1sPulse/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.362    CLK5MHZ_to_1sPulse/count_reg[20]_i_1_n_6
    SLICE_X51Y99         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.512   197.081    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y99         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[21]/C
                         clock pessimism              0.506   197.587    
                         clock uncertainty           -0.318   197.269    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)        0.062   197.331    CLK5MHZ_to_1sPulse/count_reg[21]
  -------------------------------------------------------------------
                         required time                        197.331    
                         arrival time                          -3.362    
  -------------------------------------------------------------------
                         slack                                193.969    

Slack (MET) :             193.990ns  (required time - arrival time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 2.123ns (37.055%)  route 3.606ns (62.945%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 197.081 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.388    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.932 f  CLK5MHZ_to_1sPulse/count_reg[14]/Q
                         net (fo=3, routed)           0.853    -1.079    CLK5MHZ_to_1sPulse/count_reg[14]
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124    -0.955 f  CLK5MHZ_to_1sPulse/count[0]_i_15/O
                         net (fo=2, routed)           1.018     0.063    CLK5MHZ_to_1sPulse/count[0]_i_15_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     0.187 f  CLK5MHZ_to_1sPulse/count[0]_i_8__0/O
                         net (fo=21, routed)          1.109     1.296    CLK5MHZ_to_1sPulse/count[0]_i_8__0_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.420 r  CLK5MHZ_to_1sPulse/count[0]_i_2__0/O
                         net (fo=1, routed)           0.626     2.046    CLK5MHZ_to_1sPulse/count[0]_i_2__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.572 r  CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.572    CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.686 r  CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.914 r  CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.914    CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.028 r  CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.028    CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.341 r  CLK5MHZ_to_1sPulse/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.341    CLK5MHZ_to_1sPulse/count_reg[20]_i_1_n_4
    SLICE_X51Y99         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.512   197.081    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y99         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[23]/C
                         clock pessimism              0.506   197.587    
                         clock uncertainty           -0.318   197.269    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)        0.062   197.331    CLK5MHZ_to_1sPulse/count_reg[23]
  -------------------------------------------------------------------
                         required time                        197.331    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                193.990    

Slack (MET) :             194.064ns  (required time - arrival time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 2.049ns (36.231%)  route 3.606ns (63.769%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 197.081 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.388    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.932 f  CLK5MHZ_to_1sPulse/count_reg[14]/Q
                         net (fo=3, routed)           0.853    -1.079    CLK5MHZ_to_1sPulse/count_reg[14]
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124    -0.955 f  CLK5MHZ_to_1sPulse/count[0]_i_15/O
                         net (fo=2, routed)           1.018     0.063    CLK5MHZ_to_1sPulse/count[0]_i_15_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     0.187 f  CLK5MHZ_to_1sPulse/count[0]_i_8__0/O
                         net (fo=21, routed)          1.109     1.296    CLK5MHZ_to_1sPulse/count[0]_i_8__0_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.420 r  CLK5MHZ_to_1sPulse/count[0]_i_2__0/O
                         net (fo=1, routed)           0.626     2.046    CLK5MHZ_to_1sPulse/count[0]_i_2__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.572 r  CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.572    CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.686 r  CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.914 r  CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.914    CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.028 r  CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.028    CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.267 r  CLK5MHZ_to_1sPulse/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.267    CLK5MHZ_to_1sPulse/count_reg[20]_i_1_n_5
    SLICE_X51Y99         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.512   197.081    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y99         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[22]/C
                         clock pessimism              0.506   197.587    
                         clock uncertainty           -0.318   197.269    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)        0.062   197.331    CLK5MHZ_to_1sPulse/count_reg[22]
  -------------------------------------------------------------------
                         required time                        197.331    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                194.064    

Slack (MET) :             194.080ns  (required time - arrival time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 2.033ns (36.050%)  route 3.606ns (63.950%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 197.081 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.388    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.932 f  CLK5MHZ_to_1sPulse/count_reg[14]/Q
                         net (fo=3, routed)           0.853    -1.079    CLK5MHZ_to_1sPulse/count_reg[14]
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124    -0.955 f  CLK5MHZ_to_1sPulse/count[0]_i_15/O
                         net (fo=2, routed)           1.018     0.063    CLK5MHZ_to_1sPulse/count[0]_i_15_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     0.187 f  CLK5MHZ_to_1sPulse/count[0]_i_8__0/O
                         net (fo=21, routed)          1.109     1.296    CLK5MHZ_to_1sPulse/count[0]_i_8__0_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.420 r  CLK5MHZ_to_1sPulse/count[0]_i_2__0/O
                         net (fo=1, routed)           0.626     2.046    CLK5MHZ_to_1sPulse/count[0]_i_2__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.572 r  CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.572    CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.686 r  CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.914 r  CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.914    CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.028 r  CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.028    CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.251 r  CLK5MHZ_to_1sPulse/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.251    CLK5MHZ_to_1sPulse/count_reg[20]_i_1_n_7
    SLICE_X51Y99         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.512   197.081    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y99         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[20]/C
                         clock pessimism              0.506   197.587    
                         clock uncertainty           -0.318   197.269    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)        0.062   197.331    CLK5MHZ_to_1sPulse/count_reg[20]
  -------------------------------------------------------------------
                         required time                        197.331    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                194.080    

Slack (MET) :             194.083ns  (required time - arrival time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 2.030ns (36.016%)  route 3.606ns (63.984%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 197.081 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.388    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.932 f  CLK5MHZ_to_1sPulse/count_reg[14]/Q
                         net (fo=3, routed)           0.853    -1.079    CLK5MHZ_to_1sPulse/count_reg[14]
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124    -0.955 f  CLK5MHZ_to_1sPulse/count[0]_i_15/O
                         net (fo=2, routed)           1.018     0.063    CLK5MHZ_to_1sPulse/count[0]_i_15_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     0.187 f  CLK5MHZ_to_1sPulse/count[0]_i_8__0/O
                         net (fo=21, routed)          1.109     1.296    CLK5MHZ_to_1sPulse/count[0]_i_8__0_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.420 r  CLK5MHZ_to_1sPulse/count[0]_i_2__0/O
                         net (fo=1, routed)           0.626     2.046    CLK5MHZ_to_1sPulse/count[0]_i_2__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.572 r  CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.572    CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.686 r  CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.914 r  CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.914    CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.248 r  CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.248    CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0_n_6
    SLICE_X51Y98         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.512   197.081    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y98         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[17]/C
                         clock pessimism              0.506   197.587    
                         clock uncertainty           -0.318   197.269    
    SLICE_X51Y98         FDRE (Setup_fdre_C_D)        0.062   197.331    CLK5MHZ_to_1sPulse/count_reg[17]
  -------------------------------------------------------------------
                         required time                        197.331    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                194.083    

Slack (MET) :             194.104ns  (required time - arrival time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.009ns (35.777%)  route 3.606ns (64.223%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 197.081 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.388    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.932 f  CLK5MHZ_to_1sPulse/count_reg[14]/Q
                         net (fo=3, routed)           0.853    -1.079    CLK5MHZ_to_1sPulse/count_reg[14]
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124    -0.955 f  CLK5MHZ_to_1sPulse/count[0]_i_15/O
                         net (fo=2, routed)           1.018     0.063    CLK5MHZ_to_1sPulse/count[0]_i_15_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     0.187 f  CLK5MHZ_to_1sPulse/count[0]_i_8__0/O
                         net (fo=21, routed)          1.109     1.296    CLK5MHZ_to_1sPulse/count[0]_i_8__0_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.420 r  CLK5MHZ_to_1sPulse/count[0]_i_2__0/O
                         net (fo=1, routed)           0.626     2.046    CLK5MHZ_to_1sPulse/count[0]_i_2__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.572 r  CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.572    CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.686 r  CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.914 r  CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.914    CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.227 r  CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.227    CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0_n_4
    SLICE_X51Y98         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.512   197.081    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y98         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[19]/C
                         clock pessimism              0.506   197.587    
                         clock uncertainty           -0.318   197.269    
    SLICE_X51Y98         FDRE (Setup_fdre_C_D)        0.062   197.331    CLK5MHZ_to_1sPulse/count_reg[19]
  -------------------------------------------------------------------
                         required time                        197.331    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                194.104    

Slack (MET) :             194.178ns  (required time - arrival time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 1.935ns (34.919%)  route 3.606ns (65.081%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 197.081 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.388    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.932 f  CLK5MHZ_to_1sPulse/count_reg[14]/Q
                         net (fo=3, routed)           0.853    -1.079    CLK5MHZ_to_1sPulse/count_reg[14]
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124    -0.955 f  CLK5MHZ_to_1sPulse/count[0]_i_15/O
                         net (fo=2, routed)           1.018     0.063    CLK5MHZ_to_1sPulse/count[0]_i_15_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     0.187 f  CLK5MHZ_to_1sPulse/count[0]_i_8__0/O
                         net (fo=21, routed)          1.109     1.296    CLK5MHZ_to_1sPulse/count[0]_i_8__0_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.420 r  CLK5MHZ_to_1sPulse/count[0]_i_2__0/O
                         net (fo=1, routed)           0.626     2.046    CLK5MHZ_to_1sPulse/count[0]_i_2__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.572 r  CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.572    CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.686 r  CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.914 r  CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.914    CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.153 r  CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.153    CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0_n_5
    SLICE_X51Y98         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.512   197.081    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y98         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[18]/C
                         clock pessimism              0.506   197.587    
                         clock uncertainty           -0.318   197.269    
    SLICE_X51Y98         FDRE (Setup_fdre_C_D)        0.062   197.331    CLK5MHZ_to_1sPulse/count_reg[18]
  -------------------------------------------------------------------
                         required time                        197.331    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                194.178    

Slack (MET) :             194.194ns  (required time - arrival time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 1.919ns (34.731%)  route 3.606ns (65.269%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 197.081 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.388    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.932 f  CLK5MHZ_to_1sPulse/count_reg[14]/Q
                         net (fo=3, routed)           0.853    -1.079    CLK5MHZ_to_1sPulse/count_reg[14]
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124    -0.955 f  CLK5MHZ_to_1sPulse/count[0]_i_15/O
                         net (fo=2, routed)           1.018     0.063    CLK5MHZ_to_1sPulse/count[0]_i_15_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     0.187 f  CLK5MHZ_to_1sPulse/count[0]_i_8__0/O
                         net (fo=21, routed)          1.109     1.296    CLK5MHZ_to_1sPulse/count[0]_i_8__0_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.420 r  CLK5MHZ_to_1sPulse/count[0]_i_2__0/O
                         net (fo=1, routed)           0.626     2.046    CLK5MHZ_to_1sPulse/count[0]_i_2__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.572 r  CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.572    CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.686 r  CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.914 r  CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.914    CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.137 r  CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.137    CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0_n_7
    SLICE_X51Y98         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.512   197.081    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y98         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[16]/C
                         clock pessimism              0.506   197.587    
                         clock uncertainty           -0.318   197.269    
    SLICE_X51Y98         FDRE (Setup_fdre_C_D)        0.062   197.331    CLK5MHZ_to_1sPulse/count_reg[16]
  -------------------------------------------------------------------
                         required time                        197.331    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                194.194    

Slack (MET) :             194.222ns  (required time - arrival time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.916ns (34.695%)  route 3.606ns (65.305%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 197.081 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.388    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.932 f  CLK5MHZ_to_1sPulse/count_reg[14]/Q
                         net (fo=3, routed)           0.853    -1.079    CLK5MHZ_to_1sPulse/count_reg[14]
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124    -0.955 f  CLK5MHZ_to_1sPulse/count[0]_i_15/O
                         net (fo=2, routed)           1.018     0.063    CLK5MHZ_to_1sPulse/count[0]_i_15_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     0.187 f  CLK5MHZ_to_1sPulse/count[0]_i_8__0/O
                         net (fo=21, routed)          1.109     1.296    CLK5MHZ_to_1sPulse/count[0]_i_8__0_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.420 r  CLK5MHZ_to_1sPulse/count[0]_i_2__0/O
                         net (fo=1, routed)           0.626     2.046    CLK5MHZ_to_1sPulse/count[0]_i_2__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.572 r  CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.572    CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.686 r  CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.134 r  CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.134    CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0_n_6
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.512   197.081    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[13]/C
                         clock pessimism              0.531   197.611    
                         clock uncertainty           -0.318   197.294    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)        0.062   197.356    CLK5MHZ_to_1sPulse/count_reg[13]
  -------------------------------------------------------------------
                         required time                        197.356    
                         arrival time                          -3.134    
  -------------------------------------------------------------------
                         slack                                194.222    

Slack (MET) :             194.243ns  (required time - arrival time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.895ns (34.446%)  route 3.606ns (65.554%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 197.081 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.233     1.233    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.388    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.932 f  CLK5MHZ_to_1sPulse/count_reg[14]/Q
                         net (fo=3, routed)           0.853    -1.079    CLK5MHZ_to_1sPulse/count_reg[14]
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.124    -0.955 f  CLK5MHZ_to_1sPulse/count[0]_i_15/O
                         net (fo=2, routed)           1.018     0.063    CLK5MHZ_to_1sPulse/count[0]_i_15_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     0.187 f  CLK5MHZ_to_1sPulse/count[0]_i_8__0/O
                         net (fo=21, routed)          1.109     1.296    CLK5MHZ_to_1sPulse/count[0]_i_8__0_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.420 r  CLK5MHZ_to_1sPulse/count[0]_i_2__0/O
                         net (fo=1, routed)           0.626     2.046    CLK5MHZ_to_1sPulse/count[0]_i_2__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.572 r  CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.572    CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.686 r  CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.113 r  CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.113    CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0_n_4
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.162   201.162    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          1.512   197.081    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[15]/C
                         clock pessimism              0.531   197.611    
                         clock uncertainty           -0.318   197.294    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)        0.062   197.356    CLK5MHZ_to_1sPulse/count_reg[15]
  -------------------------------------------------------------------
                         required time                        197.356    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                194.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.565    -0.849    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y94         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  CLK5MHZ_to_1sPulse/count_reg[2]/Q
                         net (fo=3, routed)           0.121    -0.587    CLK5MHZ_to_1sPulse/count_reg[2]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.542 r  CLK5MHZ_to_1sPulse/count[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.542    CLK5MHZ_to_1sPulse/count[0]_i_4__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.476 r  CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.476    CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0_n_5
    SLICE_X51Y94         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.835    -1.276    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y94         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[2]/C
                         clock pessimism              0.427    -0.849    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105    -0.744    CLK5MHZ_to_1sPulse/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.491%)  route 0.131ns (34.509%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.848    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  CLK5MHZ_to_1sPulse/count_reg[15]/Q
                         net (fo=3, routed)           0.131    -0.576    CLK5MHZ_to_1sPulse/count_reg[15]
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.045    -0.531 r  CLK5MHZ_to_1sPulse/count[12]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.531    CLK5MHZ_to_1sPulse/count[12]_i_2__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.468 r  CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.468    CLK5MHZ_to_1sPulse/count_reg[12]_i_1__0_n_4
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.836    -1.275    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y97         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[15]/C
                         clock pessimism              0.427    -0.848    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105    -0.743    CLK5MHZ_to_1sPulse/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.256ns (64.380%)  route 0.142ns (35.620%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.848    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y99         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  CLK5MHZ_to_1sPulse/count_reg[20]/Q
                         net (fo=4, routed)           0.142    -0.565    CLK5MHZ_to_1sPulse/count_reg[20]
    SLICE_X51Y99         LUT6 (Prop_lut6_I5_O)        0.045    -0.520 r  CLK5MHZ_to_1sPulse/count[20]_i_5/O
                         net (fo=1, routed)           0.000    -0.520    CLK5MHZ_to_1sPulse/count[20]_i_5_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.450 r  CLK5MHZ_to_1sPulse/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.450    CLK5MHZ_to_1sPulse/count_reg[20]_i_1_n_7
    SLICE_X51Y99         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.836    -1.275    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y99         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[20]/C
                         clock pessimism              0.427    -0.848    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.105    -0.743    CLK5MHZ_to_1sPulse/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.251ns (61.901%)  route 0.154ns (38.099%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.565    -0.849    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y94         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  CLK5MHZ_to_1sPulse/count_reg[1]/Q
                         net (fo=3, routed)           0.154    -0.553    CLK5MHZ_to_1sPulse/count_reg[1]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.508 r  CLK5MHZ_to_1sPulse/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.508    CLK5MHZ_to_1sPulse/count[0]_i_5__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.443 r  CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.443    CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0_n_6
    SLICE_X51Y94         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.835    -1.276    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y94         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[1]/C
                         clock pessimism              0.427    -0.849    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105    -0.744    CLK5MHZ_to_1sPulse/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.565    -0.849    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y94         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  CLK5MHZ_to_1sPulse/count_reg[2]/Q
                         net (fo=3, routed)           0.121    -0.587    CLK5MHZ_to_1sPulse/count_reg[2]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.542 r  CLK5MHZ_to_1sPulse/count[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.542    CLK5MHZ_to_1sPulse/count[0]_i_4__0_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    -0.443 r  CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.443    CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0_n_4
    SLICE_X51Y94         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.835    -1.276    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y94         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[3]/C
                         clock pessimism              0.427    -0.849    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105    -0.744    CLK5MHZ_to_1sPulse/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.848    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y98         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  CLK5MHZ_to_1sPulse/count_reg[16]/Q
                         net (fo=3, routed)           0.167    -0.540    CLK5MHZ_to_1sPulse/count_reg[16]
    SLICE_X51Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.495 r  CLK5MHZ_to_1sPulse/count[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.495    CLK5MHZ_to_1sPulse/count[16]_i_5_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.425 r  CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.425    CLK5MHZ_to_1sPulse/count_reg[16]_i_1__0_n_7
    SLICE_X51Y98         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.836    -1.275    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y98         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[16]/C
                         clock pessimism              0.427    -0.848    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105    -0.743    CLK5MHZ_to_1sPulse/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.565    -0.849    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y94         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.708 f  CLK5MHZ_to_1sPulse/count_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.541    CLK5MHZ_to_1sPulse/count_reg[0]
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.496 r  CLK5MHZ_to_1sPulse/count[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.496    CLK5MHZ_to_1sPulse/count[0]_i_6_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.426 r  CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.426    CLK5MHZ_to_1sPulse/count_reg[0]_i_1__0_n_7
    SLICE_X51Y94         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.835    -1.276    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y94         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[0]/C
                         clock pessimism              0.427    -0.849    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105    -0.744    CLK5MHZ_to_1sPulse/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.292ns (67.337%)  route 0.142ns (32.663%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.848    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y99         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  CLK5MHZ_to_1sPulse/count_reg[20]/Q
                         net (fo=4, routed)           0.142    -0.565    CLK5MHZ_to_1sPulse/count_reg[20]
    SLICE_X51Y99         LUT6 (Prop_lut6_I5_O)        0.045    -0.520 r  CLK5MHZ_to_1sPulse/count[20]_i_5/O
                         net (fo=1, routed)           0.000    -0.520    CLK5MHZ_to_1sPulse/count[20]_i_5_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.414 r  CLK5MHZ_to_1sPulse/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.414    CLK5MHZ_to_1sPulse/count_reg[20]_i_1_n_6
    SLICE_X51Y99         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.836    -1.275    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y99         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[21]/C
                         clock pessimism              0.427    -0.848    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.105    -0.743    CLK5MHZ_to_1sPulse/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.944%)  route 0.178ns (41.056%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.565    -0.849    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y95         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  CLK5MHZ_to_1sPulse/count_reg[4]/Q
                         net (fo=3, routed)           0.178    -0.530    CLK5MHZ_to_1sPulse/count_reg[4]
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.485 r  CLK5MHZ_to_1sPulse/count[4]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.485    CLK5MHZ_to_1sPulse/count[4]_i_5__0_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.415 r  CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.415    CLK5MHZ_to_1sPulse/count_reg[4]_i_1__0_n_7
    SLICE_X51Y95         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.835    -1.276    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y95         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[4]/C
                         clock pessimism              0.427    -0.849    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105    -0.744    CLK5MHZ_to_1sPulse/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 CLK5MHZ_to_1sPulse/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5MHZ_to_1sPulse/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.657%)  route 0.180ns (41.343%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.565    -0.849    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y96         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  CLK5MHZ_to_1sPulse/count_reg[8]/Q
                         net (fo=4, routed)           0.180    -0.527    CLK5MHZ_to_1sPulse/count_reg[8]
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.482 r  CLK5MHZ_to_1sPulse/count[8]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.482    CLK5MHZ_to_1sPulse/count[8]_i_5__0_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.412 r  CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.412    CLK5MHZ_to_1sPulse/count_reg[8]_i_1__0_n_7
    SLICE_X51Y96         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          0.480     0.480    CLK100MHZ_to_5MHZ/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    CLK100MHZ_to_5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  CLK100MHZ_to_5MHZ/inst/clkout1_buf/O
                         net (fo=24, routed)          0.835    -1.276    CLK5MHZ_to_1sPulse/clk_out1
    SLICE_X51Y96         FDRE                                         r  CLK5MHZ_to_1sPulse/count_reg[8]/C
                         clock pessimism              0.427    -0.849    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105    -0.744    CLK5MHZ_to_1sPulse/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLK100MHZ_to_5MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y96     CLK5MHZ_to_1sPulse/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y96     CLK5MHZ_to_1sPulse/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y97     CLK5MHZ_to_1sPulse/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y97     CLK5MHZ_to_1sPulse/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y97     CLK5MHZ_to_1sPulse/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y97     CLK5MHZ_to_1sPulse/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y98     CLK5MHZ_to_1sPulse/count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y98     CLK5MHZ_to_1sPulse/count_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y97     CLK5MHZ_to_1sPulse/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y97     CLK5MHZ_to_1sPulse/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y97     CLK5MHZ_to_1sPulse/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y97     CLK5MHZ_to_1sPulse/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y98     CLK5MHZ_to_1sPulse/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y98     CLK5MHZ_to_1sPulse/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y98     CLK5MHZ_to_1sPulse/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y98     CLK5MHZ_to_1sPulse/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y99     CLK5MHZ_to_1sPulse/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y99     CLK5MHZ_to_1sPulse/count_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y97     CLK5MHZ_to_1sPulse/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y97     CLK5MHZ_to_1sPulse/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y97     CLK5MHZ_to_1sPulse/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y97     CLK5MHZ_to_1sPulse/count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y98     CLK5MHZ_to_1sPulse/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y98     CLK5MHZ_to_1sPulse/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y98     CLK5MHZ_to_1sPulse/count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y98     CLK5MHZ_to_1sPulse/count_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y99     CLK5MHZ_to_1sPulse/count_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y99     CLK5MHZ_to_1sPulse/count_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK100MHZ_to_5MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK100MHZ_to_5MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 2.161ns (45.026%)  route 2.638ns (54.974%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 13.939 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          3.105     4.587    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.043 f  CLK100MHZ_to_SegmentChoose/count_reg[14]/Q
                         net (fo=22, routed)          1.165     6.208    CLK100MHZ_to_SegmentChoose/pulse[0]
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.152     6.360 r  CLK100MHZ_to_SegmentChoose/Display_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.828     7.187    CLK100MHZ_to_SegmentChoose/Display_OBUF[1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.332     7.519 f  CLK100MHZ_to_SegmentChoose/count[0]_i_7/O
                         net (fo=18, routed)          0.646     8.165    CLK100MHZ_to_SegmentChoose/count[0]_i_7_n_0
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     8.289 r  CLK100MHZ_to_SegmentChoose/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.289    CLK100MHZ_to_SegmentChoose/count[0]_i_6__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.821    CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.935 r  CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.049 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.049    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.163 r  CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.163    CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.386 r  CLK100MHZ_to_SegmentChoose/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.386    CLK100MHZ_to_SegmentChoose/count_reg[16]_i_1_n_7
    SLICE_X0Y104         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          2.527    13.939    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y104         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[16]/C
                         clock pessimism              0.477    14.415    
                         clock uncertainty           -0.035    14.380    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    14.442    CLK100MHZ_to_SegmentChoose/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 2.095ns (44.259%)  route 2.638ns (55.741%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 13.939 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          3.105     4.587    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.043 f  CLK100MHZ_to_SegmentChoose/count_reg[14]/Q
                         net (fo=22, routed)          1.165     6.208    CLK100MHZ_to_SegmentChoose/pulse[0]
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.152     6.360 r  CLK100MHZ_to_SegmentChoose/Display_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.828     7.187    CLK100MHZ_to_SegmentChoose/Display_OBUF[1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.332     7.519 f  CLK100MHZ_to_SegmentChoose/count[0]_i_7/O
                         net (fo=18, routed)          0.646     8.165    CLK100MHZ_to_SegmentChoose/count[0]_i_7_n_0
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     8.289 r  CLK100MHZ_to_SegmentChoose/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.289    CLK100MHZ_to_SegmentChoose/count[0]_i_6__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.821    CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.935 r  CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.049 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.049    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.163 r  CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.163    CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.320 r  CLK100MHZ_to_SegmentChoose/count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     9.320    CLK100MHZ_to_SegmentChoose/count_reg[16]_i_1_n_2
    SLICE_X0Y104         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          2.527    13.939    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y104         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[17]/C
                         clock pessimism              0.477    14.415    
                         clock uncertainty           -0.035    14.380    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.046    14.426    CLK100MHZ_to_SegmentChoose/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 2.044ns (43.652%)  route 2.638ns (56.348%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.962ns = ( 13.962 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          3.105     4.587    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.043 f  CLK100MHZ_to_SegmentChoose/count_reg[14]/Q
                         net (fo=22, routed)          1.165     6.208    CLK100MHZ_to_SegmentChoose/pulse[0]
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.152     6.360 r  CLK100MHZ_to_SegmentChoose/Display_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.828     7.187    CLK100MHZ_to_SegmentChoose/Display_OBUF[1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.332     7.519 f  CLK100MHZ_to_SegmentChoose/count[0]_i_7/O
                         net (fo=18, routed)          0.646     8.165    CLK100MHZ_to_SegmentChoose/count[0]_i_7_n_0
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     8.289 r  CLK100MHZ_to_SegmentChoose/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.289    CLK100MHZ_to_SegmentChoose/count[0]_i_6__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.821    CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.935 r  CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.269 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.269    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_6
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          2.551    13.962    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[9]/C
                         clock pessimism              0.401    14.363    
                         clock uncertainty           -0.035    14.327    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    14.389    CLK100MHZ_to_SegmentChoose/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 2.023ns (43.398%)  route 2.638ns (56.602%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.962ns = ( 13.962 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          3.105     4.587    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.043 f  CLK100MHZ_to_SegmentChoose/count_reg[14]/Q
                         net (fo=22, routed)          1.165     6.208    CLK100MHZ_to_SegmentChoose/pulse[0]
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.152     6.360 r  CLK100MHZ_to_SegmentChoose/Display_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.828     7.187    CLK100MHZ_to_SegmentChoose/Display_OBUF[1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.332     7.519 f  CLK100MHZ_to_SegmentChoose/count[0]_i_7/O
                         net (fo=18, routed)          0.646     8.165    CLK100MHZ_to_SegmentChoose/count[0]_i_7_n_0
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     8.289 r  CLK100MHZ_to_SegmentChoose/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.289    CLK100MHZ_to_SegmentChoose/count[0]_i_6__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.821    CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.935 r  CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.248 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.248    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_4
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          2.551    13.962    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[11]/C
                         clock pessimism              0.401    14.363    
                         clock uncertainty           -0.035    14.327    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    14.389    CLK100MHZ_to_SegmentChoose/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.949ns (42.485%)  route 2.638ns (57.515%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.962ns = ( 13.962 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          3.105     4.587    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.043 f  CLK100MHZ_to_SegmentChoose/count_reg[14]/Q
                         net (fo=22, routed)          1.165     6.208    CLK100MHZ_to_SegmentChoose/pulse[0]
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.152     6.360 r  CLK100MHZ_to_SegmentChoose/Display_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.828     7.187    CLK100MHZ_to_SegmentChoose/Display_OBUF[1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.332     7.519 f  CLK100MHZ_to_SegmentChoose/count[0]_i_7/O
                         net (fo=18, routed)          0.646     8.165    CLK100MHZ_to_SegmentChoose/count[0]_i_7_n_0
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     8.289 r  CLK100MHZ_to_SegmentChoose/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.289    CLK100MHZ_to_SegmentChoose/count[0]_i_6__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.821    CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.935 r  CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.174 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.174    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_5
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          2.551    13.962    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[10]/C
                         clock pessimism              0.401    14.363    
                         clock uncertainty           -0.035    14.327    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    14.389    CLK100MHZ_to_SegmentChoose/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 2.158ns (44.991%)  route 2.638ns (55.009%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 14.065 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          3.105     4.587    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.043 f  CLK100MHZ_to_SegmentChoose/count_reg[14]/Q
                         net (fo=22, routed)          1.165     6.208    CLK100MHZ_to_SegmentChoose/pulse[0]
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.152     6.360 r  CLK100MHZ_to_SegmentChoose/Display_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.828     7.187    CLK100MHZ_to_SegmentChoose/Display_OBUF[1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.332     7.519 f  CLK100MHZ_to_SegmentChoose/count[0]_i_7/O
                         net (fo=18, routed)          0.646     8.165    CLK100MHZ_to_SegmentChoose/count[0]_i_7_n_0
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     8.289 r  CLK100MHZ_to_SegmentChoose/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.289    CLK100MHZ_to_SegmentChoose/count[0]_i_6__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.821    CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.935 r  CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.049 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.049    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.383 r  CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.383    CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1_n_6
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          2.654    14.065    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[13]/C
                         clock pessimism              0.522    14.587    
                         clock uncertainty           -0.035    14.551    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    14.613    CLK100MHZ_to_SegmentChoose/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.933ns (42.284%)  route 2.638ns (57.716%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.962ns = ( 13.962 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          3.105     4.587    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.043 f  CLK100MHZ_to_SegmentChoose/count_reg[14]/Q
                         net (fo=22, routed)          1.165     6.208    CLK100MHZ_to_SegmentChoose/pulse[0]
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.152     6.360 r  CLK100MHZ_to_SegmentChoose/Display_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.828     7.187    CLK100MHZ_to_SegmentChoose/Display_OBUF[1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.332     7.519 f  CLK100MHZ_to_SegmentChoose/count[0]_i_7/O
                         net (fo=18, routed)          0.646     8.165    CLK100MHZ_to_SegmentChoose/count[0]_i_7_n_0
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     8.289 r  CLK100MHZ_to_SegmentChoose/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.289    CLK100MHZ_to_SegmentChoose/count[0]_i_6__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.821    CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.935 r  CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.158 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.158    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_7
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          2.551    13.962    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[8]/C
                         clock pessimism              0.401    14.363    
                         clock uncertainty           -0.035    14.327    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    14.389    CLK100MHZ_to_SegmentChoose/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 2.137ns (44.749%)  route 2.638ns (55.251%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 14.065 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          3.105     4.587    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.043 f  CLK100MHZ_to_SegmentChoose/count_reg[14]/Q
                         net (fo=22, routed)          1.165     6.208    CLK100MHZ_to_SegmentChoose/pulse[0]
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.152     6.360 r  CLK100MHZ_to_SegmentChoose/Display_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.828     7.187    CLK100MHZ_to_SegmentChoose/Display_OBUF[1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.332     7.519 f  CLK100MHZ_to_SegmentChoose/count[0]_i_7/O
                         net (fo=18, routed)          0.646     8.165    CLK100MHZ_to_SegmentChoose/count[0]_i_7_n_0
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     8.289 r  CLK100MHZ_to_SegmentChoose/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.289    CLK100MHZ_to_SegmentChoose/count[0]_i_6__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.821    CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.935 r  CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.049 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.049    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.362 r  CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.362    CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1_n_4
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          2.654    14.065    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[15]/C
                         clock pessimism              0.522    14.587    
                         clock uncertainty           -0.035    14.551    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    14.613    CLK100MHZ_to_SegmentChoose/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 2.063ns (43.880%)  route 2.638ns (56.120%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 14.065 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          3.105     4.587    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.043 f  CLK100MHZ_to_SegmentChoose/count_reg[14]/Q
                         net (fo=22, routed)          1.165     6.208    CLK100MHZ_to_SegmentChoose/pulse[0]
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.152     6.360 r  CLK100MHZ_to_SegmentChoose/Display_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.828     7.187    CLK100MHZ_to_SegmentChoose/Display_OBUF[1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.332     7.519 f  CLK100MHZ_to_SegmentChoose/count[0]_i_7/O
                         net (fo=18, routed)          0.646     8.165    CLK100MHZ_to_SegmentChoose/count[0]_i_7_n_0
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     8.289 r  CLK100MHZ_to_SegmentChoose/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.289    CLK100MHZ_to_SegmentChoose/count[0]_i_6__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.821    CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.935 r  CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.049 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.049    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.288 r  CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.288    CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1_n_5
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          2.654    14.065    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[14]/C
                         clock pessimism              0.522    14.587    
                         clock uncertainty           -0.035    14.551    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    14.613    CLK100MHZ_to_SegmentChoose/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 2.047ns (43.688%)  route 2.638ns (56.312%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 14.065 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          3.105     4.587    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.043 f  CLK100MHZ_to_SegmentChoose/count_reg[14]/Q
                         net (fo=22, routed)          1.165     6.208    CLK100MHZ_to_SegmentChoose/pulse[0]
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.152     6.360 r  CLK100MHZ_to_SegmentChoose/Display_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.828     7.187    CLK100MHZ_to_SegmentChoose/Display_OBUF[1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.332     7.519 f  CLK100MHZ_to_SegmentChoose/count[0]_i_7/O
                         net (fo=18, routed)          0.646     8.165    CLK100MHZ_to_SegmentChoose/count[0]_i_7_n_0
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     8.289 r  CLK100MHZ_to_SegmentChoose/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.289    CLK100MHZ_to_SegmentChoose/count[0]_i_6__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.821 r  CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.821    CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.935 r  CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.049 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.049    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.272 r  CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.272    CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1_n_7
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          2.654    14.065    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[12]/C
                         clock pessimism              0.522    14.587    
                         clock uncertainty           -0.035    14.551    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    14.613    CLK100MHZ_to_SegmentChoose/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.355ns (67.384%)  route 0.172ns (32.616%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.285     1.534    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  CLK100MHZ_to_SegmentChoose/count_reg[11]/Q
                         net (fo=2, routed)           0.172     1.847    CLK100MHZ_to_SegmentChoose/count_reg[11]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  CLK100MHZ_to_SegmentChoose/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.892    CLK100MHZ_to_SegmentChoose/count[8]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.007 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.007    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.061 r  CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.061    CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1_n_7
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.551     1.989    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[12]/C
                         clock pessimism             -0.343     1.646    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.751    CLK100MHZ_to_SegmentChoose/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.169%)  route 0.172ns (40.831%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.285     1.534    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  CLK100MHZ_to_SegmentChoose/count_reg[11]/Q
                         net (fo=2, routed)           0.172     1.847    CLK100MHZ_to_SegmentChoose/count_reg[11]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  CLK100MHZ_to_SegmentChoose/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.892    CLK100MHZ_to_SegmentChoose/count[8]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.955 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.955    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_4
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.489     1.926    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[11]/C
                         clock pessimism             -0.392     1.534    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.639    CLK100MHZ_to_SegmentChoose/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.348     1.598    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  CLK100MHZ_to_SegmentChoose/count_reg[7]/Q
                         net (fo=2, routed)           0.172     1.911    CLK100MHZ_to_SegmentChoose/count_reg[7]
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.045     1.956 r  CLK100MHZ_to_SegmentChoose/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.956    CLK100MHZ_to_SegmentChoose/count[4]_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.019 r  CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.019    CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.562     2.000    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[7]/C
                         clock pessimism             -0.402     1.598    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.703    CLK100MHZ_to_SegmentChoose/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.004%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.339     1.589    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  CLK100MHZ_to_SegmentChoose/count_reg[3]/Q
                         net (fo=2, routed)           0.173     1.903    CLK100MHZ_to_SegmentChoose/count_reg[3]
    SLICE_X0Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.948 r  CLK100MHZ_to_SegmentChoose/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.948    CLK100MHZ_to_SegmentChoose/count[0]_i_3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.011 r  CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.011    CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.553     1.991    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[3]/C
                         clock pessimism             -0.402     1.589    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.694    CLK100MHZ_to_SegmentChoose/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.366ns (68.051%)  route 0.172ns (31.949%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.285     1.534    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  CLK100MHZ_to_SegmentChoose/count_reg[11]/Q
                         net (fo=2, routed)           0.172     1.847    CLK100MHZ_to_SegmentChoose/count_reg[11]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  CLK100MHZ_to_SegmentChoose/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.892    CLK100MHZ_to_SegmentChoose/count[8]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.007 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.007    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.072 r  CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.072    CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1_n_5
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.551     1.989    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[14]/C
                         clock pessimism             -0.343     1.646    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.751    CLK100MHZ_to_SegmentChoose/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.339     1.589    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.730 f  CLK100MHZ_to_SegmentChoose/count_reg[0]/Q
                         net (fo=2, routed)           0.173     1.902    CLK100MHZ_to_SegmentChoose/count_reg_n_0_[0]
    SLICE_X0Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.947 r  CLK100MHZ_to_SegmentChoose/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     1.947    CLK100MHZ_to_SegmentChoose/count[0]_i_6__0_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.017 r  CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.017    CLK100MHZ_to_SegmentChoose/count_reg[0]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.553     1.991    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[0]/C
                         clock pessimism             -0.402     1.589    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.694    CLK100MHZ_to_SegmentChoose/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.348     1.598    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  CLK100MHZ_to_SegmentChoose/count_reg[4]/Q
                         net (fo=2, routed)           0.184     1.923    CLK100MHZ_to_SegmentChoose/count_reg[4]
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.045     1.968 r  CLK100MHZ_to_SegmentChoose/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.968    CLK100MHZ_to_SegmentChoose/count[4]_i_5_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.038 r  CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    CLK100MHZ_to_SegmentChoose/count_reg[4]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.562     2.000    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[4]/C
                         clock pessimism             -0.402     1.598    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.703    CLK100MHZ_to_SegmentChoose/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.285     1.534    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  CLK100MHZ_to_SegmentChoose/count_reg[8]/Q
                         net (fo=2, routed)           0.185     1.860    CLK100MHZ_to_SegmentChoose/count_reg[8]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.905 r  CLK100MHZ_to_SegmentChoose/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.905    CLK100MHZ_to_SegmentChoose/count[8]_i_5_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.975 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_7
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.489     1.926    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[8]/C
                         clock pessimism             -0.392     1.534    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.639    CLK100MHZ_to_SegmentChoose/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.391ns (69.470%)  route 0.172ns (30.530%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.285     1.534    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  CLK100MHZ_to_SegmentChoose/count_reg[11]/Q
                         net (fo=2, routed)           0.172     1.847    CLK100MHZ_to_SegmentChoose/count_reg[11]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  CLK100MHZ_to_SegmentChoose/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.892    CLK100MHZ_to_SegmentChoose/count[8]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.007 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.007    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.097 r  CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.097    CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1_n_6
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.551     1.989    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[13]/C
                         clock pessimism             -0.343     1.646    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.751    CLK100MHZ_to_SegmentChoose/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 CLK100MHZ_to_SegmentChoose/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100MHZ_to_SegmentChoose/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.391ns (69.470%)  route 0.172ns (30.530%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.285     1.534    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  CLK100MHZ_to_SegmentChoose/count_reg[11]/Q
                         net (fo=2, routed)           0.172     1.847    CLK100MHZ_to_SegmentChoose/count_reg[11]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  CLK100MHZ_to_SegmentChoose/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.892    CLK100MHZ_to_SegmentChoose/count[8]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.007 r  CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.007    CLK100MHZ_to_SegmentChoose/count_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.097 r  CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.097    CLK100MHZ_to_SegmentChoose/count_reg[12]_i_1_n_4
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=19, routed)          1.551     1.989    CLK100MHZ_to_SegmentChoose/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  CLK100MHZ_to_SegmentChoose/count_reg[15]/C
                         clock pessimism             -0.343     1.646    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.751    CLK100MHZ_to_SegmentChoose/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.347    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102  CLK100MHZ_to_SegmentChoose/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102  CLK100MHZ_to_SegmentChoose/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103  CLK100MHZ_to_SegmentChoose/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103  CLK100MHZ_to_SegmentChoose/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103  CLK100MHZ_to_SegmentChoose/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103  CLK100MHZ_to_SegmentChoose/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104  CLK100MHZ_to_SegmentChoose/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104  CLK100MHZ_to_SegmentChoose/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100  CLK100MHZ_to_SegmentChoose/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100  CLK100MHZ_to_SegmentChoose/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104  CLK100MHZ_to_SegmentChoose/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104  CLK100MHZ_to_SegmentChoose/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101  CLK100MHZ_to_SegmentChoose/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101  CLK100MHZ_to_SegmentChoose/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101  CLK100MHZ_to_SegmentChoose/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101  CLK100MHZ_to_SegmentChoose/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102  CLK100MHZ_to_SegmentChoose/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102  CLK100MHZ_to_SegmentChoose/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103  CLK100MHZ_to_SegmentChoose/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103  CLK100MHZ_to_SegmentChoose/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104  CLK100MHZ_to_SegmentChoose/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104  CLK100MHZ_to_SegmentChoose/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102  CLK100MHZ_to_SegmentChoose/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102  CLK100MHZ_to_SegmentChoose/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102  CLK100MHZ_to_SegmentChoose/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102  CLK100MHZ_to_SegmentChoose/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103  CLK100MHZ_to_SegmentChoose/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103  CLK100MHZ_to_SegmentChoose/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103  CLK100MHZ_to_SegmentChoose/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103  CLK100MHZ_to_SegmentChoose/count_reg[13]/C



