TRACE::2020-05-04.13:39:27::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:27::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:27::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:27::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:27::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.13:39:32::SCWPlatform::Opened new HwDB with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:32::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-05-04.13:39:32::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj"
		}]
}
TRACE::2020-05-04.13:39:32::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-05-04.13:39:32::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.13:39:32::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.13:39:32::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.13:39:32::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.13:39:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:32::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:32::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:32::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-04.13:39:32::SCWPlatform::Generating the sources  .
TRACE::2020-05-04.13:39:32::SCWBDomain::Generating boot domain sources.
TRACE::2020-05-04.13:39:32::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2020-05-04.13:39:32::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:32::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:32::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:32::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:32::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:32::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:32::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:32::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:32::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:39:32::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:32::SCWMssOS::mss does not exists at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:32::SCWMssOS::Creating sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:32::SCWMssOS::Adding the swdes entry, created swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:32::SCWMssOS::updating the scw layer changes to swdes at   /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:32::SCWMssOS::Writing mss at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:32::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-05-04.13:39:32::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-04.13:39:32::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-04.13:39:32::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-05-04.13:39:33::SCWPlatform::Generating sources Done.
TRACE::2020-05-04.13:39:33::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.13:39:33::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.13:39:33::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.13:39:33::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.13:39:33::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-04.13:39:33::SCWPlatform::Generating the sources  .
TRACE::2020-05-04.13:39:33::SCWBDomain::Generating boot domain sources.
TRACE::2020-05-04.13:39:33::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2020-05-04.13:39:33::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:33::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:33::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:33::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:33::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:33::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:33::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:33::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:33::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2020-05-04.13:39:33::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:33::SCWMssOS::mss does not exists at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:33::SCWMssOS::Creating sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:33::SCWMssOS::Adding the swdes entry, created swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:33::SCWMssOS::updating the scw layer changes to swdes at   /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:33::SCWMssOS::Writing mss at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:33::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-05-04.13:39:33::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-04.13:39:33::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-04.13:39:33::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-05-04.13:39:34::SCWPlatform::Generating sources Done.
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2020-05-04.13:39:34::SCWMssOS::Could not open the swdb for /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2020-05-04.13:39:34::SCWMssOS::Could not open the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2020-05-04.13:39:34::SCWMssOS::Cleared the swdb table entry
KEYINFO::2020-05-04.13:39:34::SCWMssOS::Could not open the swdb for /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2020-05-04.13:39:34::SCWMssOS::Could not open the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2020-05-04.13:39:34::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-04.13:39:34::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2020-05-04.13:39:34::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:39:34::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:39:34::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_2
TRACE::2020-05-04.13:39:34::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:39:34::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-04.13:39:34::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.13:39:34::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.13:39:34::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.13:39:34::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::mss does not exists at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::Creating sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::Adding the swdes entry, created swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::updating the scw layer changes to swdes at   /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::Writing mss at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-04.13:39:34::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-04.13:39:34::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:34::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-04.13:39:34::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-05-04.13:39:35::SCWPlatform::Started generating the artifacts platform ultra96v2_chirpPrj
TRACE::2020-05-04.13:39:35::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-04.13:39:35::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_chirpPrj
LOG::2020-05-04.13:39:35::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-04.13:39:35::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-04.13:39:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.13:39:35::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-05-04.13:39:35::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-04.13:39:35::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-04.13:39:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.13:39:35::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-05-04.13:39:35::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-04.13:39:35::SCWSystem::Not a boot domain 
LOG::2020-05-04.13:39:35::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-04.13:39:35::SCWDomain::Generating domain artifcats
TRACE::2020-05-04.13:39:35::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-04.13:39:35::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/qemu/
TRACE::2020-05-04.13:39:35::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/qemu/
TRACE::2020-05-04.13:39:35::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/standalone_domain/qemu/
TRACE::2020-05-04.13:39:35::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/standalone_domain/qemu/
TRACE::2020-05-04.13:39:35::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

KEYINFO::2020-05-04.13:39:35::SCWMssOS::Could not open the swdb for /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2020-05-04.13:39:35::SCWMssOS::Could not open the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-05-04.13:39:35::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-04.13:39:35::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_3
TRACE::2020-05-04.13:39:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:39:35::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-04.13:39:35::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.13:39:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-04.13:39:35::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-04.13:39:35::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-04.13:39:35::SCWMssOS::Copying to export directory.
TRACE::2020-05-04.13:39:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-04.13:39:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-05-04.13:39:35::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-05-04.13:39:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-04.13:39:35::SCWSystem::Completed Processing the sysconfig ultra96v2_chirpPrj
LOG::2020-05-04.13:39:35::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_chirpPrj
TRACE::2020-05-04.13:39:35::SCWPlatform::Started preparing the platform 
TRACE::2020-05-04.13:39:35::SCWSystem::Writing the bif file for system config ultra96v2_chirpPrj
TRACE::2020-05-04.13:39:35::SCWSystem::dir created 
TRACE::2020-05-04.13:39:35::SCWSystem::Writing the bif 
TRACE::2020-05-04.13:39:35::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-04.13:39:35::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-04.13:39:35::SCWPlatform::Completed generating the platform
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-04.13:39:35::SCWPlatform::updated the xpfm file.
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.13:39:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:35::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:35::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-04.13:39:35::SCWPlatform::Clearing the existing platform
TRACE::2020-05-04.13:39:35::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-04.13:39:35::SCWBDomain::clearing the fsbl build
TRACE::2020-05-04.13:39:35::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWBDomain::clearing the pmufw build
TRACE::2020-05-04.13:39:35::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:35::SCWSystem::Clearing the domains completed.
TRACE::2020-05-04.13:39:35::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform location is /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Removing the HwDB with name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:35::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened new HwDB with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWReader::Active system found as  ultra96v2_chirpPrj
TRACE::2020-05-04.13:39:42::SCWReader::Handling sysconfig ultra96v2_chirpPrj
TRACE::2020-05-04.13:39:42::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.13:39:42::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.13:39:42::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.13:39:42::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:39:42::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2020-05-04.13:39:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:39:42::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.13:39:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWReader::No isolation master present  
TRACE::2020-05-04.13:39:42::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.13:39:42::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.13:39:42::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.13:39:42::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.13:39:42::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:39:42::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_2
TRACE::2020-05-04.13:39:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:39:42::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-04.13:39:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.13:39:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWReader::No isolation master present  
TRACE::2020-05-04.13:39:42::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.13:39:42::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.13:39:42::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.13:39:42::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:42::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_3
TRACE::2020-05-04.13:39:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:39:42::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.13:39:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWReader::No isolation master present  
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:42::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:42::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:42::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:42::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:42::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.13:39:43::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:43::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:43::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:43::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:43::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

KEYINFO::2020-05-04.13:39:43::SCWMssOS::Could not open the swdb for system_3
KEYINFO::2020-05-04.13:39:43::SCWMssOS::Could not open the sw design at  system_3
ERROR: [Hsi 55-1558] Software Design system_3 is not found

TRACE::2020-05-04.13:39:43::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-04.13:39:43::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_3
TRACE::2020-05-04.13:39:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:39:43::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:43::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:43::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:43::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:43::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:43::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.13:39:43::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:43::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:43::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:43::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:43::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:43::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_3
TRACE::2020-05-04.13:39:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:39:43::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:43::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:43::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:43::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:43::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:43::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.13:39:43::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:43::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:43::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:43::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:43::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:43::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_3
TRACE::2020-05-04.13:39:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:39:43::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:39:43::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:39:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:39:43::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:43::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:39:43::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:39:43::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:39:43::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2020-05-04.13:40:26::SCWPlatform::Started generating the artifacts platform ultra96v2_chirpPrj
TRACE::2020-05-04.13:40:26::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-04.13:40:26::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_chirpPrj
LOG::2020-05-04.13:40:26::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-04.13:40:26::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-04.13:40:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.13:40:26::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2020-05-04.13:40:26::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:40:26::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:40:26::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:40:26::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:40:26::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:40:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:40:26::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:40:26::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:40:26::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:40:26::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:40:26::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:40:26::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-05-04.13:40:26::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.13:40:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.13:40:26::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl ; bash -c "make  " 
TRACE::2020-05-04.13:40:26::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2020-05-04.13:40:26::SCWBDomain::make[1]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:26::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.13:40:26::SCWBDomain::-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:26::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.13:40:26::SCWBDomain::objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:26::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.13:40:26::SCWBDomain::-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:26::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.13:40:26::SCWBDomain::objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Include files for this library have already been copied.

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:26::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.13:40:26::SCWBDomain::-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.13:40:26::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.13:40:26::SCWBDomain::o-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:26::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.13:40:26::SCWBDomain::-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2020-05-04.13:40:26::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2020-05-04.13:40:26::SCWBDomain::-ffat-lto-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.13:40:26::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.13:40:26::SCWBDomain::o-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:26::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.13:40:26::SCWBDomain::-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:26::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.13:40:26::SCWBDomain::objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:26::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.13:40:26::SCWBDomain::objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:26::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.13:40:26::SCWBDomain::-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:26::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.13:40:26::SCWBDomain::bjects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.13:40:26::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.13:40:26::SCWBDomain::lto-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:26::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.13:40:26::SCWBDomain::-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:26::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.13:40:26::SCWBDomain::objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.13:40:26::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2020-05-04.13:40:26::SCWBDomain::at-lto-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.13:40:26::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.13:40:26::SCWBDomain::o-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.13:40:26::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.13:40:26::SCWBDomain::lto-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:26::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.13:40:26::SCWBDomain::objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.13:40:26::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.13:40:26::SCWBDomain::o-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:26::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.13:40:26::SCWBDomain::-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:26::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.13:40:26::SCWBDomain::-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.13:40:26::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.13:40:26::SCWBDomain::lto-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:26::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.13:40:26::SCWBDomain::bjects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.13:40:26::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2020-05-04.13:40:26::SCWBDomain::-lto-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:26::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.13:40:26::SCWBDomain::-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:26::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.13:40:26::SCWBDomain::bjects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:26::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.13:40:26::SCWBDomain::bjects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2020-05-04.13:40:26::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2020-05-04.13:40:26::SCWBDomain::fat-lto-objects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:26::SCWBDomain::exa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2020-05-04.13:40:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:26::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.13:40:26::SCWBDomain::jects"

TRACE::2020-05-04.13:40:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:26::SCWBDomain::texa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.13:40:26::SCWBDomain::Compiling XilFFs Library

TRACE::2020-05-04.13:40:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:27::SCWBDomain::exa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.13:40:27::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.13:40:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:40:27::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.13:40:27::SCWBDomain::ects"

TRACE::2020-05-04.13:40:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:27::SCWBDomain::texa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.13:40:27::SCWBDomain::Compiling spips

TRACE::2020-05-04.13:40:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:27::SCWBDomain::exa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.13:40:27::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.13:40:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:27::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.13:40:27::SCWBDomain::jects"

TRACE::2020-05-04.13:40:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:27::SCWBDomain::texa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.13:40:27::SCWBDomain::Compiling scugic

TRACE::2020-05-04.13:40:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:27::SCWBDomain::exa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.13:40:27::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2020-05-04.13:40:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:40:27::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.13:40:27::SCWBDomain::ects"

TRACE::2020-05-04.13:40:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:27::SCWBDomain::texa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.13:40:27::SCWBDomain::Compiling xilpm library

TRACE::2020-05-04.13:40:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:28::SCWBDomain::exa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.13:40:28::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.13:40:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.13:40:28::SCWBDomain::jects"

TRACE::2020-05-04.13:40:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:28::SCWBDomain::texa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.13:40:28::SCWBDomain::Compiling rtcpsu

TRACE::2020-05-04.13:40:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:28::SCWBDomain::exa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.13:40:28::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.13:40:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:28::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.13:40:28::SCWBDomain::bjects"

TRACE::2020-05-04.13:40:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:28::SCWBDomain::texa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.13:40:28::SCWBDomain::Compiling resetps

TRACE::2020-05-04.13:40:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:28::SCWBDomain::exa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.13:40:28::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.13:40:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.13:40:28::SCWBDomain::jects"

TRACE::2020-05-04.13:40:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:28::SCWBDomain::texa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.13:40:28::SCWBDomain::Compiling csudma

TRACE::2020-05-04.13:40:29::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:29::SCWBDomain::exa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.13:40:29::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.13:40:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.13:40:29::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2020-05-04.13:40:29::SCWBDomain::at-lto-objects"

TRACE::2020-05-04.13:40:29::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:29::SCWBDomain::texa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.13:40:29::SCWBDomain::Compiling coresightps_dcc

TRACE::2020-05-04.13:40:29::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:29::SCWBDomain::exa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.13:40:29::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.13:40:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:29::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.13:40:29::SCWBDomain::bjects"

TRACE::2020-05-04.13:40:29::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:29::SCWBDomain::texa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.13:40:29::SCWBDomain::Compiling axipmon

TRACE::2020-05-04.13:40:29::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:29::SCWBDomain::exa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.13:40:29::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.13:40:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:29::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.13:40:29::SCWBDomain::jects"

TRACE::2020-05-04.13:40:29::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:29::SCWBDomain::texa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.13:40:29::SCWBDomain::Compiling ipipsu

TRACE::2020-05-04.13:40:29::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:29::SCWBDomain::exa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.13:40:29::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.13:40:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:40:29::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.13:40:29::SCWBDomain::ects"

TRACE::2020-05-04.13:40:29::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:29::SCWBDomain::texa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.13:40:29::SCWBDomain::Compiling avbuf

TRACE::2020-05-04.13:40:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:30::SCWBDomain::exa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.13:40:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.13:40:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:40:30::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.13:40:30::SCWBDomain::ects"

TRACE::2020-05-04.13:40:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:30::SCWBDomain::texa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.13:40:30::SCWBDomain::Compiling dpdma

TRACE::2020-05-04.13:40:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:30::SCWBDomain::exa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.13:40:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.13:40:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:30::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.13:40:30::SCWBDomain::jects"

TRACE::2020-05-04.13:40:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:30::SCWBDomain::texa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.13:40:30::SCWBDomain::Compiling usbpsu

TRACE::2020-05-04.13:40:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:31::SCWBDomain::exa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.13:40:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.13:40:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.13:40:31::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.13:40:31::SCWBDomain::cts"

TRACE::2020-05-04.13:40:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:31::SCWBDomain::texa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.13:40:31::SCWBDomain::Compiling sdps

TRACE::2020-05-04.13:40:32::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:32::SCWBDomain::exa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.13:40:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-04.13:40:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:32::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.13:40:32::SCWBDomain::-objects"

TRACE::2020-05-04.13:40:32::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:32::SCWBDomain::texa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.13:40:32::SCWBDomain::Compiling XilSecure Library

TRACE::2020-05-04.13:40:33::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:33::SCWBDomain::exa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.13:40:33::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.13:40:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:33::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.13:40:33::SCWBDomain::jects"

TRACE::2020-05-04.13:40:33::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:33::SCWBDomain::texa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.13:40:33::SCWBDomain::Compiling ttcps

TRACE::2020-05-04.13:40:33::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:33::SCWBDomain::exa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.13:40:33::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.13:40:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:40:33::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.13:40:33::SCWBDomain::ects"

TRACE::2020-05-04.13:40:33::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:33::SCWBDomain::texa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.13:40:33::SCWBDomain::Compiling dppsu

TRACE::2020-05-04.13:40:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:34::SCWBDomain::exa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.13:40:34::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.13:40:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.13:40:34::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.13:40:34::SCWBDomain::lto-objects"

TRACE::2020-05-04.13:40:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:34::SCWBDomain::texa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.13:40:34::SCWBDomain::Compiling video_common

TRACE::2020-05-04.13:40:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:34::SCWBDomain::exa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.13:40:34::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.13:40:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:34::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.13:40:34::SCWBDomain::bjects"

TRACE::2020-05-04.13:40:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:34::SCWBDomain::texa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.13:40:34::SCWBDomain::Compiling clockps

TRACE::2020-05-04.13:40:35::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:35::SCWBDomain::exa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.13:40:35::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.13:40:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:35::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.13:40:35::SCWBDomain::-objects"

TRACE::2020-05-04.13:40:35::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:35::SCWBDomain::texa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.13:40:35::SCWBDomain::Compiling sysmonpsu

TRACE::2020-05-04.13:40:36::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:36::SCWBDomain::exa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.13:40:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.13:40:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:40:36::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.13:40:36::SCWBDomain::ects"

TRACE::2020-05-04.13:40:36::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:36::SCWBDomain::texa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.13:40:36::SCWBDomain::Compiling wdtps

TRACE::2020-05-04.13:40:36::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:36::SCWBDomain::exa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.13:40:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.13:40:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:36::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.13:40:36::SCWBDomain::bjects"

TRACE::2020-05-04.13:40:36::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:36::SCWBDomain::texa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.13:40:36::SCWBDomain::Compiling ddrcpsu

TRACE::2020-05-04.13:40:36::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:36::SCWBDomain::exa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.13:40:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.13:40:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:36::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.13:40:36::SCWBDomain::jects"

TRACE::2020-05-04.13:40:36::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:36::SCWBDomain::texa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.13:40:36::SCWBDomain::Compiling gpiops

TRACE::2020-05-04.13:40:36::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:36::SCWBDomain::exa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.13:40:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.13:40:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:36::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.13:40:36::SCWBDomain::jects"

TRACE::2020-05-04.13:40:36::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:36::SCWBDomain::texa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.13:40:36::SCWBDomain::Compiling iicps

TRACE::2020-05-04.13:40:37::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:37::SCWBDomain::exa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.13:40:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.13:40:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:37::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.13:40:37::SCWBDomain::-objects"

TRACE::2020-05-04.13:40:37::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:37::SCWBDomain::texa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.13:40:37::SCWBDomain::Compiling uartns550

TRACE::2020-05-04.13:40:38::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:38::SCWBDomain::texa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.13:40:38::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:38::SCWBDomain::exa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.13:40:38::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:38::SCWBDomain::exa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.13:40:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.13:40:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.13:40:38::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.13:40:38::SCWBDomain::cts"

TRACE::2020-05-04.13:40:38::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:38::SCWBDomain::texa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.13:40:38::SCWBDomain::Compiling bram

TRACE::2020-05-04.13:40:38::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:38::SCWBDomain::texa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.13:40:38::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:38::SCWBDomain::exa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.13:40:38::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:38::SCWBDomain::exa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.13:40:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.13:40:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.13:40:38::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.13:40:38::SCWBDomain::o-objects"

TRACE::2020-05-04.13:40:38::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:38::SCWBDomain::texa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.13:40:38::SCWBDomain::Compiling standalone ARMv8 64 bit

TRACE::2020-05-04.13:40:39::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:39::SCWBDomain::exa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.13:40:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.13:40:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.13:40:39::SCWBDomain::jects"

TRACE::2020-05-04.13:40:39::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:39::SCWBDomain::texa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.13:40:39::SCWBDomain::Compiling uartps

TRACE::2020-05-04.13:40:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:40::SCWBDomain::exa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.13:40:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.13:40:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.13:40:40::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.13:40:40::SCWBDomain::cts"

TRACE::2020-05-04.13:40:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:40::SCWBDomain::texa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.13:40:40::SCWBDomain::Compiling gpio

TRACE::2020-05-04.13:40:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:40::SCWBDomain::exa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.13:40:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.13:40:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.13:40:40::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.13:40:40::SCWBDomain::cts"

TRACE::2020-05-04.13:40:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:40::SCWBDomain::texa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.13:40:40::SCWBDomain::Compiling zdma

TRACE::2020-05-04.13:40:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:40::SCWBDomain::exa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.13:40:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.13:40:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.13:40:40::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2020-05-04.13:40:40::SCWBDomain::-lto-objects"

TRACE::2020-05-04.13:40:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.13:40:40::SCWBDomain::texa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.13:40:40::SCWBDomain::Compiling cpu_cortexa53

TRACE::2020-05-04.13:40:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.13:40:40::SCWBDomain::exa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.13:40:40::SCWBDomain::Finished building libraries

TRACE::2020-05-04.13:40:40::SCWBDomain::make[1]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-05-04.13:40:40::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_authentication.
TRACE::2020-05-04.13:40:40::SCWBDomain::c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:40::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_sd.c -o xfsbl_s
TRACE::2020-05-04.13:40:40::SCWBDomain::d.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:40::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_dfu_util.c -o x
TRACE::2020-05-04.13:40:40::SCWBDomain::fsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:40::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_csu_dma.c -o xf
TRACE::2020-05-04.13:40:40::SCWBDomain::sbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_plpartition_val
TRACE::2020-05-04.13:40:41::SCWBDomain::id.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_bs.c -o xfsbl_b
TRACE::2020-05-04.13:40:41::SCWBDomain::s.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_board.c -o xfsb
TRACE::2020-05-04.13:40:41::SCWBDomain::l_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_image_header.c 
TRACE::2020-05-04.13:40:41::SCWBDomain::-o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c psu_init.c -o psu_ini
TRACE::2020-05-04.13:40:41::SCWBDomain::t.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_handoff.c -o xf
TRACE::2020-05-04.13:40:41::SCWBDomain::sbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_initialization.
TRACE::2020-05-04.13:40:41::SCWBDomain::c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_partition_load.
TRACE::2020-05-04.13:40:41::SCWBDomain::c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc.c -o xfsbl
TRACE::2020-05-04.13:40:42::SCWBDomain::_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_main.c -o xfsbl
TRACE::2020-05-04.13:40:42::SCWBDomain::_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_hooks.c -o xfsb
TRACE::2020-05-04.13:40:42::SCWBDomain::l_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc_drivers.c 
TRACE::2020-05-04.13:40:42::SCWBDomain::-o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_usb.c -o xfsbl_
TRACE::2020-05-04.13:40:42::SCWBDomain::usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_ddr_init.c -o x
TRACE::2020-05-04.13:40:42::SCWBDomain::fsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_nand.c -o xfsbl
TRACE::2020-05-04.13:40:42::SCWBDomain::_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_rsa_sha.c -o xf
TRACE::2020-05-04.13:40:42::SCWBDomain::sbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_qspi.c -o xfsbl
TRACE::2020-05-04.13:40:42::SCWBDomain::_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_exit.S -o xfsbl
TRACE::2020-05-04.13:40:42::SCWBDomain::_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_translation_tab
TRACE::2020-05-04.13:40:42::SCWBDomain::le.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.13:40:42::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_authentication.o  xfsbl_sd.o  xfsbl_dfu_util.o  xfsbl_csu_dma.o  xfsbl_plpartitio
TRACE::2020-05-04.13:40:42::SCWBDomain::n_valid.o  xfsbl_bs.o  xfsbl_board.o  xfsbl_image_header.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_partitio
TRACE::2020-05-04.13:40:42::SCWBDomain::n_load.o  xfsbl_misc.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_misc_drivers.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_nand.o  xfsbl_r
TRACE::2020-05-04.13:40:42::SCWBDomain::sa_sha.o  xfsbl_qspi.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -
TRACE::2020-05-04.13:40:42::SCWBDomain::ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--
TRACE::2020-05-04.13:40:42::SCWBDomain::start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                      
TRACE::2020-05-04.13:40:42::SCWBDomain::                                                                                     -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/ps
TRACE::2020-05-04.13:40:42::SCWBDomain::u_cortexa53_0/lib -Tlscript.ld

LOG::2020-05-04.13:40:44::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-04.13:40:44::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-04.13:40:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.13:40:44::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2020-05-04.13:40:44::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:40:44::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:40:44::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:40:44::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:40:44::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:40:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:40:44::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:40:44::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:40:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:40:44::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:40:44::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:40:44::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:40:44::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-05-04.13:40:44::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.13:40:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.13:40:44::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw ; bash -c "make  " 
TRACE::2020-05-04.13:40:44::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2020-05-04.13:40:44::SCWBDomain::make[1]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.13:40:44::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.13:40:44::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-04.13:40:44::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-04.13:40:44::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-04.13:40:44::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-05-04.13:40:44::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.13:40:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.13:40:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.13:40:44::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.13:40:44::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.13:40:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.13:40:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.13:40:44::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.13:40:44::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.13:40:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.13:40:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-04.13:40:44::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-04.13:40:44::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-04.13:40:44::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-04.13:40:44::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.13:40:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.13:40:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.13:40:44::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.13:40:44::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.13:40:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.13:40:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-04.13:40:44::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-04.13:40:44::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2020-05-04.13:40:44::SCWBDomain:: "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAG
TRACE::2020-05-04.13:40:44::SCWBDomain::S=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.13:40:44::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.13:40:44::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-04.13:40:44::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-05-04.13:40:44::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-04.13:40:44::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-04.13:40:44::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.13:40:44::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.13:40:44::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.13:40:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.13:40:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.13:40:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.13:40:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-04.13:40:44::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-05-04.13:40:44::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.13:40:44::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.13:40:44::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.13:40:44::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.13:40:44::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-05-04.13:40:44::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2020-05-04.13:40:44::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.13:40:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.13:40:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.13:40:44::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.13:40:44::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.13:40:44::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.13:40:44::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.13:40:44::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.13:40:44::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:44::SCWBDomain::u_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.13:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.13:40:44::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.13:40:44::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:44::SCWBDomain::mu_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.13:40:44::SCWBDomain::Compiling clockps

TRACE::2020-05-04.13:40:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:45::SCWBDomain::u_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.13:40:45::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.13:40:45::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-04.13:40:45::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-04.13:40:45::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:45::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:45::SCWBDomain::mu_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.13:40:45::SCWBDomain::Compiling spips

TRACE::2020-05-04.13:40:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:45::SCWBDomain::u_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.13:40:45::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-04.13:40:45::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.13:40:45::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.13:40:45::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:45::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:45::SCWBDomain::mu_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.13:40:45::SCWBDomain::Compiling XilSecure Library

TRACE::2020-05-04.13:40:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:45::SCWBDomain::u_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.13:40:45::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.13:40:45::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.13:40:45::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.13:40:45::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:45::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:45::SCWBDomain::mu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.13:40:45::SCWBDomain::Compiling rtcpsu

TRACE::2020-05-04.13:40:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:46::SCWBDomain::u_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.13:40:46::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.13:40:46::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.13:40:46::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.13:40:46::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:46::SCWBDomain::mu_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.13:40:46::SCWBDomain::Compiling resetps

TRACE::2020-05-04.13:40:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:46::SCWBDomain::u_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.13:40:46::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.13:40:46::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.13:40:46::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.13:40:46::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:46::SCWBDomain::mu_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.13:40:46::SCWBDomain::Compiling csudma

TRACE::2020-05-04.13:40:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:46::SCWBDomain::u_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.13:40:46::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.13:40:46::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.13:40:46::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.13:40:46::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:46::SCWBDomain::mu_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.13:40:46::SCWBDomain::Compiling axipmon

TRACE::2020-05-04.13:40:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:46::SCWBDomain::u_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.13:40:46::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.13:40:46::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.13:40:46::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.13:40:46::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:46::SCWBDomain::mu_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.13:40:46::SCWBDomain::Compiling ipipsu

TRACE::2020-05-04.13:40:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:46::SCWBDomain::u_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.13:40:46::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.13:40:46::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-04.13:40:46::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-04.13:40:46::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:46::SCWBDomain::mu_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.13:40:46::SCWBDomain::Compiling avbuf

TRACE::2020-05-04.13:40:47::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:47::SCWBDomain::u_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.13:40:47::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.13:40:47::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-04.13:40:47::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-04.13:40:47::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:47::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:47::SCWBDomain::mu_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.13:40:47::SCWBDomain::Compiling dpdma

TRACE::2020-05-04.13:40:47::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:47::SCWBDomain::u_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.13:40:47::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.13:40:47::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.13:40:47::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.13:40:47::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:47::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:47::SCWBDomain::mu_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.13:40:47::SCWBDomain::Compiling usbpsu

TRACE::2020-05-04.13:40:47::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:47::SCWBDomain::u_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.13:40:47::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.13:40:47::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-04.13:40:47::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-04.13:40:47::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:47::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:47::SCWBDomain::mu_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.13:40:47::SCWBDomain::Compiling sdps

TRACE::2020-05-04.13:40:48::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:48::SCWBDomain::u_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.13:40:48::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.13:40:48::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.13:40:48::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.13:40:48::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:48::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:48::SCWBDomain::mu_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.13:40:48::SCWBDomain::Compiling ttcps

TRACE::2020-05-04.13:40:48::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:48::SCWBDomain::u_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.13:40:48::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.13:40:48::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-04.13:40:48::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-04.13:40:48::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:48::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:48::SCWBDomain::mu_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.13:40:48::SCWBDomain::Compiling dppsu

TRACE::2020-05-04.13:40:48::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:48::SCWBDomain::u_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.13:40:48::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.13:40:48::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-04.13:40:48::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-05-04.13:40:48::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:48::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:48::SCWBDomain::mu_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.13:40:48::SCWBDomain::Compiling video_common

TRACE::2020-05-04.13:40:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:49::SCWBDomain::u_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.13:40:49::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2020-05-04.13:40:49::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.13:40:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.13:40:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:49::SCWBDomain::mu_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-04.13:40:49::SCWBDomain::Compiling xilfpga Library

TRACE::2020-05-04.13:40:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:49::SCWBDomain::u_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-04.13:40:49::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.13:40:49::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.13:40:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.13:40:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:49::SCWBDomain::mu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.13:40:49::SCWBDomain::Compiling sysmonpsu

TRACE::2020-05-04.13:40:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:49::SCWBDomain::u_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.13:40:49::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.13:40:49::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-04.13:40:49::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-04.13:40:49::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:49::SCWBDomain::mu_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.13:40:49::SCWBDomain::Compiling wdtps

TRACE::2020-05-04.13:40:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:49::SCWBDomain::u_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.13:40:49::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.13:40:49::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.13:40:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.13:40:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:49::SCWBDomain::mu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.13:40:49::SCWBDomain::Compiling ddrcpsu

TRACE::2020-05-04.13:40:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:49::SCWBDomain::u_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.13:40:49::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.13:40:49::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.13:40:49::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.13:40:49::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:49::SCWBDomain::mu_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.13:40:49::SCWBDomain::Compiling gpiops

TRACE::2020-05-04.13:40:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:50::SCWBDomain::u_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.13:40:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.13:40:50::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.13:40:50::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.13:40:50::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:50::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:50::SCWBDomain::mu_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.13:40:50::SCWBDomain::Compiling iicps

TRACE::2020-05-04.13:40:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:50::SCWBDomain::u_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.13:40:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.13:40:50::SCWBDomain::make -C psu_pmu_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.13:40:50::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.13:40:50::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:50::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:50::SCWBDomain::mu_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.13:40:50::SCWBDomain::Compiling uartns550

TRACE::2020-05-04.13:40:50::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:50::SCWBDomain::mu_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.13:40:50::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:50::SCWBDomain::u_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.13:40:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:50::SCWBDomain::u_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.13:40:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.13:40:50::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-04.13:40:50::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-04.13:40:50::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:50::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:50::SCWBDomain::mu_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.13:40:50::SCWBDomain::Compiling bram

TRACE::2020-05-04.13:40:50::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:50::SCWBDomain::mu_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.13:40:50::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:50::SCWBDomain::u_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.13:40:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:50::SCWBDomain::u_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.13:40:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2020-05-04.13:40:50::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.13:40:50::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.13:40:50::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:50::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:50::SCWBDomain::mu_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-04.13:40:50::SCWBDomain::Compiling Xilskey Library

TRACE::2020-05-04.13:40:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:51::SCWBDomain::u_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-04.13:40:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.13:40:51::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.13:40:51::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.13:40:51::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:51::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:51::SCWBDomain::mu_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.13:40:51::SCWBDomain::Compiling standalone

TRACE::2020-05-04.13:40:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:52::SCWBDomain::u_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.13:40:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.13:40:52::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.13:40:52::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.13:40:52::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:52::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:52::SCWBDomain::mu_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.13:40:52::SCWBDomain::Compiling uartps

TRACE::2020-05-04.13:40:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:52::SCWBDomain::u_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.13:40:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.13:40:52::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-04.13:40:52::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-04.13:40:52::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:52::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:52::SCWBDomain::mu_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.13:40:52::SCWBDomain::Compiling gpio

TRACE::2020-05-04.13:40:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:52::SCWBDomain::u_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.13:40:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.13:40:52::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-04.13:40:52::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-04.13:40:52::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:52::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:52::SCWBDomain::mu_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.13:40:52::SCWBDomain::Compiling zdma

TRACE::2020-05-04.13:40:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:52::SCWBDomain::u_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.13:40:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2020-05-04.13:40:52::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-04.13:40:52::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-04.13:40:52::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.13:40:52::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:52::SCWBDomain::mu_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.13:40:52::SCWBDomain::Compiling cpu

TRACE::2020-05-04.13:40:52::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.13:40:52::SCWBDomain::mu_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.13:40:52::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:52::SCWBDomain::u_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.13:40:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.13:40:52::SCWBDomain::u_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.13:40:52::SCWBDomain::Finished building libraries

TRACE::2020-05-04.13:40:52::SCWBDomain::make[1]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-05-04.13:40:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:52::SCWBDomain::s    -c pm_master.c -o pm_master.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:52::SCWBDomain::s    -c xpfw_error_manager.c -o xpfw_error_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:52::SCWBDomain::s    -c xpfw_restart.c -o xpfw_restart.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:52::SCWBDomain::s    -c pm_notifier.c -o pm_notifier.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:52::SCWBDomain::s    -c pm_requirement.c -o pm_requirement.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c pm_node_reset.c -o pm_node_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c pm_mmio_access.c -o pm_mmio_access.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c pm_core.c -o pm_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c pm_system.c -o pm_system.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c pm_config.c -o pm_config.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c xpfw_events.c -o xpfw_events.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c xpfw_scheduler.c -o xpfw_scheduler.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c xpfw_interrupts.c -o xpfw_interrupts.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c xpfw_module.c -o xpfw_module.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c xpfw_resets.c -o xpfw_resets.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:53::SCWBDomain::s    -c xpfw_mod_sched.c -o xpfw_mod_sched.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c xpfw_user_startup.c -o xpfw_user_startup.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c xpfw_rom_interface.c -o xpfw_rom_interface.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c pm_callbacks.c -o pm_callbacks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c xpfw_ipi_manager.c -o xpfw_ipi_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c xpfw_platform.c -o xpfw_platform.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c pm_extern.c -o pm_extern.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c pm_node.c -o pm_node.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c idle_hooks.c -o idle_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c xpfw_mod_common.c -o xpfw_mod_common.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c pm_periph.c -o pm_periph.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c pm_binding.c -o pm_binding.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c pm_power.c -o pm_power.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:54::SCWBDomain::s    -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:55::SCWBDomain::s    -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:55::SCWBDomain::s    -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.13:40:55::SCWBDomain::s    -c xpfw_start.S -o xpfw_start.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.13:40:55::SCWBDomain::mb-gcc -o executable.elf  pm_master.o  xpfw_error_manager.o  xpfw_restart.o  pm_notifier.o  pm_requirement.o  pm_node_reset.o  
TRACE::2020-05-04.13:40:55::SCWBDomain::pm_sram.o  pm_mmio_access.o  pm_core.o  pm_system.o  pm_config.o  xpfw_xpu.o  pm_gic_proxy.o  xpfw_aib.o  xpfw_events.o  xpfw_s
TRACE::2020-05-04.13:40:55::SCWBDomain::cheduler.o  pm_slave.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  xpfw_interrupts.o  xpfw_module.o  pm_qspi.o  xpfw_mod_dap.o  xpf
TRACE::2020-05-04.13:40:55::SCWBDomain::w_resets.o  xpfw_util.o  xpfw_mod_sched.o  xpfw_mod_rtc.o  xpfw_user_startup.o  xpfw_rom_interface.o  xpfw_mod_wdt.o  pm_reset.
TRACE::2020-05-04.13:40:55::SCWBDomain::o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_crc.o  xpfw_ipi_manager.o  xpfw_mod_ultra96.o  xpfw_platform.o  pm_extern.o  pm_node.o 
TRACE::2020-05-04.13:40:55::SCWBDomain:: xpfw_core.o  idle_hooks.o  xpfw_mod_common.o  pm_periph.o  pm_binding.o  pm_hooks.o  pm_gpp.o  pm_usb.o  pm_power.o  xpfw_main
TRACE::2020-05-04.13:40:55::SCWBDomain::.o  xpfw_mod_em.o  pm_csudma.o  pm_pll.o  pm_proc.o  xpfw_mod_legacy.o  pm_clock.o  xpfw_start.o  -MMD -MP      -mlittle-endian
TRACE::2020-05-04.13:40:55::SCWBDomain:: -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-
TRACE::2020-05-04.13:40:55::SCWBDomain::lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lxilsecure,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-l
TRACE::2020-05-04.13:40:55::SCWBDomain::c,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                          
TRACE::2020-05-04.13:40:55::SCWBDomain::                                                     -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_
TRACE::2020-05-04.13:40:55::SCWBDomain::0/lib -Tlscript.ld

LOG::2020-05-04.13:40:56::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-04.13:40:56::SCWSystem::Not a boot domain 
LOG::2020-05-04.13:40:56::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-04.13:40:56::SCWDomain::Generating domain artifcats
TRACE::2020-05-04.13:40:56::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-04.13:40:56::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/qemu/
TRACE::2020-05-04.13:40:56::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/qemu/
TRACE::2020-05-04.13:40:56::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/standalone_domain/qemu/
TRACE::2020-05-04.13:40:56::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/standalone_domain/qemu/
TRACE::2020-05-04.13:40:56::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-04.13:40:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:40:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:40:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:40:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:40:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:40:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:40:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:40:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:40:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:40:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:40:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:40:56::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:40:56::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:40:56::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:40:56::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-05-04.13:40:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:40:56::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:40:56::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-04.13:40:56::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:40:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.13:40:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-04.13:40:56::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-04.13:40:56::SCWMssOS::doing bsp build ... 
TRACE::2020-05-04.13:40:56::SCWMssOS::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.13:40:56::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:56::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.13:40:56::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2020-05-04.13:40:56::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.13:40:56::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:56::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:56::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:56::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:56::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.13:40:56::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.13:40:56::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:56::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.13:40:56::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.13:40:56::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:56::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.13:40:56::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:56::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:56::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2020-05-04.13:40:56::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.13:40:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:56::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:56::SCWMssOS::Compiling clockps

TRACE::2020-05-04.13:40:57::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.13:40:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:40:57::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:57::SCWMssOS::Compiling spips

TRACE::2020-05-04.13:40:57::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.13:40:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:57::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:57::SCWMssOS::Compiling scugic

TRACE::2020-05-04.13:40:58::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.13:40:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:58::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:58::SCWMssOS::Compiling rtcpsu

TRACE::2020-05-04.13:40:58::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.13:40:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:58::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:58::SCWMssOS::Compiling resetps

TRACE::2020-05-04.13:40:58::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.13:40:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:58::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:58::SCWMssOS::Compiling csudma

TRACE::2020-05-04.13:40:58::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.13:40:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.13:40:58::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:58::SCWMssOS::Compiling coresightps_dcc

TRACE::2020-05-04.13:40:58::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.13:40:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:58::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:58::SCWMssOS::Compiling axipmon

TRACE::2020-05-04.13:40:59::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.13:40:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:59::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:59::SCWMssOS::Compiling ipipsu

TRACE::2020-05-04.13:40:59::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.13:40:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:40:59::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:59::SCWMssOS::Compiling avbuf

TRACE::2020-05-04.13:40:59::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.13:40:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:40:59::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:59::SCWMssOS::Compiling dpdma

TRACE::2020-05-04.13:41:00::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.13:41:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:41:00::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:00::SCWMssOS::Compiling usbpsu

TRACE::2020-05-04.13:41:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.13:41:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.13:41:01::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:01::SCWMssOS::Compiling sdps

TRACE::2020-05-04.13:41:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.13:41:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:41:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:01::SCWMssOS::Compiling ttcps

TRACE::2020-05-04.13:41:02::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.13:41:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:41:02::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:02::SCWMssOS::Compiling dppsu

TRACE::2020-05-04.13:41:02::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.13:41:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.13:41:02::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:02::SCWMssOS::Compiling video_common

TRACE::2020-05-04.13:41:03::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.13:41:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:41:03::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:03::SCWMssOS::Compiling sysmonpsu

TRACE::2020-05-04.13:41:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.13:41:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:41:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:04::SCWMssOS::Compiling wdtps

TRACE::2020-05-04.13:41:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.13:41:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:41:04::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:04::SCWMssOS::Compiling ddrcpsu

TRACE::2020-05-04.13:41:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.13:41:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:41:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:04::SCWMssOS::Compiling gpiops

TRACE::2020-05-04.13:41:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.13:41:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:41:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:04::SCWMssOS::Compiling iicps

TRACE::2020-05-04.13:41:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.13:41:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:41:05::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:05::SCWMssOS::Compiling uartns550

TRACE::2020-05-04.13:41:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.13:41:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.13:41:05::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:05::SCWMssOS::Compiling bram

TRACE::2020-05-04.13:41:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.13:41:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.13:41:06::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:06::SCWMssOS::Compiling standalone ARMv8 64 bit

TRACE::2020-05-04.13:41:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.13:41:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:41:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:07::SCWMssOS::Compiling uartps

TRACE::2020-05-04.13:41:08::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.13:41:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.13:41:08::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:08::SCWMssOS::Compiling gpio

TRACE::2020-05-04.13:41:08::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.13:41:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.13:41:08::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:08::SCWMssOS::Compiling zdma

TRACE::2020-05-04.13:41:08::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.13:41:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.13:41:08::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:41:08::SCWMssOS::Compiling cpu_cortexa53

TRACE::2020-05-04.13:41:08::SCWMssOS::Finished building libraries

TRACE::2020-05-04.13:41:08::SCWMssOS::Copying to export directory.
TRACE::2020-05-04.13:41:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-04.13:41:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-04.13:41:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-04.13:41:08::SCWSystem::Completed Processing the sysconfig ultra96v2_chirpPrj
LOG::2020-05-04.13:41:08::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_chirpPrj
TRACE::2020-05-04.13:41:08::SCWPlatform::Started preparing the platform 
TRACE::2020-05-04.13:41:08::SCWSystem::Writing the bif file for system config ultra96v2_chirpPrj
TRACE::2020-05-04.13:41:08::SCWSystem::dir created 
TRACE::2020-05-04.13:41:08::SCWSystem::Writing the bif 
TRACE::2020-05-04.13:41:08::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-04.13:41:08::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-04.13:41:08::SCWPlatform::Completed generating the platform
TRACE::2020-05-04.13:41:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:41:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:41:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:41:08::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:41:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:41:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:41:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:41:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:41:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:41:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:41:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:41:08::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:41:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:41:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:41:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:41:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:41:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:41:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:41:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:41:08::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:41:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:41:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:41:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:41:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:41:08::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-04.13:41:08::SCWPlatform::updated the xpfm file.
TRACE::2020-05-04.13:41:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:41:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:41:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:41:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.13:41:08::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.13:41:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:41:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:41:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:41:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:44::SCWPlatform::Clearing the existing platform
TRACE::2020-05-04.13:46:44::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-04.13:46:44::SCWBDomain::clearing the fsbl build
TRACE::2020-05-04.13:46:44::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:44::SCWBDomain::clearing the pmufw build
TRACE::2020-05-04.13:46:44::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:44::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:44::SCWSystem::Clearing the domains completed.
TRACE::2020-05-04.13:46:44::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-04.13:46:44::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:44::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:44::SCWPlatform:: Platform location is /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:44::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:44::SCWPlatform::Removing the HwDB with name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:44::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:44::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:44::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:44::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:44::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened new HwDB with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWReader::Active system found as  ultra96v2_chirpPrj
TRACE::2020-05-04.13:46:50::SCWReader::Handling sysconfig ultra96v2_chirpPrj
TRACE::2020-05-04.13:46:50::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.13:46:50::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.13:46:50::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.13:46:50::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:46:50::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2020-05-04.13:46:50::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:46:50::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.13:46:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWReader::No isolation master present  
TRACE::2020-05-04.13:46:50::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.13:46:50::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.13:46:50::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.13:46:50::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.13:46:50::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2020-05-04.13:46:50::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_2
TRACE::2020-05-04.13:46:50::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:46:50::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-04.13:46:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.13:46:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWReader::No isolation master present  
TRACE::2020-05-04.13:46:50::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.13:46:50::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.13:46:50::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.13:46:50::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:46:50::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-05-04.13:46:50::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:46:50::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.13:46:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWReader::No isolation master present  
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

KEYINFO::2020-05-04.13:46:50::SCWMssOS::Could not open the swdb for system_4
KEYINFO::2020-05-04.13:46:50::SCWMssOS::Could not open the sw design at  system_4
ERROR: [Hsi 55-1558] Software Design system_4 is not found

TRACE::2020-05-04.13:46:50::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-04.13:46:50::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-05-04.13:46:50::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:46:50::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:46:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:50::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.13:46:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:51::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:46:51::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-05-04.13:46:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:46:51::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:51::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:46:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.13:46:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:51::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:46:51::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-05-04.13:46:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:46:51::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.13:46:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.13:46:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:46:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:51::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.13:46:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:46:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:46:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:46:51::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.14:52:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:52:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:52:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:52:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:52:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:52:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:52:50::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:52:50::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:52:50::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:52:50::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:52:50::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:05::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:05::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:09::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:09::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:09::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:09::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:09::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:09::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:09::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:09::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:09::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:09::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:09::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:09::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:09::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:09::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:09::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:09::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:09::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:09::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:09::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:09::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:09::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:09::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-05-04.14:53:10::SCWMssOS::Writing the mss file completed /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.14:53:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:10::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:10::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:10::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:10::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:10::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:10::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:10::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:10::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.14:53:10::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:10::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.14:53:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:10::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:10::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:10::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.14:53:10::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:10::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.14:53:10::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-04.14:53:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:10::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:10::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:10::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:10::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:10::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:10::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2020-05-04.14:53:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.14:53:11::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:11::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:11::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:11::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:11::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2020-05-04.14:53:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.14:53:11::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:11::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-05-04.14:53:11::SCWBDomain::Forcing BSP Sources regeneration.
KEYINFO::2020-05-04.14:53:12::SCWMssOS::Removing file /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system_1.mss
TRACE::2020-05-04.14:53:12::SCWBDomain::Updating the makefile used for building the Application zynqmp_fsbl
TRACE::2020-05-04.14:53:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:12::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

KEYINFO::2020-05-04.14:53:12::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-04.14:53:12::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-05-04.14:53:12::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-04.14:53:12::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:12::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:12::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:12::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2020-05-04.14:53:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.14:53:12::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:13::SCWBDomain::removing the temporary location in _platform.
TRACE::2020-05-04.14:53:13::SCWBDomain::Makefile is Updated.
TRACE::2020-05-04.14:53:13::SCWBDomain::doing clean.
TRACE::2020-05-04.14:53:13::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2020-05-04.14:53:13::SCWBDomain::rm -rf  xfsbl_authentication.o  xfsbl_sd.o  xfsbl_dfu_util.o  xfsbl_csu_dma.o  xfsbl_plpartition_valid.o  psu_init.o  xfsbl_bs.
TRACE::2020-05-04.14:53:13::SCWBDomain::o  xfsbl_board.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_misc.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_misc_drivers.o  xfs
TRACE::2020-05-04.14:53:13::SCWBDomain::bl_usb.o  xfsbl_image_header.o  xfsbl_ddr_init.o  xfsbl_nand.o  xfsbl_rsa_sha.o  xfsbl_qspi.o  xfsbl_partition_load.o  xfsbl_ex
TRACE::2020-05-04.14:53:13::SCWBDomain::it.o  xfsbl_translation_table.o  zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a executable.elf *.o

LOG::2020-05-04.14:53:27::SCWPlatform::Started generating the artifacts platform ultra96v2_chirpPrj
TRACE::2020-05-04.14:53:27::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-04.14:53:27::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_chirpPrj
LOG::2020-05-04.14:53:27::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-04.14:53:27::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-04.14:53:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.14:53:27::SCWDomain::Building the domain :  zynqmp_fsbl
TRACE::2020-05-04.14:53:27::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:27::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:27::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:27::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:27::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:27::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:27::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:27::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:27::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:27::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:27::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-05-04.14:53:27::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.14:53:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.14:53:27::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl ; bash -c "make  " 
TRACE::2020-05-04.14:53:27::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2020-05-04.14:53:27::SCWBDomain::make[1]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.14:53:27::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.14:53:27::SCWBDomain::-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.14:53:27::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.14:53:27::SCWBDomain::objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.14:53:27::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.14:53:27::SCWBDomain::-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.14:53:27::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.14:53:27::SCWBDomain::objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Include files for this library have already been copied.

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.14:53:27::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.14:53:27::SCWBDomain::-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.14:53:27::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.14:53:27::SCWBDomain::o-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.14:53:27::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.14:53:27::SCWBDomain::-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2020-05-04.14:53:27::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2020-05-04.14:53:27::SCWBDomain::-ffat-lto-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.14:53:27::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.14:53:27::SCWBDomain::o-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.14:53:27::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.14:53:27::SCWBDomain::-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.14:53:27::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.14:53:27::SCWBDomain::objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.14:53:27::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.14:53:27::SCWBDomain::objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.14:53:27::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.14:53:27::SCWBDomain::-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.14:53:27::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.14:53:27::SCWBDomain::bjects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.14:53:27::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.14:53:27::SCWBDomain::lto-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.14:53:27::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.14:53:27::SCWBDomain::-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.14:53:27::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.14:53:27::SCWBDomain::objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.14:53:27::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2020-05-04.14:53:27::SCWBDomain::at-lto-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.14:53:27::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.14:53:27::SCWBDomain::o-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.14:53:27::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.14:53:27::SCWBDomain::lto-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.14:53:27::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.14:53:27::SCWBDomain::objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.14:53:27::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.14:53:27::SCWBDomain::o-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.14:53:27::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.14:53:27::SCWBDomain::-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.14:53:27::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.14:53:27::SCWBDomain::-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.14:53:27::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.14:53:27::SCWBDomain::lto-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.14:53:27::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.14:53:27::SCWBDomain::bjects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.14:53:27::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2020-05-04.14:53:27::SCWBDomain::-lto-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.14:53:27::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.14:53:27::SCWBDomain::-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.14:53:27::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.14:53:27::SCWBDomain::bjects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.14:53:27::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.14:53:27::SCWBDomain::bjects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2020-05-04.14:53:27::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2020-05-04.14:53:27::SCWBDomain::fat-lto-objects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:27::SCWBDomain::exa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2020-05-04.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.14:53:27::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.14:53:27::SCWBDomain::jects"

TRACE::2020-05-04.14:53:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:27::SCWBDomain::texa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.14:53:27::SCWBDomain::Compiling XilFFs Library

TRACE::2020-05-04.14:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:28::SCWBDomain::exa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.14:53:28::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.14:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.14:53:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.14:53:28::SCWBDomain::ects"

TRACE::2020-05-04.14:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:28::SCWBDomain::texa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.14:53:28::SCWBDomain::Compiling spips

TRACE::2020-05-04.14:53:28::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:28::SCWBDomain::exa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.14:53:28::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.14:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.14:53:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.14:53:28::SCWBDomain::jects"

TRACE::2020-05-04.14:53:28::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:28::SCWBDomain::texa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.14:53:28::SCWBDomain::Compiling scugic

TRACE::2020-05-04.14:53:29::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:29::SCWBDomain::exa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.14:53:29::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2020-05-04.14:53:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.14:53:29::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.14:53:29::SCWBDomain::ects"

TRACE::2020-05-04.14:53:29::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:29::SCWBDomain::texa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.14:53:29::SCWBDomain::Compiling xilpm library

TRACE::2020-05-04.14:53:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:30::SCWBDomain::exa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.14:53:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.14:53:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.14:53:30::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.14:53:30::SCWBDomain::jects"

TRACE::2020-05-04.14:53:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:30::SCWBDomain::texa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.14:53:30::SCWBDomain::Compiling rtcpsu

TRACE::2020-05-04.14:53:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:30::SCWBDomain::exa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.14:53:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.14:53:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.14:53:30::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.14:53:30::SCWBDomain::bjects"

TRACE::2020-05-04.14:53:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:30::SCWBDomain::texa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.14:53:30::SCWBDomain::Compiling resetps

TRACE::2020-05-04.14:53:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:30::SCWBDomain::exa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.14:53:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.14:53:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.14:53:30::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.14:53:30::SCWBDomain::jects"

TRACE::2020-05-04.14:53:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:30::SCWBDomain::texa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.14:53:30::SCWBDomain::Compiling csudma

TRACE::2020-05-04.14:53:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:30::SCWBDomain::exa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.14:53:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.14:53:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.14:53:30::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2020-05-04.14:53:30::SCWBDomain::at-lto-objects"

TRACE::2020-05-04.14:53:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:30::SCWBDomain::texa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.14:53:30::SCWBDomain::Compiling coresightps_dcc

TRACE::2020-05-04.14:53:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:30::SCWBDomain::exa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.14:53:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.14:53:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.14:53:30::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.14:53:30::SCWBDomain::bjects"

TRACE::2020-05-04.14:53:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:30::SCWBDomain::texa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.14:53:30::SCWBDomain::Compiling axipmon

TRACE::2020-05-04.14:53:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:31::SCWBDomain::exa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.14:53:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.14:53:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.14:53:31::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.14:53:31::SCWBDomain::jects"

TRACE::2020-05-04.14:53:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:31::SCWBDomain::texa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.14:53:31::SCWBDomain::Compiling ipipsu

TRACE::2020-05-04.14:53:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:31::SCWBDomain::exa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.14:53:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.14:53:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.14:53:31::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.14:53:31::SCWBDomain::ects"

TRACE::2020-05-04.14:53:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:31::SCWBDomain::texa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.14:53:31::SCWBDomain::Compiling avbuf

TRACE::2020-05-04.14:53:32::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:32::SCWBDomain::exa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.14:53:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.14:53:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.14:53:32::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.14:53:32::SCWBDomain::ects"

TRACE::2020-05-04.14:53:32::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:32::SCWBDomain::texa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.14:53:32::SCWBDomain::Compiling dpdma

TRACE::2020-05-04.14:53:32::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:32::SCWBDomain::exa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.14:53:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.14:53:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.14:53:32::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.14:53:32::SCWBDomain::jects"

TRACE::2020-05-04.14:53:32::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:32::SCWBDomain::texa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.14:53:32::SCWBDomain::Compiling usbpsu

TRACE::2020-05-04.14:53:33::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:33::SCWBDomain::exa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.14:53:33::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.14:53:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.14:53:33::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.14:53:33::SCWBDomain::cts"

TRACE::2020-05-04.14:53:33::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:33::SCWBDomain::texa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.14:53:33::SCWBDomain::Compiling sdps

TRACE::2020-05-04.14:53:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:34::SCWBDomain::exa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.14:53:34::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-04.14:53:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.14:53:34::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.14:53:34::SCWBDomain::-objects"

TRACE::2020-05-04.14:53:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:34::SCWBDomain::texa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.14:53:34::SCWBDomain::Compiling XilSecure Library

TRACE::2020-05-04.14:53:35::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:35::SCWBDomain::exa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.14:53:35::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.14:53:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.14:53:35::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.14:53:35::SCWBDomain::jects"

TRACE::2020-05-04.14:53:35::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:35::SCWBDomain::texa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.14:53:35::SCWBDomain::Compiling ttcps

TRACE::2020-05-04.14:53:35::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:35::SCWBDomain::exa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.14:53:35::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.14:53:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.14:53:35::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.14:53:35::SCWBDomain::ects"

TRACE::2020-05-04.14:53:35::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:35::SCWBDomain::texa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.14:53:35::SCWBDomain::Compiling dppsu

TRACE::2020-05-04.14:53:36::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:36::SCWBDomain::exa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.14:53:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.14:53:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.14:53:36::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.14:53:36::SCWBDomain::lto-objects"

TRACE::2020-05-04.14:53:36::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:36::SCWBDomain::texa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.14:53:36::SCWBDomain::Compiling video_common

TRACE::2020-05-04.14:53:36::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:36::SCWBDomain::exa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.14:53:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.14:53:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.14:53:36::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.14:53:36::SCWBDomain::bjects"

TRACE::2020-05-04.14:53:37::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:37::SCWBDomain::texa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.14:53:37::SCWBDomain::Compiling clockps

TRACE::2020-05-04.14:53:37::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:37::SCWBDomain::exa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.14:53:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.14:53:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.14:53:37::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.14:53:37::SCWBDomain::-objects"

TRACE::2020-05-04.14:53:37::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:37::SCWBDomain::texa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.14:53:37::SCWBDomain::Compiling sysmonpsu

TRACE::2020-05-04.14:53:38::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:38::SCWBDomain::exa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.14:53:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.14:53:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.14:53:38::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.14:53:38::SCWBDomain::ects"

TRACE::2020-05-04.14:53:38::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:38::SCWBDomain::texa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.14:53:38::SCWBDomain::Compiling wdtps

TRACE::2020-05-04.14:53:38::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:38::SCWBDomain::exa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.14:53:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.14:53:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.14:53:38::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.14:53:38::SCWBDomain::bjects"

TRACE::2020-05-04.14:53:38::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:38::SCWBDomain::texa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.14:53:38::SCWBDomain::Compiling ddrcpsu

TRACE::2020-05-04.14:53:38::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:38::SCWBDomain::exa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.14:53:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.14:53:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.14:53:38::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.14:53:38::SCWBDomain::jects"

TRACE::2020-05-04.14:53:38::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:38::SCWBDomain::texa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.14:53:38::SCWBDomain::Compiling gpiops

TRACE::2020-05-04.14:53:39::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:39::SCWBDomain::exa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.14:53:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.14:53:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.14:53:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.14:53:39::SCWBDomain::jects"

TRACE::2020-05-04.14:53:39::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:39::SCWBDomain::texa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.14:53:39::SCWBDomain::Compiling iicps

TRACE::2020-05-04.14:53:39::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:39::SCWBDomain::exa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.14:53:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.14:53:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.14:53:39::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.14:53:39::SCWBDomain::-objects"

TRACE::2020-05-04.14:53:39::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:39::SCWBDomain::texa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.14:53:39::SCWBDomain::Compiling uartns550

TRACE::2020-05-04.14:53:40::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:40::SCWBDomain::texa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.14:53:40::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:40::SCWBDomain::exa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.14:53:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:40::SCWBDomain::exa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.14:53:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.14:53:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.14:53:40::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.14:53:40::SCWBDomain::cts"

TRACE::2020-05-04.14:53:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:40::SCWBDomain::texa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.14:53:40::SCWBDomain::Compiling bram

TRACE::2020-05-04.14:53:40::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:40::SCWBDomain::texa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.14:53:40::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:40::SCWBDomain::exa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.14:53:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:40::SCWBDomain::exa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.14:53:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.14:53:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.14:53:40::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.14:53:40::SCWBDomain::o-objects"

TRACE::2020-05-04.14:53:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:40::SCWBDomain::texa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.14:53:40::SCWBDomain::Compiling standalone ARMv8 64 bit

TRACE::2020-05-04.14:53:42::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:42::SCWBDomain::exa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.14:53:42::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.14:53:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.14:53:42::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.14:53:42::SCWBDomain::jects"

TRACE::2020-05-04.14:53:42::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:42::SCWBDomain::texa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.14:53:42::SCWBDomain::Compiling uartps

TRACE::2020-05-04.14:53:42::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:42::SCWBDomain::exa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.14:53:42::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.14:53:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.14:53:42::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.14:53:42::SCWBDomain::cts"

TRACE::2020-05-04.14:53:42::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:42::SCWBDomain::texa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.14:53:42::SCWBDomain::Compiling gpio

TRACE::2020-05-04.14:53:43::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:43::SCWBDomain::exa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.14:53:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.14:53:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.14:53:43::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.14:53:43::SCWBDomain::cts"

TRACE::2020-05-04.14:53:43::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:43::SCWBDomain::texa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.14:53:43::SCWBDomain::Compiling zdma

TRACE::2020-05-04.14:53:43::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:43::SCWBDomain::exa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.14:53:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.14:53:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.14:53:43::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2020-05-04.14:53:43::SCWBDomain::-lto-objects"

TRACE::2020-05-04.14:53:43::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.14:53:43::SCWBDomain::texa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.14:53:43::SCWBDomain::Compiling cpu_cortexa53

TRACE::2020-05-04.14:53:43::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.14:53:43::SCWBDomain::exa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.14:53:43::SCWBDomain::Finished building libraries

TRACE::2020-05-04.14:53:43::SCWBDomain::make[1]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-05-04.14:53:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_authentication.
TRACE::2020-05-04.14:53:43::SCWBDomain::c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_sd.c -o xfsbl_s
TRACE::2020-05-04.14:53:43::SCWBDomain::d.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_dfu_util.c -o x
TRACE::2020-05-04.14:53:43::SCWBDomain::fsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_csu_dma.c -o xf
TRACE::2020-05-04.14:53:43::SCWBDomain::sbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_plpartition_val
TRACE::2020-05-04.14:53:43::SCWBDomain::id.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_bs.c -o xfsbl_b
TRACE::2020-05-04.14:53:43::SCWBDomain::s.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_board.c -o xfsb
TRACE::2020-05-04.14:53:43::SCWBDomain::l_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_image_header.c 
TRACE::2020-05-04.14:53:43::SCWBDomain::-o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:44::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c psu_init.c -o psu_ini
TRACE::2020-05-04.14:53:44::SCWBDomain::t.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:44::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_handoff.c -o xf
TRACE::2020-05-04.14:53:44::SCWBDomain::sbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:44::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_initialization.
TRACE::2020-05-04.14:53:44::SCWBDomain::c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:44::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc.c -o xfsbl
TRACE::2020-05-04.14:53:44::SCWBDomain::_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:44::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_main.c -o xfsbl
TRACE::2020-05-04.14:53:44::SCWBDomain::_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:44::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_hooks.c -o xfsb
TRACE::2020-05-04.14:53:44::SCWBDomain::l_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:44::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc_drivers.c 
TRACE::2020-05-04.14:53:44::SCWBDomain::-o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_usb.c -o xfsbl_
TRACE::2020-05-04.14:53:45::SCWBDomain::usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_ddr_init.c -o x
TRACE::2020-05-04.14:53:45::SCWBDomain::fsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_nand.c -o xfsbl
TRACE::2020-05-04.14:53:45::SCWBDomain::_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_rsa_sha.c -o xf
TRACE::2020-05-04.14:53:45::SCWBDomain::sbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_qspi.c -o xfsbl
TRACE::2020-05-04.14:53:45::SCWBDomain::_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_partition_load.
TRACE::2020-05-04.14:53:45::SCWBDomain::c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_exit.S -o xfsbl
TRACE::2020-05-04.14:53:45::SCWBDomain::_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_translation_tab
TRACE::2020-05-04.14:53:45::SCWBDomain::le.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.14:53:45::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_authentication.o  xfsbl_sd.o  xfsbl_dfu_util.o  xfsbl_csu_dma.o  xfsbl_plpartitio
TRACE::2020-05-04.14:53:45::SCWBDomain::n_valid.o  xfsbl_bs.o  xfsbl_board.o  xfsbl_image_header.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_misc.o  
TRACE::2020-05-04.14:53:45::SCWBDomain::xfsbl_main.o  xfsbl_hooks.o  xfsbl_misc_drivers.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_nand.o  xfsbl_rsa_sha.o  xfsbl_qspi.o  
TRACE::2020-05-04.14:53:45::SCWBDomain::xfsbl_partition_load.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -
TRACE::2020-05-04.14:53:45::SCWBDomain::ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--
TRACE::2020-05-04.14:53:45::SCWBDomain::start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                      
TRACE::2020-05-04.14:53:45::SCWBDomain::                                                                                     -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/ps
TRACE::2020-05-04.14:53:45::SCWBDomain::u_cortexa53_0/lib -Tlscript.ld

LOG::2020-05-04.14:53:47::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-04.14:53:47::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-04.14:53:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.14:53:47::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-05-04.14:53:47::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-04.14:53:47::SCWSystem::Not a boot domain 
LOG::2020-05-04.14:53:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-04.14:53:47::SCWDomain::Generating domain artifcats
TRACE::2020-05-04.14:53:47::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-04.14:53:47::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/qemu/
TRACE::2020-05-04.14:53:47::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/qemu/
TRACE::2020-05-04.14:53:47::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/standalone_domain/qemu/
TRACE::2020-05-04.14:53:47::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/standalone_domain/qemu/
TRACE::2020-05-04.14:53:47::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-04.14:53:47::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:47::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:47::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:47::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:47::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.14:53:47::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:47::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.14:53:47::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-04.14:53:47::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.14:53:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.14:53:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-04.14:53:47::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-04.14:53:47::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-04.14:53:47::SCWMssOS::Copying to export directory.
TRACE::2020-05-04.14:53:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-04.14:53:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-04.14:53:47::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-04.14:53:47::SCWSystem::Completed Processing the sysconfig ultra96v2_chirpPrj
LOG::2020-05-04.14:53:47::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_chirpPrj
TRACE::2020-05-04.14:53:47::SCWPlatform::Started preparing the platform 
TRACE::2020-05-04.14:53:47::SCWSystem::Writing the bif file for system config ultra96v2_chirpPrj
TRACE::2020-05-04.14:53:47::SCWSystem::dir created 
TRACE::2020-05-04.14:53:47::SCWSystem::Writing the bif 
TRACE::2020-05-04.14:53:47::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-04.14:53:47::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-04.14:53:47::SCWPlatform::Completed generating the platform
TRACE::2020-05-04.14:53:47::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:47::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:47::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:47::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:47::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:47::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:47::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.14:53:47::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:47::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:47::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:47::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:47::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.14:53:47::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:47::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.14:53:47::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:47::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:47::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:47::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:47::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.14:53:47::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:47::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.14:53:47::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f27236717c865b570d95f959773ca61b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-04.14:53:47::SCWPlatform::updated the xpfm file.
TRACE::2020-05-04.14:53:47::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.14:53:47::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.14:53:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.14:53:47::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:47::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.14:53:47::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.14:53:47::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.14:53:47::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:37::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:37::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:37::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:39::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:39::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened new HwDB with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWReader::Active system found as  ultra96v2_chirpPrj
TRACE::2020-05-04.15:30:45::SCWReader::Handling sysconfig ultra96v2_chirpPrj
TRACE::2020-05-04.15:30:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.15:30:45::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.15:30:45::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.15:30:45::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-04.15:30:45::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.15:30:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:30:45::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.15:30:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWReader::No isolation master present  
TRACE::2020-05-04.15:30:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.15:30:45::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.15:30:45::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.15:30:45::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.15:30:45::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:30:45::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-04.15:30:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:30:45::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-04.15:30:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.15:30:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWReader::No isolation master present  
TRACE::2020-05-04.15:30:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.15:30:45::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.15:30:45::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.15:30:45::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:30:45::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.15:30:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:30:45::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.15:30:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWReader::No isolation master present  
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:30:45::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:45::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:45::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:45::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-05-04.15:30:45::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-04.15:30:45::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-05-04.15:30:45::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-04.15:30:45::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:45::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.15:30:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:30:46::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:46::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:30:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.15:30:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:46::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:30:46::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.15:30:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:30:46::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:46::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:30:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.15:30:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:46::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:30:46::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.15:30:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:30:46::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:30:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:30:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:30:46::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:30:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:30:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:30:46::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:35:43::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:43::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:43::SCWPlatform:: Platform location is /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa
TRACE::2020-05-04.15:35:43::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:35:49::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-04.15:35:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:35:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:35:49::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:35:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:35:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:35:49::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:35:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:35:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:35:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:35:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa
TRACE::2020-05-04.15:35:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:49::SCWPlatform::update - Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:35:49::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-04.15:35:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:35:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:35:49::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:35:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:35:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:35:49::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:35:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:35:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:35:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:35:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa
TRACE::2020-05-04.15:35:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:49::SCWPlatform::update - Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:35:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-04.15:35:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:35:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:35:49::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:35:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:35:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:35:49::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:35:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:35:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:35:49::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:35:49::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:35:49::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:35:49::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.15:35:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:35:50::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:35:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa
TRACE::2020-05-04.15:35:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:50::SCWPlatform::update - Opened existing hwdb ultra96v2_wrapper_0
TRACE::2020-05-04.15:35:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:35:50::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-04.15:35:50::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-04.15:35:50::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-04.15:35:50::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:50::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:50::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:35:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.15:35:54::SCWPlatform::Opened new HwDB with name ultra96v2_wrapper_1
TRACE::2020-05-04.15:35:54::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:35:54::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:54::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.15:35:54::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.15:35:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:35:54::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:35:54::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:35:54::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:35:54::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:35:54::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:54::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.15:35:54::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.15:35:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:35:54::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:35:54::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:35:54::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:35:54::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:35:54::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:54::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.15:35:54::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.15:35:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:35:54::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:35:54::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:35:54::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:35:54::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:35:54::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:54::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.15:35:54::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.15:35:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:35:54::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:35:54::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:35:54::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:35:54::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:35:54::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:54::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_1
TRACE::2020-05-04.15:35:54::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.15:35:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:35:54::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:35:54::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:35:54::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:35:54::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f27236717c865b570d95f959773ca61b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-04.15:35:55::SCWPlatform::Clearing the existing platform
TRACE::2020-05-04.15:35:55::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-04.15:35:55::SCWBDomain::clearing the fsbl build
TRACE::2020-05-04.15:35:55::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:35:55::SCWBDomain::clearing the pmufw build
TRACE::2020-05-04.15:35:55::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:35:55::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:35:55::SCWSystem::Clearing the domains completed.
TRACE::2020-05-04.15:35:55::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-04.15:35:55::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:55::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:55::SCWPlatform:: Platform location is /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:35:55::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:55::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:55::SCWPlatform::Removing the HwDB with name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:55::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:55::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:55::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:55::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:35:55::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:35:55::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:35:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened new HwDB with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWReader::Active system found as  ultra96v2_chirpPrj
TRACE::2020-05-04.15:36:01::SCWReader::Handling sysconfig ultra96v2_chirpPrj
TRACE::2020-05-04.15:36:01::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.15:36:01::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.15:36:01::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.15:36:01::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-04.15:36:01::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.15:36:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:36:01::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.15:36:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWReader::No isolation master present  
TRACE::2020-05-04.15:36:01::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.15:36:01::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.15:36:01::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.15:36:01::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.15:36:01::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:36:01::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-04.15:36:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:36:01::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-04.15:36:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.15:36:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWReader::No isolation master present  
TRACE::2020-05-04.15:36:01::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.15:36:01::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.15:36:01::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.15:36:01::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:36:01::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.15:36:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:36:01::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.15:36:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:36:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:36:01::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:01::SCWReader::No isolation master present  
TRACE::2020-05-04.15:36:07::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:07::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:07::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:07::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.15:36:07::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:36:07::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:07::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:07::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:07::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.15:36:07::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:36:07::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:07::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:07::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:07::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.15:36:07::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:36:07::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.15:36:07::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:07::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:07::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:07::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.15:36:07::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-05-04.15:36:07::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-04.15:36:07::SCWMssOS::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-04.15:36:07::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.15:36:07::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:36:07::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:07::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:07::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:07::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.15:36:07::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:36:07::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.15:36:07::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:07::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:07::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:07::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.15:36:07::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:36:07::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.15:36:07::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:36:07::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:07::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:07::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:07::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.15:36:07::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:07::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:36:07::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:07::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:08::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.15:36:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:08::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.15:36:08::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:36:08::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:08::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:08::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:08::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.15:36:08::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:36:08::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:08::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:08::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:08::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:08::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:36:08::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:36:08::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.15:36:08::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.15:36:08::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:36:08::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:08::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:36:08::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:36:08::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:07::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2020-05-04.15:37:07::SCWBDomain::rm -rf  xfsbl_authentication.o  xfsbl_sd.o  xfsbl_dfu_util.o  xfsbl_csu_dma.o  xfsbl_plpartition_valid.o  psu_init.o  xfsbl_bs.
TRACE::2020-05-04.15:37:07::SCWBDomain::o  xfsbl_board.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_misc.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_misc_drivers.o  xfs
TRACE::2020-05-04.15:37:07::SCWBDomain::bl_usb.o  xfsbl_image_header.o  xfsbl_ddr_init.o  xfsbl_nand.o  xfsbl_rsa_sha.o  xfsbl_qspi.o  xfsbl_partition_load.o  xfsbl_ex
TRACE::2020-05-04.15:37:07::SCWBDomain::it.o  xfsbl_translation_table.o  zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a executable.elf *.o

TRACE::2020-05-04.15:37:07::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp ; bash -c "make  clean" 
TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2020-05-04.15:37:07::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw ; bash -c "make  clean" 
TRACE::2020-05-04.15:37:07::SCWBDomain::rm -rf  xpfw_interrupts.o  pm_config.o  pm_mmio_access.o  pm_system.o  pm_csudma.o  xpfw_scheduler.o  pm_gic_proxy.o  xpfw_aib.
TRACE::2020-05-04.15:37:07::SCWBDomain::o  xpfw_events.o  pm_pinctrl.o  pm_ddr.o  pm_sram.o  xpfw_user_startup.o  xpfw_mod_wdt.o  pm_proc.o  pm_reset.o  xpfw_mod_dap.o
TRACE::2020-05-04.15:37:07::SCWBDomain::  xpfw_platform.o  pm_node.o  xpfw_mod_common.o  pm_binding.o  pm_usb.o  xpfw_crc.o  xpfw_ipi_manager.o  pm_master.o  xpfw_erro
TRACE::2020-05-04.15:37:07::SCWBDomain::r_manager.o  xpfw_restart.o  xpfw_module.o  pm_notifier.o  pm_requirement.o  pm_core.o  xpfw_xpu.o  pm_slave.o  xpfw_mod_pm.o  
TRACE::2020-05-04.15:37:07::SCWBDomain::pm_qspi.o  xpfw_resets.o  xpfw_util.o  xpfw_mod_sched.o  xpfw_mod_rtc.o  xpfw_rom_interface.o  pm_node_reset.o  pm_callbacks.o 
TRACE::2020-05-04.15:37:07::SCWBDomain:: xpfw_mod_stl.o  xpfw_mod_ultra96.o  pm_extern.o  pm_clock.o  xpfw_core.o  idle_hooks.o  pm_pll.o  pm_periph.o  pm_hooks.o  pm_
TRACE::2020-05-04.15:37:07::SCWBDomain::gpp.o  pm_power.o  xpfw_main.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_start.o  zynqmp_pmufw_bsp/psu_pmu_0/lib/libxil.a executa
TRACE::2020-05-04.15:37:07::SCWBDomain::ble.elf *.o

TRACE::2020-05-04.15:37:07::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp ; bash -c "make  clean" 
TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/uartns550_v3_5/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-05-04.15:37:07::SCWBDomain::rm -f psu_pmu_0/lib/libxil.a

TRACE::2020-05-04.15:37:07::SCWMssOS::cleaning the bsp 
TRACE::2020-05-04.15:37:07::SCWMssOS::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s clean 

TRACE::2020-05-04.15:37:07::SCWMssOS::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2020-05-04.15:37:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:50::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:50::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened new HwDB with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWReader::Active system found as  ultra96v2_chirpPrj
TRACE::2020-05-04.15:37:56::SCWReader::Handling sysconfig ultra96v2_chirpPrj
TRACE::2020-05-04.15:37:56::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.15:37:56::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.15:37:56::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.15:37:56::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-04.15:37:56::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.15:37:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:37:56::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.15:37:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWReader::No isolation master present  
TRACE::2020-05-04.15:37:56::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.15:37:56::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.15:37:56::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.15:37:56::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.15:37:56::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.15:37:56::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-04.15:37:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:37:56::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-04.15:37:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.15:37:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWReader::No isolation master present  
TRACE::2020-05-04.15:37:56::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.15:37:56::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.15:37:56::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.15:37:56::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.15:37:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:37:56::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.15:37:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWReader::No isolation master present  
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f27236717c865b570d95f959773ca61b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.15:37:56::SCWMssOS::Writing the mss file completed /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f27236717c865b570d95f959773ca61b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-04.15:37:56::SCWMssOS::Writing the mss file completed /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f27236717c865b570d95f959773ca61b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:56::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:56::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:56::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:56::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:56::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.15:37:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:37:56::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.15:37:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:57::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-05-04.15:37:57::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-04.15:37:57::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-05-04.15:37:57::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-04.15:37:57::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.15:37:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:37:57::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:57::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.15:37:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:57::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:57::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.15:37:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:37:57::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:57::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.15:37:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:57::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:57::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.15:37:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:37:57::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:37:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:37:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:37:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:37:57::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:37:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:37:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:37:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:37:57::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2020-05-04.15:39:30::SCWPlatform::Started generating the artifacts platform ultra96v2_chirpPrj
TRACE::2020-05-04.15:39:30::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-04.15:39:30::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_chirpPrj
LOG::2020-05-04.15:39:30::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-04.15:39:30::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-04.15:39:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.15:39:30::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2020-05-04.15:39:30::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:39:30::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:39:30::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:39:30::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:39:30::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:39:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:30::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:39:30::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:30::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:30::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:30::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:30::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-05-04.15:39:30::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.15:39:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.15:39:30::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl ; bash -c "make  " 
TRACE::2020-05-04.15:39:30::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2020-05-04.15:39:30::SCWBDomain::make[1]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.15:39:30::SCWBDomain::-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:39:30::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.15:39:30::SCWBDomain::objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.15:39:30::SCWBDomain::-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:39:30::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.15:39:30::SCWBDomain::objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Include files for this library have already been copied.

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.15:39:30::SCWBDomain::-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.15:39:30::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.15:39:30::SCWBDomain::o-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.15:39:30::SCWBDomain::-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2020-05-04.15:39:30::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2020-05-04.15:39:30::SCWBDomain::-ffat-lto-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.15:39:30::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.15:39:30::SCWBDomain::o-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.15:39:30::SCWBDomain::-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:39:30::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.15:39:30::SCWBDomain::objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:39:30::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.15:39:30::SCWBDomain::objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.15:39:30::SCWBDomain::-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:30::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.15:39:30::SCWBDomain::bjects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.15:39:30::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.15:39:30::SCWBDomain::lto-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.15:39:30::SCWBDomain::-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:39:30::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.15:39:30::SCWBDomain::objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.15:39:30::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2020-05-04.15:39:30::SCWBDomain::at-lto-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.15:39:30::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.15:39:30::SCWBDomain::o-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.15:39:30::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.15:39:30::SCWBDomain::lto-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:39:30::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.15:39:30::SCWBDomain::objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.15:39:30::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.15:39:30::SCWBDomain::o-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.15:39:30::SCWBDomain::-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.15:39:30::SCWBDomain::-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.15:39:30::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.15:39:30::SCWBDomain::lto-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:30::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.15:39:30::SCWBDomain::bjects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.15:39:30::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2020-05-04.15:39:30::SCWBDomain::-lto-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.15:39:30::SCWBDomain::-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:30::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.15:39:30::SCWBDomain::bjects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:30::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.15:39:30::SCWBDomain::bjects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2020-05-04.15:39:30::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2020-05-04.15:39:30::SCWBDomain::fat-lto-objects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:30::SCWBDomain::exa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2020-05-04.15:39:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:30::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.15:39:30::SCWBDomain::jects"

TRACE::2020-05-04.15:39:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:30::SCWBDomain::texa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.15:39:30::SCWBDomain::Compiling XilFFs Library

TRACE::2020-05-04.15:39:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:31::SCWBDomain::exa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.15:39:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.15:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:39:31::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.15:39:31::SCWBDomain::ects"

TRACE::2020-05-04.15:39:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:31::SCWBDomain::texa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.15:39:31::SCWBDomain::Compiling spips

TRACE::2020-05-04.15:39:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:31::SCWBDomain::exa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.15:39:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.15:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:31::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.15:39:31::SCWBDomain::jects"

TRACE::2020-05-04.15:39:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:31::SCWBDomain::texa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.15:39:31::SCWBDomain::Compiling scugic

TRACE::2020-05-04.15:39:31::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:31::SCWBDomain::exa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.15:39:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2020-05-04.15:39:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:39:31::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.15:39:31::SCWBDomain::ects"

TRACE::2020-05-04.15:39:31::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:31::SCWBDomain::texa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.15:39:31::SCWBDomain::Compiling xilpm library

TRACE::2020-05-04.15:39:32::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:32::SCWBDomain::exa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.15:39:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.15:39:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:32::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.15:39:32::SCWBDomain::jects"

TRACE::2020-05-04.15:39:32::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:32::SCWBDomain::texa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.15:39:32::SCWBDomain::Compiling rtcpsu

TRACE::2020-05-04.15:39:32::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:32::SCWBDomain::exa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.15:39:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.15:39:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:32::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.15:39:32::SCWBDomain::bjects"

TRACE::2020-05-04.15:39:32::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:32::SCWBDomain::texa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.15:39:32::SCWBDomain::Compiling resetps

TRACE::2020-05-04.15:39:32::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:32::SCWBDomain::exa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.15:39:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.15:39:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:32::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.15:39:32::SCWBDomain::jects"

TRACE::2020-05-04.15:39:32::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:32::SCWBDomain::texa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.15:39:32::SCWBDomain::Compiling csudma

TRACE::2020-05-04.15:39:33::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:33::SCWBDomain::exa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.15:39:33::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.15:39:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.15:39:33::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2020-05-04.15:39:33::SCWBDomain::at-lto-objects"

TRACE::2020-05-04.15:39:33::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:33::SCWBDomain::texa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.15:39:33::SCWBDomain::Compiling coresightps_dcc

TRACE::2020-05-04.15:39:33::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:33::SCWBDomain::exa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.15:39:33::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.15:39:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:33::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.15:39:33::SCWBDomain::bjects"

TRACE::2020-05-04.15:39:33::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:33::SCWBDomain::texa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.15:39:33::SCWBDomain::Compiling axipmon

TRACE::2020-05-04.15:39:33::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:33::SCWBDomain::exa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.15:39:33::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.15:39:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:33::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.15:39:33::SCWBDomain::jects"

TRACE::2020-05-04.15:39:33::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:33::SCWBDomain::texa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.15:39:33::SCWBDomain::Compiling ipipsu

TRACE::2020-05-04.15:39:33::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:33::SCWBDomain::exa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.15:39:33::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.15:39:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:39:33::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.15:39:33::SCWBDomain::ects"

TRACE::2020-05-04.15:39:33::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:33::SCWBDomain::texa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.15:39:33::SCWBDomain::Compiling avbuf

TRACE::2020-05-04.15:39:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:34::SCWBDomain::exa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.15:39:34::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.15:39:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:39:34::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.15:39:34::SCWBDomain::ects"

TRACE::2020-05-04.15:39:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:34::SCWBDomain::texa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.15:39:34::SCWBDomain::Compiling dpdma

TRACE::2020-05-04.15:39:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:34::SCWBDomain::exa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.15:39:34::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.15:39:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:34::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.15:39:34::SCWBDomain::jects"

TRACE::2020-05-04.15:39:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:34::SCWBDomain::texa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.15:39:34::SCWBDomain::Compiling usbpsu

TRACE::2020-05-04.15:39:35::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:35::SCWBDomain::exa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.15:39:35::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.15:39:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.15:39:35::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.15:39:35::SCWBDomain::cts"

TRACE::2020-05-04.15:39:35::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:35::SCWBDomain::texa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.15:39:35::SCWBDomain::Compiling sdps

TRACE::2020-05-04.15:39:36::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:36::SCWBDomain::exa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.15:39:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-04.15:39:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:36::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.15:39:36::SCWBDomain::-objects"

TRACE::2020-05-04.15:39:36::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:36::SCWBDomain::texa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.15:39:36::SCWBDomain::Compiling XilSecure Library

TRACE::2020-05-04.15:39:37::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:37::SCWBDomain::exa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.15:39:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.15:39:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:37::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.15:39:37::SCWBDomain::jects"

TRACE::2020-05-04.15:39:37::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:37::SCWBDomain::texa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.15:39:37::SCWBDomain::Compiling ttcps

TRACE::2020-05-04.15:39:37::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:37::SCWBDomain::exa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.15:39:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.15:39:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:39:37::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.15:39:37::SCWBDomain::ects"

TRACE::2020-05-04.15:39:37::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:37::SCWBDomain::texa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.15:39:37::SCWBDomain::Compiling dppsu

TRACE::2020-05-04.15:39:38::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:38::SCWBDomain::exa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.15:39:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.15:39:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.15:39:38::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.15:39:38::SCWBDomain::lto-objects"

TRACE::2020-05-04.15:39:38::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:38::SCWBDomain::texa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.15:39:38::SCWBDomain::Compiling video_common

TRACE::2020-05-04.15:39:39::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:39::SCWBDomain::exa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.15:39:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.15:39:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:39::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.15:39:39::SCWBDomain::bjects"

TRACE::2020-05-04.15:39:39::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:39::SCWBDomain::texa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.15:39:39::SCWBDomain::Compiling clockps

TRACE::2020-05-04.15:39:39::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:39::SCWBDomain::exa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.15:39:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.15:39:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:39::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.15:39:39::SCWBDomain::-objects"

TRACE::2020-05-04.15:39:39::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:39::SCWBDomain::texa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.15:39:39::SCWBDomain::Compiling sysmonpsu

TRACE::2020-05-04.15:39:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:40::SCWBDomain::exa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.15:39:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.15:39:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:39:40::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.15:39:40::SCWBDomain::ects"

TRACE::2020-05-04.15:39:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:40::SCWBDomain::texa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.15:39:40::SCWBDomain::Compiling wdtps

TRACE::2020-05-04.15:39:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:40::SCWBDomain::exa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.15:39:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.15:39:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:40::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.15:39:40::SCWBDomain::bjects"

TRACE::2020-05-04.15:39:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:40::SCWBDomain::texa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.15:39:40::SCWBDomain::Compiling ddrcpsu

TRACE::2020-05-04.15:39:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:40::SCWBDomain::exa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.15:39:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.15:39:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:40::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.15:39:40::SCWBDomain::jects"

TRACE::2020-05-04.15:39:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:40::SCWBDomain::texa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.15:39:40::SCWBDomain::Compiling gpiops

TRACE::2020-05-04.15:39:41::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:41::SCWBDomain::exa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.15:39:41::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.15:39:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:41::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.15:39:41::SCWBDomain::jects"

TRACE::2020-05-04.15:39:41::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:41::SCWBDomain::texa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.15:39:41::SCWBDomain::Compiling iicps

TRACE::2020-05-04.15:39:42::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:42::SCWBDomain::exa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.15:39:42::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.15:39:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:42::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.15:39:42::SCWBDomain::-objects"

TRACE::2020-05-04.15:39:42::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:42::SCWBDomain::texa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.15:39:42::SCWBDomain::Compiling uartns550

TRACE::2020-05-04.15:39:42::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:42::SCWBDomain::texa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.15:39:42::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:42::SCWBDomain::exa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.15:39:42::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:42::SCWBDomain::exa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.15:39:42::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.15:39:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.15:39:42::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.15:39:42::SCWBDomain::cts"

TRACE::2020-05-04.15:39:42::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:42::SCWBDomain::texa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.15:39:42::SCWBDomain::Compiling bram

TRACE::2020-05-04.15:39:43::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:43::SCWBDomain::texa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.15:39:43::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:43::SCWBDomain::exa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.15:39:43::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:43::SCWBDomain::exa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.15:39:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.15:39:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.15:39:43::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.15:39:43::SCWBDomain::o-objects"

TRACE::2020-05-04.15:39:43::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:43::SCWBDomain::texa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.15:39:43::SCWBDomain::Compiling standalone ARMv8 64 bit

TRACE::2020-05-04.15:39:44::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:44::SCWBDomain::exa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.15:39:44::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.15:39:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:44::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.15:39:44::SCWBDomain::jects"

TRACE::2020-05-04.15:39:44::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:44::SCWBDomain::texa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.15:39:44::SCWBDomain::Compiling uartps

TRACE::2020-05-04.15:39:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:45::SCWBDomain::exa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.15:39:45::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.15:39:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.15:39:45::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.15:39:45::SCWBDomain::cts"

TRACE::2020-05-04.15:39:45::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:45::SCWBDomain::texa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.15:39:45::SCWBDomain::Compiling gpio

TRACE::2020-05-04.15:39:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:45::SCWBDomain::exa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.15:39:45::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.15:39:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.15:39:45::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.15:39:45::SCWBDomain::cts"

TRACE::2020-05-04.15:39:45::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:45::SCWBDomain::texa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.15:39:45::SCWBDomain::Compiling zdma

TRACE::2020-05-04.15:39:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:45::SCWBDomain::exa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.15:39:45::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.15:39:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.15:39:45::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2020-05-04.15:39:45::SCWBDomain::-lto-objects"

TRACE::2020-05-04.15:39:45::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.15:39:45::SCWBDomain::texa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.15:39:45::SCWBDomain::Compiling cpu_cortexa53

TRACE::2020-05-04.15:39:45::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.15:39:45::SCWBDomain::exa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.15:39:45::SCWBDomain::Finished building libraries

TRACE::2020-05-04.15:39:45::SCWBDomain::make[1]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-05-04.15:39:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_authentication.
TRACE::2020-05-04.15:39:45::SCWBDomain::c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_sd.c -o xfsbl_s
TRACE::2020-05-04.15:39:45::SCWBDomain::d.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_dfu_util.c -o x
TRACE::2020-05-04.15:39:45::SCWBDomain::fsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_csu_dma.c -o xf
TRACE::2020-05-04.15:39:46::SCWBDomain::sbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_plpartition_val
TRACE::2020-05-04.15:39:46::SCWBDomain::id.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_bs.c -o xfsbl_b
TRACE::2020-05-04.15:39:46::SCWBDomain::s.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_board.c -o xfsb
TRACE::2020-05-04.15:39:46::SCWBDomain::l_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_image_header.c 
TRACE::2020-05-04.15:39:46::SCWBDomain::-o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c psu_init.c -o psu_ini
TRACE::2020-05-04.15:39:46::SCWBDomain::t.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_handoff.c -o xf
TRACE::2020-05-04.15:39:46::SCWBDomain::sbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_initialization.
TRACE::2020-05-04.15:39:46::SCWBDomain::c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc.c -o xfsbl
TRACE::2020-05-04.15:39:47::SCWBDomain::_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_main.c -o xfsbl
TRACE::2020-05-04.15:39:47::SCWBDomain::_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_hooks.c -o xfsb
TRACE::2020-05-04.15:39:47::SCWBDomain::l_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc_drivers.c 
TRACE::2020-05-04.15:39:47::SCWBDomain::-o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_usb.c -o xfsbl_
TRACE::2020-05-04.15:39:47::SCWBDomain::usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_ddr_init.c -o x
TRACE::2020-05-04.15:39:47::SCWBDomain::fsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_nand.c -o xfsbl
TRACE::2020-05-04.15:39:47::SCWBDomain::_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_rsa_sha.c -o xf
TRACE::2020-05-04.15:39:47::SCWBDomain::sbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_qspi.c -o xfsbl
TRACE::2020-05-04.15:39:47::SCWBDomain::_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_partition_load.
TRACE::2020-05-04.15:39:47::SCWBDomain::c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_exit.S -o xfsbl
TRACE::2020-05-04.15:39:47::SCWBDomain::_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_translation_tab
TRACE::2020-05-04.15:39:47::SCWBDomain::le.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.15:39:47::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_authentication.o  xfsbl_sd.o  xfsbl_dfu_util.o  xfsbl_csu_dma.o  xfsbl_plpartitio
TRACE::2020-05-04.15:39:47::SCWBDomain::n_valid.o  xfsbl_bs.o  xfsbl_board.o  xfsbl_image_header.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_misc.o  
TRACE::2020-05-04.15:39:47::SCWBDomain::xfsbl_main.o  xfsbl_hooks.o  xfsbl_misc_drivers.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_nand.o  xfsbl_rsa_sha.o  xfsbl_qspi.o  
TRACE::2020-05-04.15:39:47::SCWBDomain::xfsbl_partition_load.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -
TRACE::2020-05-04.15:39:47::SCWBDomain::ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--
TRACE::2020-05-04.15:39:47::SCWBDomain::start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                      
TRACE::2020-05-04.15:39:47::SCWBDomain::                                                                                     -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/ps
TRACE::2020-05-04.15:39:47::SCWBDomain::u_cortexa53_0/lib -Tlscript.ld

LOG::2020-05-04.15:39:49::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-04.15:39:49::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-04.15:39:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.15:39:49::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2020-05-04.15:39:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:39:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:39:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:39:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:39:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:39:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:39:49::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:39:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:49::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-05-04.15:39:49::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.15:39:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.15:39:49::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw ; bash -c "make  " 
TRACE::2020-05-04.15:39:49::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2020-05-04.15:39:49::SCWBDomain::make[1]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.15:39:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.15:39:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-04.15:39:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-04.15:39:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-04.15:39:49::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-05-04.15:39:49::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.15:39:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.15:39:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.15:39:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.15:39:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.15:39:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.15:39:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.15:39:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.15:39:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.15:39:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.15:39:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-04.15:39:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-04.15:39:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-04.15:39:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-04.15:39:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.15:39:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.15:39:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.15:39:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.15:39:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.15:39:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.15:39:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-04.15:39:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-04.15:39:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2020-05-04.15:39:49::SCWBDomain:: "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAG
TRACE::2020-05-04.15:39:49::SCWBDomain::S=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.15:39:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.15:39:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-04.15:39:49::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-05-04.15:39:49::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-04.15:39:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-04.15:39:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.15:39:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.15:39:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.15:39:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.15:39:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.15:39:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.15:39:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-04.15:39:49::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-05-04.15:39:49::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.15:39:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.15:39:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.15:39:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.15:39:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-05-04.15:39:49::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2020-05-04.15:39:49::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.15:39:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.15:39:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.15:39:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.15:39:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.15:39:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.15:39:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.15:39:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.15:39:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:49::SCWBDomain::u_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.15:39:49::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.15:39:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.15:39:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:49::SCWBDomain::mu_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.15:39:49::SCWBDomain::Compiling clockps

TRACE::2020-05-04.15:39:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:50::SCWBDomain::u_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.15:39:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.15:39:50::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-04.15:39:50::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-04.15:39:50::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:50::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:50::SCWBDomain::mu_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.15:39:50::SCWBDomain::Compiling spips

TRACE::2020-05-04.15:39:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:50::SCWBDomain::u_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.15:39:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-04.15:39:50::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.15:39:50::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.15:39:50::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:50::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:50::SCWBDomain::mu_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.15:39:50::SCWBDomain::Compiling XilSecure Library

TRACE::2020-05-04.15:39:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:51::SCWBDomain::u_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.15:39:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.15:39:51::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.15:39:51::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.15:39:51::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:51::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:51::SCWBDomain::mu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.15:39:51::SCWBDomain::Compiling rtcpsu

TRACE::2020-05-04.15:39:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:51::SCWBDomain::u_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.15:39:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.15:39:51::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.15:39:51::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.15:39:51::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:51::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:51::SCWBDomain::mu_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.15:39:51::SCWBDomain::Compiling resetps

TRACE::2020-05-04.15:39:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:51::SCWBDomain::u_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.15:39:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.15:39:51::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.15:39:51::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.15:39:51::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:51::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:51::SCWBDomain::mu_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.15:39:51::SCWBDomain::Compiling csudma

TRACE::2020-05-04.15:39:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:51::SCWBDomain::u_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.15:39:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.15:39:51::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.15:39:51::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.15:39:51::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:51::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:51::SCWBDomain::mu_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.15:39:51::SCWBDomain::Compiling axipmon

TRACE::2020-05-04.15:39:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:51::SCWBDomain::u_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.15:39:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.15:39:51::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.15:39:51::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.15:39:51::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:51::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:51::SCWBDomain::mu_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.15:39:51::SCWBDomain::Compiling ipipsu

TRACE::2020-05-04.15:39:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:52::SCWBDomain::u_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.15:39:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.15:39:52::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-04.15:39:52::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-04.15:39:52::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:52::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:52::SCWBDomain::mu_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.15:39:52::SCWBDomain::Compiling avbuf

TRACE::2020-05-04.15:39:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:52::SCWBDomain::u_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.15:39:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.15:39:52::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-04.15:39:52::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-04.15:39:52::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:52::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:52::SCWBDomain::mu_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.15:39:52::SCWBDomain::Compiling dpdma

TRACE::2020-05-04.15:39:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:52::SCWBDomain::u_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.15:39:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.15:39:52::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.15:39:52::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.15:39:52::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:52::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:52::SCWBDomain::mu_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.15:39:52::SCWBDomain::Compiling usbpsu

TRACE::2020-05-04.15:39:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:52::SCWBDomain::u_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.15:39:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.15:39:52::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-04.15:39:52::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-04.15:39:52::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:52::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:52::SCWBDomain::mu_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.15:39:52::SCWBDomain::Compiling sdps

TRACE::2020-05-04.15:39:53::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:53::SCWBDomain::u_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.15:39:53::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.15:39:53::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.15:39:53::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.15:39:53::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:53::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:53::SCWBDomain::mu_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.15:39:53::SCWBDomain::Compiling ttcps

TRACE::2020-05-04.15:39:53::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:53::SCWBDomain::u_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.15:39:53::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.15:39:53::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-04.15:39:53::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-04.15:39:53::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:53::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:53::SCWBDomain::mu_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.15:39:53::SCWBDomain::Compiling dppsu

TRACE::2020-05-04.15:39:53::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:53::SCWBDomain::u_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.15:39:53::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.15:39:53::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-04.15:39:53::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-05-04.15:39:53::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:53::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:53::SCWBDomain::mu_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.15:39:53::SCWBDomain::Compiling video_common

TRACE::2020-05-04.15:39:54::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:54::SCWBDomain::u_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.15:39:54::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2020-05-04.15:39:54::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.15:39:54::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.15:39:54::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:54::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:54::SCWBDomain::mu_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-04.15:39:54::SCWBDomain::Compiling xilfpga Library

TRACE::2020-05-04.15:39:54::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:54::SCWBDomain::u_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-04.15:39:54::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.15:39:54::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.15:39:54::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.15:39:54::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:54::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:54::SCWBDomain::mu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.15:39:54::SCWBDomain::Compiling sysmonpsu

TRACE::2020-05-04.15:39:54::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:54::SCWBDomain::u_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.15:39:54::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.15:39:54::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-04.15:39:54::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-04.15:39:54::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:54::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:54::SCWBDomain::mu_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.15:39:54::SCWBDomain::Compiling wdtps

TRACE::2020-05-04.15:39:54::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:54::SCWBDomain::u_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.15:39:54::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.15:39:54::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.15:39:54::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.15:39:54::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:54::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:54::SCWBDomain::mu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.15:39:54::SCWBDomain::Compiling ddrcpsu

TRACE::2020-05-04.15:39:54::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:54::SCWBDomain::u_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.15:39:54::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.15:39:54::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.15:39:54::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.15:39:54::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:54::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:54::SCWBDomain::mu_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.15:39:54::SCWBDomain::Compiling gpiops

TRACE::2020-05-04.15:39:55::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:55::SCWBDomain::u_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.15:39:55::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.15:39:55::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.15:39:55::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.15:39:55::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:55::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:55::SCWBDomain::mu_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.15:39:55::SCWBDomain::Compiling iicps

TRACE::2020-05-04.15:39:55::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:55::SCWBDomain::u_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.15:39:55::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.15:39:55::SCWBDomain::make -C psu_pmu_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.15:39:55::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.15:39:55::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:55::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:55::SCWBDomain::mu_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.15:39:55::SCWBDomain::Compiling uartns550

TRACE::2020-05-04.15:39:55::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:55::SCWBDomain::mu_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.15:39:55::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:55::SCWBDomain::u_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.15:39:55::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:55::SCWBDomain::u_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.15:39:55::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.15:39:55::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-04.15:39:55::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-04.15:39:55::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:55::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:55::SCWBDomain::mu_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.15:39:55::SCWBDomain::Compiling bram

TRACE::2020-05-04.15:39:56::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:56::SCWBDomain::mu_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.15:39:56::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:56::SCWBDomain::u_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.15:39:56::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:56::SCWBDomain::u_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.15:39:56::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2020-05-04.15:39:56::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.15:39:56::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.15:39:56::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:56::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:56::SCWBDomain::mu_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-04.15:39:56::SCWBDomain::Compiling Xilskey Library

TRACE::2020-05-04.15:39:56::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:56::SCWBDomain::u_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-04.15:39:56::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.15:39:56::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.15:39:56::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.15:39:56::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:56::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:56::SCWBDomain::mu_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.15:39:56::SCWBDomain::Compiling standalone

TRACE::2020-05-04.15:39:57::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:57::SCWBDomain::u_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.15:39:57::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.15:39:57::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.15:39:57::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.15:39:57::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:57::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:57::SCWBDomain::mu_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.15:39:57::SCWBDomain::Compiling uartps

TRACE::2020-05-04.15:39:57::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:57::SCWBDomain::u_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.15:39:57::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.15:39:57::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-04.15:39:57::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-04.15:39:57::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:57::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:57::SCWBDomain::mu_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.15:39:57::SCWBDomain::Compiling gpio

TRACE::2020-05-04.15:39:57::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:57::SCWBDomain::u_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.15:39:57::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.15:39:57::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-04.15:39:57::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-04.15:39:57::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:57::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:57::SCWBDomain::mu_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.15:39:57::SCWBDomain::Compiling zdma

TRACE::2020-05-04.15:39:57::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:57::SCWBDomain::u_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.15:39:57::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2020-05-04.15:39:57::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-04.15:39:57::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-04.15:39:57::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.15:39:57::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:57::SCWBDomain::mu_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.15:39:57::SCWBDomain::Compiling cpu

TRACE::2020-05-04.15:39:57::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.15:39:57::SCWBDomain::mu_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.15:39:57::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:57::SCWBDomain::u_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.15:39:57::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.15:39:57::SCWBDomain::u_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.15:39:57::SCWBDomain::Finished building libraries

TRACE::2020-05-04.15:39:57::SCWBDomain::make[1]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-05-04.15:39:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:57::SCWBDomain::s    -c pm_master.c -o pm_master.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c xpfw_error_manager.c -o xpfw_error_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c xpfw_restart.c -o xpfw_restart.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c pm_requirement.c -o pm_requirement.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c pm_core.c -o pm_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c pm_system.c -o pm_system.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c pm_config.c -o pm_config.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c pm_node_reset.c -o pm_node_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c pm_notifier.c -o pm_notifier.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c xpfw_events.c -o xpfw_events.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c pm_binding.c -o pm_binding.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c pm_mmio_access.c -o pm_mmio_access.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:58::SCWBDomain::s    -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c xpfw_interrupts.c -o xpfw_interrupts.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c xpfw_module.c -o xpfw_module.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c xpfw_resets.c -o xpfw_resets.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c xpfw_mod_sched.c -o xpfw_mod_sched.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c xpfw_rom_interface.c -o xpfw_rom_interface.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c pm_callbacks.c -o pm_callbacks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c xpfw_user_startup.c -o xpfw_user_startup.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c xpfw_ipi_manager.c -o xpfw_ipi_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c xpfw_platform.c -o xpfw_platform.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c pm_extern.c -o pm_extern.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c pm_node.c -o pm_node.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c idle_hooks.c -o idle_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c xpfw_mod_common.c -o xpfw_mod_common.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c xpfw_scheduler.c -o xpfw_scheduler.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:39:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:39:59::SCWBDomain::s    -c pm_periph.c -o pm_periph.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:40:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:40:00::SCWBDomain::s    -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:40:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:40:00::SCWBDomain::s    -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:40:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:40:00::SCWBDomain::s    -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:40:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:40:00::SCWBDomain::s    -c pm_power.c -o pm_power.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:40:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:40:00::SCWBDomain::s    -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:40:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:40:00::SCWBDomain::s    -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:40:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:40:00::SCWBDomain::s    -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:40:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:40:00::SCWBDomain::s    -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:40:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.15:40:00::SCWBDomain::s    -c xpfw_start.S -o xpfw_start.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.15:40:00::SCWBDomain::mb-gcc -o executable.elf  pm_master.o  xpfw_util.o  xpfw_error_manager.o  xpfw_restart.o  pm_requirement.o  pm_core.o  xpfw_mod
TRACE::2020-05-04.15:40:00::SCWBDomain::_ultra96.o  pm_system.o  pm_config.o  pm_node_reset.o  xpfw_xpu.o  xpfw_mod_dap.o  pm_gic_proxy.o  pm_qspi.o  pm_notifier.o  xp
TRACE::2020-05-04.15:40:00::SCWBDomain::fw_aib.o  xpfw_events.o  pm_binding.o  pm_mmio_access.o  pm_pll.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  xpfw_interrupts.o  xp
TRACE::2020-05-04.15:40:00::SCWBDomain::fw_module.o  xpfw_resets.o  pm_sram.o  xpfw_mod_sched.o  xpfw_mod_rtc.o  pm_csudma.o  xpfw_rom_interface.o  xpfw_mod_wdt.o  pm_
TRACE::2020-05-04.15:40:00::SCWBDomain::proc.o  pm_reset.o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_user_startup.o  xpfw_crc.o  xpfw_ipi_manager.o  xpfw_platform.o  pm_ex
TRACE::2020-05-04.15:40:00::SCWBDomain::tern.o  pm_node.o  xpfw_core.o  idle_hooks.o  pm_slave.o  xpfw_mod_common.o  xpfw_scheduler.o  pm_periph.o  pm_hooks.o  pm_gpp.
TRACE::2020-05-04.15:40:00::SCWBDomain::o  pm_usb.o  pm_power.o  xpfw_main.o  xpfw_mod_em.o  xpfw_mod_legacy.o  pm_clock.o  xpfw_start.o  -MMD -MP      -mlittle-endian
TRACE::2020-05-04.15:40:00::SCWBDomain:: -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-
TRACE::2020-05-04.15:40:00::SCWBDomain::lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lxilsecure,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-l
TRACE::2020-05-04.15:40:00::SCWBDomain::c,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                          
TRACE::2020-05-04.15:40:00::SCWBDomain::                                                     -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_
TRACE::2020-05-04.15:40:00::SCWBDomain::0/lib -Tlscript.ld

LOG::2020-05-04.15:40:01::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-04.15:40:01::SCWSystem::Not a boot domain 
LOG::2020-05-04.15:40:01::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-04.15:40:01::SCWDomain::Generating domain artifcats
TRACE::2020-05-04.15:40:01::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-04.15:40:01::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/qemu/
TRACE::2020-05-04.15:40:01::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/qemu/
TRACE::2020-05-04.15:40:01::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/standalone_domain/qemu/
TRACE::2020-05-04.15:40:01::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/standalone_domain/qemu/
TRACE::2020-05-04.15:40:01::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-04.15:40:01::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:01::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:01::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:01::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:40:01::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:40:01::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:40:01::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:40:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:40:01::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:40:01::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:40:01::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:40:01::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:40:01::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:40:01::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-05-04.15:40:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:40:01::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:40:01::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-04.15:40:01::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:40:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.15:40:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-04.15:40:01::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-04.15:40:01::SCWMssOS::doing bsp build ... 
TRACE::2020-05-04.15:40:01::SCWMssOS::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.15:40:01::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:40:01::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:40:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:40:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.15:40:01::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:40:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2020-05-04.15:40:01::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.15:40:01::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:40:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:40:01::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:40:01::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:40:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:40:01::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:40:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:40:01::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.15:40:01::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.15:40:01::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:40:01::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.15:40:01::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:40:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:40:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.15:40:01::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:40:01::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.15:40:01::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:40:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:40:01::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:40:01::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2020-05-04.15:40:01::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.15:40:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:40:01::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:01::SCWMssOS::Compiling clockps

TRACE::2020-05-04.15:40:02::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.15:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:40:02::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:02::SCWMssOS::Compiling spips

TRACE::2020-05-04.15:40:03::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.15:40:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:40:03::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:03::SCWMssOS::Compiling scugic

TRACE::2020-05-04.15:40:03::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.15:40:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:40:03::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:03::SCWMssOS::Compiling rtcpsu

TRACE::2020-05-04.15:40:03::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.15:40:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:40:03::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:03::SCWMssOS::Compiling resetps

TRACE::2020-05-04.15:40:03::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.15:40:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:40:03::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:03::SCWMssOS::Compiling csudma

TRACE::2020-05-04.15:40:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.15:40:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.15:40:04::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:04::SCWMssOS::Compiling coresightps_dcc

TRACE::2020-05-04.15:40:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.15:40:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:40:04::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:04::SCWMssOS::Compiling axipmon

TRACE::2020-05-04.15:40:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.15:40:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:40:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:04::SCWMssOS::Compiling ipipsu

TRACE::2020-05-04.15:40:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.15:40:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:40:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:04::SCWMssOS::Compiling avbuf

TRACE::2020-05-04.15:40:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.15:40:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:40:05::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:05::SCWMssOS::Compiling dpdma

TRACE::2020-05-04.15:40:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.15:40:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:40:05::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:05::SCWMssOS::Compiling usbpsu

TRACE::2020-05-04.15:40:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.15:40:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.15:40:06::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:06::SCWMssOS::Compiling sdps

TRACE::2020-05-04.15:40:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.15:40:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:40:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:07::SCWMssOS::Compiling ttcps

TRACE::2020-05-04.15:40:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.15:40:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:40:07::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:07::SCWMssOS::Compiling dppsu

TRACE::2020-05-04.15:40:08::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.15:40:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.15:40:08::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:08::SCWMssOS::Compiling video_common

TRACE::2020-05-04.15:40:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.15:40:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:40:09::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:09::SCWMssOS::Compiling sysmonpsu

TRACE::2020-05-04.15:40:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.15:40:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:40:09::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:09::SCWMssOS::Compiling wdtps

TRACE::2020-05-04.15:40:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.15:40:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:40:09::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:09::SCWMssOS::Compiling ddrcpsu

TRACE::2020-05-04.15:40:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.15:40:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:40:09::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:09::SCWMssOS::Compiling gpiops

TRACE::2020-05-04.15:40:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.15:40:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:40:10::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:10::SCWMssOS::Compiling iicps

TRACE::2020-05-04.15:40:11::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.15:40:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:40:11::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:11::SCWMssOS::Compiling uartns550

TRACE::2020-05-04.15:40:11::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.15:40:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.15:40:11::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:11::SCWMssOS::Compiling bram

TRACE::2020-05-04.15:40:11::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.15:40:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.15:40:11::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:11::SCWMssOS::Compiling standalone ARMv8 64 bit

TRACE::2020-05-04.15:40:13::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.15:40:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:40:13::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:13::SCWMssOS::Compiling uartps

TRACE::2020-05-04.15:40:13::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.15:40:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.15:40:13::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:13::SCWMssOS::Compiling gpio

TRACE::2020-05-04.15:40:14::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.15:40:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.15:40:14::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:14::SCWMssOS::Compiling zdma

TRACE::2020-05-04.15:40:14::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.15:40:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.15:40:14::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:40:14::SCWMssOS::Compiling cpu_cortexa53

TRACE::2020-05-04.15:40:14::SCWMssOS::Finished building libraries

TRACE::2020-05-04.15:40:14::SCWMssOS::Copying to export directory.
TRACE::2020-05-04.15:40:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-04.15:40:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-04.15:40:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-04.15:40:14::SCWSystem::Completed Processing the sysconfig ultra96v2_chirpPrj
LOG::2020-05-04.15:40:14::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_chirpPrj
TRACE::2020-05-04.15:40:14::SCWPlatform::Started preparing the platform 
TRACE::2020-05-04.15:40:14::SCWSystem::Writing the bif file for system config ultra96v2_chirpPrj
TRACE::2020-05-04.15:40:14::SCWSystem::dir created 
TRACE::2020-05-04.15:40:14::SCWSystem::Writing the bif 
TRACE::2020-05-04.15:40:14::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-04.15:40:14::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-04.15:40:14::SCWPlatform::Completed generating the platform
TRACE::2020-05-04.15:40:14::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:40:14::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:40:14::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:40:14::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:40:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:40:14::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:40:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:40:14::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:40:14::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:40:14::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:40:14::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:40:14::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:40:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:40:14::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:40:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:40:14::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:40:14::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:40:14::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:40:14::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:40:14::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:40:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:40:14::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:40:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:40:14::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:40:14::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f27236717c865b570d95f959773ca61b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-04.15:40:14::SCWPlatform::updated the xpfm file.
TRACE::2020-05-04.15:40:14::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.15:40:14::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.15:40:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:40:14::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.15:40:14::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.15:40:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:40:14::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:40:14::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:40:14::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:26:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:26:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:26:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:26:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:26:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:26:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:26:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.16:27:03::SCWPlatform::Opened new HwDB with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:03::SCWReader::Active system found as  ultra96v2_chirpPrj
TRACE::2020-05-04.16:27:03::SCWReader::Handling sysconfig ultra96v2_chirpPrj
TRACE::2020-05-04.16:27:03::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.16:27:03::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.16:27:03::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.16:27:03::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.16:27:03::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:03::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:03::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:03::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:03::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:03::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:03::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:03::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:03::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:03::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:03::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:03::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:03::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:03::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:03::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-04.16:27:03::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:03::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:03::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:03::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:03::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:03::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:03::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:03::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-04.16:27:03::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:03::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:03::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:03::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.16:27:03::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.16:27:04::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.16:27:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWReader::No isolation master present  
TRACE::2020-05-04.16:27:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.16:27:04::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.16:27:04::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.16:27:04::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.16:27:04::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.16:27:04::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-04.16:27:04::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.16:27:04::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-04.16:27:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.16:27:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWReader::No isolation master present  
TRACE::2020-05-04.16:27:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.16:27:04::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.16:27:04::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.16:27:04::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:27:04::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.16:27:04::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.16:27:04::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.16:27:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWReader::No isolation master present  
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-05-04.16:27:04::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-04.16:27:04::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-05-04.16:27:04::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-04.16:27:04::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.16:27:04::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.16:27:04::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:27:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:04::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.16:27:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:05::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:27:05::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.16:27:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.16:27:05::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:05::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:27:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.16:27:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:05::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:27:05::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.16:27:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.16:27:05::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:27:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:27:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:27:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:27:05::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:27:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:27:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:27:05::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2020-05-04.16:31:34::SCWPlatform::Started generating the artifacts platform ultra96v2_chirpPrj
TRACE::2020-05-04.16:31:34::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-04.16:31:34::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_chirpPrj
LOG::2020-05-04.16:31:34::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-04.16:31:34::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-04.16:31:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.16:31:34::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-05-04.16:31:34::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-04.16:31:34::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-04.16:31:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.16:31:34::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-05-04.16:31:34::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-04.16:31:34::SCWSystem::Not a boot domain 
LOG::2020-05-04.16:31:34::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-04.16:31:34::SCWDomain::Generating domain artifcats
TRACE::2020-05-04.16:31:34::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-04.16:31:34::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/qemu/
TRACE::2020-05-04.16:31:34::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/qemu/
TRACE::2020-05-04.16:31:34::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/standalone_domain/qemu/
TRACE::2020-05-04.16:31:34::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/standalone_domain/qemu/
TRACE::2020-05-04.16:31:34::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-04.16:31:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:31:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:31:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:31:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:31:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:31:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:31:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:31:34::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:31:34::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:31:34::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:31:34::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.16:31:34::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.16:31:34::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:31:34::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-04.16:31:34::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:31:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.16:31:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-04.16:31:34::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-04.16:31:34::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-04.16:31:34::SCWMssOS::Copying to export directory.
TRACE::2020-05-04.16:31:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-04.16:31:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-04.16:31:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-04.16:31:34::SCWSystem::Completed Processing the sysconfig ultra96v2_chirpPrj
LOG::2020-05-04.16:31:34::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_chirpPrj
TRACE::2020-05-04.16:31:34::SCWPlatform::Started preparing the platform 
TRACE::2020-05-04.16:31:34::SCWSystem::Writing the bif file for system config ultra96v2_chirpPrj
TRACE::2020-05-04.16:31:34::SCWSystem::dir created 
TRACE::2020-05-04.16:31:34::SCWSystem::Writing the bif 
TRACE::2020-05-04.16:31:34::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-04.16:31:34::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-04.16:31:34::SCWPlatform::Completed generating the platform
TRACE::2020-05-04.16:31:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:31:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:31:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:31:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:31:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:31:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:31:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:31:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.16:31:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:31:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:31:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:31:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:31:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:31:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:31:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:31:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.16:31:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:31:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:31:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:31:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:31:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:31:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:31:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:31:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:31:34::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f27236717c865b570d95f959773ca61b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-04.16:31:34::SCWPlatform::updated the xpfm file.
TRACE::2020-05-04.16:31:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.16:31:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.16:31:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.16:31:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.16:31:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.16:31:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.16:31:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.16:31:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.16:31:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:16::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:16::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:16::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:18::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:18::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:18::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened new HwDB with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWReader::Active system found as  ultra96v2_chirpPrj
TRACE::2020-05-04.17:38:23::SCWReader::Handling sysconfig ultra96v2_chirpPrj
TRACE::2020-05-04.17:38:23::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.17:38:23::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.17:38:23::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.17:38:23::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-04.17:38:23::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.17:38:23::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:38:23::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.17:38:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWReader::No isolation master present  
TRACE::2020-05-04.17:38:23::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.17:38:23::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.17:38:23::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.17:38:23::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.17:38:23::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:38:23::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-04.17:38:23::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:38:23::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-04.17:38:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.17:38:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWReader::No isolation master present  
TRACE::2020-05-04.17:38:23::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.17:38:23::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.17:38:23::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.17:38:23::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:38:23::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.17:38:23::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:38:23::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.17:38:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWReader::No isolation master present  
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:23::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:23::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:23::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:23::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:38:23::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.17:38:24::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:24::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:24::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:24::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:24::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-05-04.17:38:24::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-04.17:38:24::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-05-04.17:38:24::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-04.17:38:24::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.17:38:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:38:24::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:24::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:24::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:24::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:24::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:38:24::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.17:38:24::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:24::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:24::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:24::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:24::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:38:24::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.17:38:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:38:24::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:24::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:24::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:24::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:24::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:38:24::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:24::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:25::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.17:38:25::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:25::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:25::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:25::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:25::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:25::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:25::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:25::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:25::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:38:25::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:25::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:25::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:25::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.17:38:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:38:25::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:25::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:25::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:25::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:25::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:38:25::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:38:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:38:25::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:38:25::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:38:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:38:25::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:25::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:38:25::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:38:25::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2020-05-04.17:41:12::SCWPlatform::Started generating the artifacts platform ultra96v2_chirpPrj
TRACE::2020-05-04.17:41:12::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-04.17:41:12::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_chirpPrj
LOG::2020-05-04.17:41:12::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-04.17:41:12::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-04.17:41:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.17:41:12::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-05-04.17:41:12::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-04.17:41:12::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-04.17:41:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.17:41:12::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-05-04.17:41:12::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-04.17:41:12::SCWSystem::Not a boot domain 
LOG::2020-05-04.17:41:12::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-04.17:41:12::SCWDomain::Generating domain artifcats
TRACE::2020-05-04.17:41:12::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-04.17:41:12::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/qemu/
TRACE::2020-05-04.17:41:12::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/qemu/
TRACE::2020-05-04.17:41:12::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/standalone_domain/qemu/
TRACE::2020-05-04.17:41:12::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/standalone_domain/qemu/
TRACE::2020-05-04.17:41:12::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-04.17:41:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:41:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:41:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:41:12::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:41:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:41:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:41:12::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:41:12::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:41:12::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:41:12::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.17:41:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:41:12::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:41:12::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-04.17:41:12::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:41:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.17:41:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-04.17:41:12::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-04.17:41:12::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-04.17:41:12::SCWMssOS::Copying to export directory.
TRACE::2020-05-04.17:41:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-04.17:41:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-04.17:41:12::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-04.17:41:12::SCWSystem::Completed Processing the sysconfig ultra96v2_chirpPrj
LOG::2020-05-04.17:41:12::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_chirpPrj
TRACE::2020-05-04.17:41:12::SCWPlatform::Started preparing the platform 
TRACE::2020-05-04.17:41:12::SCWSystem::Writing the bif file for system config ultra96v2_chirpPrj
TRACE::2020-05-04.17:41:12::SCWSystem::dir created 
TRACE::2020-05-04.17:41:12::SCWSystem::Writing the bif 
TRACE::2020-05-04.17:41:12::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-04.17:41:12::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-04.17:41:12::SCWPlatform::Completed generating the platform
TRACE::2020-05-04.17:41:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:41:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:41:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:41:12::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:41:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:41:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:41:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:41:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:41:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:41:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:41:12::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:41:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:41:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:41:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:41:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:41:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:41:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:41:12::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:41:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:41:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:41:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:41:12::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f27236717c865b570d95f959773ca61b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-04.17:41:12::SCWPlatform::updated the xpfm file.
TRACE::2020-05-04.17:41:12::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:41:12::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:41:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:41:12::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:41:12::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:41:12::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:41:12::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:41:12::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:04::SCWPlatform:: Platform location is /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa
TRACE::2020-05-04.17:42:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:10::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:42:10::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:42:10::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:10::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:10::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:10::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa
TRACE::2020-05-04.17:42:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:10::SCWPlatform::update - Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.17:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:10::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:42:10::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:42:10::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:10::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:10::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:10::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa
TRACE::2020-05-04.17:42:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:10::SCWPlatform::update - Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.17:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:10::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:42:10::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:42:10::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:10::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:10::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:10::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa
TRACE::2020-05-04.17:42:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/tempdsa/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:10::SCWPlatform::update - Opened existing hwdb ultra96v2_wrapper_1
TRACE::2020-05-04.17:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:10::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2020-05-04.17:42:10::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2020-05-04.17:42:10::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-04.17:42:10::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:10::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.17:42:15::SCWPlatform::Opened new HwDB with name ultra96v2_wrapper_2
TRACE::2020-05-04.17:42:15::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:15::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:15::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.17:42:15::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.17:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:15::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:15::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:15::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:15::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:15::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:15::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.17:42:15::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.17:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:15::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:15::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:15::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:15::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:15::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:15::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.17:42:15::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.17:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:15::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:15::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:15::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:15::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:15::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:15::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.17:42:15::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.17:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:15::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:15::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:15::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:15::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:15::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:15::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_2
TRACE::2020-05-04.17:42:15::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_2
TRACE::2020-05-04.17:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:15::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:15::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:15::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:15::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f27236717c865b570d95f959773ca61b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-04.17:42:17::SCWPlatform::Clearing the existing platform
TRACE::2020-05-04.17:42:17::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-04.17:42:17::SCWBDomain::clearing the fsbl build
TRACE::2020-05-04.17:42:17::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:17::SCWBDomain::clearing the pmufw build
TRACE::2020-05-04.17:42:17::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:17::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:17::SCWSystem::Clearing the domains completed.
TRACE::2020-05-04.17:42:17::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-04.17:42:17::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:17::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:17::SCWPlatform:: Platform location is /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:17::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:17::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:17::SCWPlatform::Removing the HwDB with name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:17::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:17::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:17::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:17::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:17::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:17::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened new HwDB with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWReader::Active system found as  ultra96v2_chirpPrj
TRACE::2020-05-04.17:42:22::SCWReader::Handling sysconfig ultra96v2_chirpPrj
TRACE::2020-05-04.17:42:22::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.17:42:22::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.17:42:22::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.17:42:22::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-04.17:42:22::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.17:42:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:42:22::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.17:42:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWReader::No isolation master present  
TRACE::2020-05-04.17:42:22::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.17:42:22::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.17:42:22::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.17:42:22::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.17:42:22::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:42:22::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-04.17:42:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:42:22::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-04.17:42:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.17:42:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWReader::No isolation master present  
TRACE::2020-05-04.17:42:22::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.17:42:22::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.17:42:22::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.17:42:22::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:22::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.17:42:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:42:22::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.17:42:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:22::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:22::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Opened existing hwdb ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:42:22::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:22::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:22::SCWReader::No isolation master present  
TRACE::2020-05-04.17:42:28::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:28::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:28::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:28::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.17:42:28::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:28::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:28::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:28::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:28::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.17:42:28::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:28::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:28::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:28::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:28::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.17:42:28::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:28::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.17:42:28::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:28::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:28::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:28::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.17:42:28::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-05-04.17:42:28::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-04.17:42:28::SCWMssOS::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-04.17:42:28::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.17:42:28::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:42:28::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:28::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:28::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:28::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.17:42:28::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:28::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.17:42:28::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:28::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:28::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:28::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.17:42:28::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:28::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.17:42:28::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:42:28::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:28::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:28::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:28::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.17:42:28::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:28::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:28::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:28::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:29::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.17:42:29::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:29::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:29::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:29::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:29::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:29::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:29::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.17:42:29::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:29::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:29::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:29::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:29::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:29::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:29::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.17:42:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:42:29::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:29::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:29::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:29::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:29::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:42:29::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:42:29::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper_3
TRACE::2020-05-04.17:42:29::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-04.17:42:29::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:42:29::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:29::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:42:29::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:42:29::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:21::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2020-05-04.17:43:21::SCWBDomain::rm -rf  xfsbl_authentication.o  xfsbl_sd.o  xfsbl_dfu_util.o  xfsbl_csu_dma.o  xfsbl_plpartition_valid.o  psu_init.o  xfsbl_bs.
TRACE::2020-05-04.17:43:21::SCWBDomain::o  xfsbl_board.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_misc.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_misc_drivers.o  xfs
TRACE::2020-05-04.17:43:21::SCWBDomain::bl_usb.o  xfsbl_image_header.o  xfsbl_ddr_init.o  xfsbl_nand.o  xfsbl_rsa_sha.o  xfsbl_qspi.o  xfsbl_partition_load.o  xfsbl_ex
TRACE::2020-05-04.17:43:21::SCWBDomain::it.o  xfsbl_translation_table.o  zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a executable.elf *.o

TRACE::2020-05-04.17:43:21::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp ; bash -c "make  clean" 
TRACE::2020-05-04.17:43:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-05-04.17:43:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s clean 

TRACE::2020-05-04.17:43:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-05-04.17:43:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s clean 

TRACE::2020-05-04.17:43:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s clean 

TRACE::2020-05-04.17:43:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s clean 

TRACE::2020-05-04.17:43:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s clean 

TRACE::2020-05-04.17:43:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2020-05-04.17:43:22::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw ; bash -c "make  clean" 
TRACE::2020-05-04.17:43:22::SCWBDomain::rm -rf  xpfw_interrupts.o  pm_config.o  pm_mmio_access.o  pm_system.o  pm_csudma.o  xpfw_scheduler.o  pm_gic_proxy.o  xpfw_aib.
TRACE::2020-05-04.17:43:22::SCWBDomain::o  xpfw_events.o  pm_pinctrl.o  pm_ddr.o  pm_sram.o  xpfw_user_startup.o  xpfw_mod_wdt.o  pm_proc.o  pm_reset.o  xpfw_mod_dap.o
TRACE::2020-05-04.17:43:22::SCWBDomain::  xpfw_platform.o  pm_node.o  xpfw_mod_common.o  pm_binding.o  pm_usb.o  xpfw_crc.o  xpfw_ipi_manager.o  pm_master.o  xpfw_erro
TRACE::2020-05-04.17:43:22::SCWBDomain::r_manager.o  xpfw_restart.o  xpfw_module.o  pm_notifier.o  pm_requirement.o  pm_core.o  xpfw_xpu.o  pm_slave.o  xpfw_mod_pm.o  
TRACE::2020-05-04.17:43:22::SCWBDomain::pm_qspi.o  xpfw_resets.o  xpfw_util.o  xpfw_mod_sched.o  xpfw_mod_rtc.o  xpfw_rom_interface.o  pm_node_reset.o  pm_callbacks.o 
TRACE::2020-05-04.17:43:22::SCWBDomain:: xpfw_mod_stl.o  xpfw_mod_ultra96.o  pm_extern.o  pm_clock.o  xpfw_core.o  idle_hooks.o  pm_pll.o  pm_periph.o  pm_hooks.o  pm_
TRACE::2020-05-04.17:43:22::SCWBDomain::gpp.o  pm_power.o  xpfw_main.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_start.o  zynqmp_pmufw_bsp/psu_pmu_0/lib/libxil.a executa
TRACE::2020-05-04.17:43:22::SCWBDomain::ble.elf *.o

TRACE::2020-05-04.17:43:22::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp ; bash -c "make  clean" 
TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/uartns550_v3_5/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-05-04.17:43:22::SCWBDomain::rm -f psu_pmu_0/lib/libxil.a

TRACE::2020-05-04.17:43:22::SCWMssOS::cleaning the bsp 
TRACE::2020-05-04.17:43:22::SCWMssOS::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s clean 

TRACE::2020-05-04.17:43:22::SCWMssOS::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2020-05-04.17:43:56::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:56::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:56::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened new HwDB with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWReader::Active system found as  ultra96v2_chirpPrj
TRACE::2020-05-04.17:43:58::SCWReader::Handling sysconfig ultra96v2_chirpPrj
TRACE::2020-05-04.17:43:58::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.17:43:58::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.17:43:58::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.17:43:58::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-04.17:43:58::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.17:43:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:43:58::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.17:43:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWReader::No isolation master present  
TRACE::2020-05-04.17:43:58::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.17:43:58::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.17:43:58::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.17:43:58::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.17:43:58::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.17:43:58::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-04.17:43:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:43:58::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-04.17:43:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.17:43:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWReader::No isolation master present  
TRACE::2020-05-04.17:43:58::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.17:43:58::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.17:43:58::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.17:43:58::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:43:58::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.17:43:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:43:58::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.17:43:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWReader::No isolation master present  
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:43:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.17:43:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:59::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-05-04.17:43:59::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-04.17:43:59::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-05-04.17:43:59::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-04.17:43:59::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.17:43:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:43:59::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:59::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:43:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.17:43:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:59::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:43:59::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.17:43:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:43:59::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:43:59::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:43:59::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:43:59::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:43:59::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:43:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:43:59::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:43:59::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:43:59::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:44:00::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.17:44:00::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:44:00::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:44:00::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:44:00::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:44:00::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:44:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:44:00::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:44:00::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:44:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:44:00::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:44:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:44:00::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:44:00::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:44:00::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:44:00::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.17:44:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:44:00::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:44:00::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:44:00::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:44:00::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:44:00::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:44:00::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:44:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:44:00::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:44:00::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:44:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:44:00::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:44:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:44:00::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:44:00::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2020-05-04.17:46:15::SCWPlatform::Started generating the artifacts platform ultra96v2_chirpPrj
TRACE::2020-05-04.17:46:15::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-04.17:46:15::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_chirpPrj
LOG::2020-05-04.17:46:15::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-04.17:46:15::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-04.17:46:15::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.17:46:15::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2020-05-04.17:46:15::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:46:15::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:46:15::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:46:15::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:46:15::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:46:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:46:15::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:46:15::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:46:15::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:46:15::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:46:15::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:46:15::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-05-04.17:46:15::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.17:46:15::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.17:46:15::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl ; bash -c "make  " 
TRACE::2020-05-04.17:46:15::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2020-05-04.17:46:15::SCWBDomain::make[1]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:15::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.17:46:15::SCWBDomain::-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.17:46:15::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.17:46:15::SCWBDomain::objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:15::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.17:46:15::SCWBDomain::-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.17:46:15::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.17:46:15::SCWBDomain::objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Include files for this library have already been copied.

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:15::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.17:46:15::SCWBDomain::-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.17:46:15::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.17:46:15::SCWBDomain::o-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:15::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.17:46:15::SCWBDomain::-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2020-05-04.17:46:15::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2020-05-04.17:46:15::SCWBDomain::-ffat-lto-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.17:46:15::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.17:46:15::SCWBDomain::o-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:15::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.17:46:15::SCWBDomain::-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.17:46:15::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.17:46:15::SCWBDomain::objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.17:46:15::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.17:46:15::SCWBDomain::objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:15::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.17:46:15::SCWBDomain::-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:15::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.17:46:15::SCWBDomain::bjects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.17:46:15::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.17:46:15::SCWBDomain::lto-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:15::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.17:46:15::SCWBDomain::-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.17:46:15::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.17:46:15::SCWBDomain::objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.17:46:15::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2020-05-04.17:46:15::SCWBDomain::at-lto-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.17:46:15::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.17:46:15::SCWBDomain::o-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.17:46:15::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.17:46:15::SCWBDomain::lto-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.17:46:15::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-05-04.17:46:15::SCWBDomain::objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.17:46:15::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.17:46:15::SCWBDomain::o-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:15::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.17:46:15::SCWBDomain::-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:15::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.17:46:15::SCWBDomain::-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.17:46:15::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.17:46:15::SCWBDomain::lto-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:15::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.17:46:15::SCWBDomain::bjects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.17:46:15::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2020-05-04.17:46:15::SCWBDomain::-lto-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:15::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.17:46:15::SCWBDomain::-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:15::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.17:46:15::SCWBDomain::bjects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:15::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.17:46:15::SCWBDomain::bjects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2020-05-04.17:46:15::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2020-05-04.17:46:15::SCWBDomain::fat-lto-objects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:15::SCWBDomain::exa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2020-05-04.17:46:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:15::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.17:46:15::SCWBDomain::jects"

TRACE::2020-05-04.17:46:15::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:15::SCWBDomain::texa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.17:46:15::SCWBDomain::Compiling XilFFs Library

TRACE::2020-05-04.17:46:16::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:16::SCWBDomain::exa53_0/libsrc/xilffs_v4_2/src'

TRACE::2020-05-04.17:46:16::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.17:46:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.17:46:16::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.17:46:16::SCWBDomain::ects"

TRACE::2020-05-04.17:46:16::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:16::SCWBDomain::texa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.17:46:16::SCWBDomain::Compiling spips

TRACE::2020-05-04.17:46:16::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:16::SCWBDomain::exa53_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.17:46:16::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.17:46:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:16::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.17:46:16::SCWBDomain::jects"

TRACE::2020-05-04.17:46:16::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:16::SCWBDomain::texa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.17:46:16::SCWBDomain::Compiling scugic

TRACE::2020-05-04.17:46:17::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:17::SCWBDomain::exa53_0/libsrc/scugic_v4_1/src'

TRACE::2020-05-04.17:46:17::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2020-05-04.17:46:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.17:46:17::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.17:46:17::SCWBDomain::ects"

TRACE::2020-05-04.17:46:17::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:17::SCWBDomain::texa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.17:46:17::SCWBDomain::Compiling xilpm library

TRACE::2020-05-04.17:46:17::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:17::SCWBDomain::exa53_0/libsrc/xilpm_v3_0/src'

TRACE::2020-05-04.17:46:17::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.17:46:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:17::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.17:46:17::SCWBDomain::jects"

TRACE::2020-05-04.17:46:17::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:17::SCWBDomain::texa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.17:46:17::SCWBDomain::Compiling rtcpsu

TRACE::2020-05-04.17:46:17::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:17::SCWBDomain::exa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.17:46:17::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.17:46:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:17::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.17:46:17::SCWBDomain::bjects"

TRACE::2020-05-04.17:46:17::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:17::SCWBDomain::texa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.17:46:17::SCWBDomain::Compiling resetps

TRACE::2020-05-04.17:46:18::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:18::SCWBDomain::exa53_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.17:46:18::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.17:46:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:18::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.17:46:18::SCWBDomain::jects"

TRACE::2020-05-04.17:46:18::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:18::SCWBDomain::texa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.17:46:18::SCWBDomain::Compiling csudma

TRACE::2020-05-04.17:46:18::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:18::SCWBDomain::exa53_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.17:46:18::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.17:46:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.17:46:18::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2020-05-04.17:46:18::SCWBDomain::at-lto-objects"

TRACE::2020-05-04.17:46:18::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:18::SCWBDomain::texa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.17:46:18::SCWBDomain::Compiling coresightps_dcc

TRACE::2020-05-04.17:46:18::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:18::SCWBDomain::exa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-05-04.17:46:18::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.17:46:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:18::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.17:46:18::SCWBDomain::bjects"

TRACE::2020-05-04.17:46:18::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:18::SCWBDomain::texa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.17:46:18::SCWBDomain::Compiling axipmon

TRACE::2020-05-04.17:46:19::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:19::SCWBDomain::exa53_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.17:46:19::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.17:46:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:19::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.17:46:19::SCWBDomain::jects"

TRACE::2020-05-04.17:46:19::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:19::SCWBDomain::texa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.17:46:19::SCWBDomain::Compiling ipipsu

TRACE::2020-05-04.17:46:19::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:19::SCWBDomain::exa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.17:46:19::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.17:46:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.17:46:19::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.17:46:19::SCWBDomain::ects"

TRACE::2020-05-04.17:46:19::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:19::SCWBDomain::texa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.17:46:19::SCWBDomain::Compiling avbuf

TRACE::2020-05-04.17:46:19::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:19::SCWBDomain::exa53_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.17:46:19::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.17:46:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.17:46:19::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.17:46:19::SCWBDomain::ects"

TRACE::2020-05-04.17:46:19::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:19::SCWBDomain::texa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.17:46:19::SCWBDomain::Compiling dpdma

TRACE::2020-05-04.17:46:19::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:19::SCWBDomain::exa53_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.17:46:19::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.17:46:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:19::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.17:46:19::SCWBDomain::jects"

TRACE::2020-05-04.17:46:19::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:19::SCWBDomain::texa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.17:46:19::SCWBDomain::Compiling usbpsu

TRACE::2020-05-04.17:46:20::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:20::SCWBDomain::exa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.17:46:20::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.17:46:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.17:46:20::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.17:46:20::SCWBDomain::cts"

TRACE::2020-05-04.17:46:20::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:20::SCWBDomain::texa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.17:46:20::SCWBDomain::Compiling sdps

TRACE::2020-05-04.17:46:21::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:21::SCWBDomain::exa53_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.17:46:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-04.17:46:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.17:46:21::SCWBDomain::-objects"

TRACE::2020-05-04.17:46:21::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:21::SCWBDomain::texa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.17:46:21::SCWBDomain::Compiling XilSecure Library

TRACE::2020-05-04.17:46:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:22::SCWBDomain::exa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.17:46:22::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.17:46:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:22::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.17:46:22::SCWBDomain::jects"

TRACE::2020-05-04.17:46:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:22::SCWBDomain::texa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.17:46:22::SCWBDomain::Compiling ttcps

TRACE::2020-05-04.17:46:22::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:22::SCWBDomain::exa53_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.17:46:22::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.17:46:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.17:46:22::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.17:46:22::SCWBDomain::ects"

TRACE::2020-05-04.17:46:22::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:22::SCWBDomain::texa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.17:46:22::SCWBDomain::Compiling dppsu

TRACE::2020-05-04.17:46:23::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:23::SCWBDomain::exa53_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.17:46:23::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.17:46:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.17:46:23::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-05-04.17:46:23::SCWBDomain::lto-objects"

TRACE::2020-05-04.17:46:23::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:23::SCWBDomain::texa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.17:46:23::SCWBDomain::Compiling video_common

TRACE::2020-05-04.17:46:24::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:24::SCWBDomain::exa53_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.17:46:24::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.17:46:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:24::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.17:46:24::SCWBDomain::bjects"

TRACE::2020-05-04.17:46:24::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:24::SCWBDomain::texa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.17:46:24::SCWBDomain::Compiling clockps

TRACE::2020-05-04.17:46:25::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:25::SCWBDomain::exa53_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.17:46:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.17:46:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.17:46:25::SCWBDomain::-objects"

TRACE::2020-05-04.17:46:25::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:25::SCWBDomain::texa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.17:46:25::SCWBDomain::Compiling sysmonpsu

TRACE::2020-05-04.17:46:25::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:25::SCWBDomain::exa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.17:46:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.17:46:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.17:46:25::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-05-04.17:46:25::SCWBDomain::ects"

TRACE::2020-05-04.17:46:25::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:25::SCWBDomain::texa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.17:46:25::SCWBDomain::Compiling wdtps

TRACE::2020-05-04.17:46:25::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:25::SCWBDomain::exa53_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.17:46:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.17:46:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-05-04.17:46:25::SCWBDomain::bjects"

TRACE::2020-05-04.17:46:25::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:25::SCWBDomain::texa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.17:46:25::SCWBDomain::Compiling ddrcpsu

TRACE::2020-05-04.17:46:25::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:25::SCWBDomain::exa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.17:46:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.17:46:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.17:46:25::SCWBDomain::jects"

TRACE::2020-05-04.17:46:25::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:25::SCWBDomain::texa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.17:46:25::SCWBDomain::Compiling gpiops

TRACE::2020-05-04.17:46:26::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:26::SCWBDomain::exa53_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.17:46:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.17:46:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:26::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.17:46:26::SCWBDomain::jects"

TRACE::2020-05-04.17:46:26::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:26::SCWBDomain::texa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.17:46:26::SCWBDomain::Compiling iicps

TRACE::2020-05-04.17:46:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:27::SCWBDomain::exa53_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.17:46:27::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.17:46:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:27::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-05-04.17:46:27::SCWBDomain::-objects"

TRACE::2020-05-04.17:46:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:27::SCWBDomain::texa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.17:46:27::SCWBDomain::Compiling uartns550

TRACE::2020-05-04.17:46:27::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:27::SCWBDomain::texa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.17:46:27::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:27::SCWBDomain::exa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.17:46:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:27::SCWBDomain::exa53_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.17:46:27::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.17:46:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.17:46:27::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.17:46:27::SCWBDomain::cts"

TRACE::2020-05-04.17:46:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:27::SCWBDomain::texa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.17:46:27::SCWBDomain::Compiling bram

TRACE::2020-05-04.17:46:27::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:27::SCWBDomain::texa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.17:46:27::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:27::SCWBDomain::exa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.17:46:27::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:27::SCWBDomain::exa53_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.17:46:27::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.17:46:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.17:46:27::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-05-04.17:46:27::SCWBDomain::o-objects"

TRACE::2020-05-04.17:46:27::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:27::SCWBDomain::texa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.17:46:27::SCWBDomain::Compiling standalone ARMv8 64 bit

TRACE::2020-05-04.17:46:29::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:29::SCWBDomain::exa53_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.17:46:29::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.17:46:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:29::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-05-04.17:46:29::SCWBDomain::jects"

TRACE::2020-05-04.17:46:29::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:29::SCWBDomain::texa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.17:46:29::SCWBDomain::Compiling uartps

TRACE::2020-05-04.17:46:29::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:29::SCWBDomain::exa53_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.17:46:29::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.17:46:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.17:46:29::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.17:46:29::SCWBDomain::cts"

TRACE::2020-05-04.17:46:29::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:29::SCWBDomain::texa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.17:46:29::SCWBDomain::Compiling gpio

TRACE::2020-05-04.17:46:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:30::SCWBDomain::exa53_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.17:46:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.17:46:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.17:46:30::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-05-04.17:46:30::SCWBDomain::cts"

TRACE::2020-05-04.17:46:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:30::SCWBDomain::texa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.17:46:30::SCWBDomain::Compiling zdma

TRACE::2020-05-04.17:46:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:30::SCWBDomain::exa53_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.17:46:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.17:46:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.17:46:30::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2020-05-04.17:46:30::SCWBDomain::-lto-objects"

TRACE::2020-05-04.17:46:30::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cor
TRACE::2020-05-04.17:46:30::SCWBDomain::texa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.17:46:30::SCWBDomain::Compiling cpu_cortexa53

TRACE::2020-05-04.17:46:30::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cort
TRACE::2020-05-04.17:46:30::SCWBDomain::exa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-05-04.17:46:30::SCWBDomain::Finished building libraries

TRACE::2020-05-04.17:46:30::SCWBDomain::make[1]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-05-04.17:46:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_authentication.
TRACE::2020-05-04.17:46:30::SCWBDomain::c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_sd.c -o xfsbl_s
TRACE::2020-05-04.17:46:30::SCWBDomain::d.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_dfu_util.c -o x
TRACE::2020-05-04.17:46:30::SCWBDomain::fsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_csu_dma.c -o xf
TRACE::2020-05-04.17:46:30::SCWBDomain::sbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_plpartition_val
TRACE::2020-05-04.17:46:30::SCWBDomain::id.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_bs.c -o xfsbl_b
TRACE::2020-05-04.17:46:30::SCWBDomain::s.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:31::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_board.c -o xfsb
TRACE::2020-05-04.17:46:31::SCWBDomain::l_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:31::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_image_header.c 
TRACE::2020-05-04.17:46:31::SCWBDomain::-o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:31::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c psu_init.c -o psu_ini
TRACE::2020-05-04.17:46:31::SCWBDomain::t.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:31::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_handoff.c -o xf
TRACE::2020-05-04.17:46:31::SCWBDomain::sbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:31::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_initialization.
TRACE::2020-05-04.17:46:31::SCWBDomain::c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:31::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc.c -o xfsbl
TRACE::2020-05-04.17:46:31::SCWBDomain::_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:31::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_main.c -o xfsbl
TRACE::2020-05-04.17:46:31::SCWBDomain::_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:31::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_hooks.c -o xfsb
TRACE::2020-05-04.17:46:31::SCWBDomain::l_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:31::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc_drivers.c 
TRACE::2020-05-04.17:46:31::SCWBDomain::-o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:32::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_usb.c -o xfsbl_
TRACE::2020-05-04.17:46:32::SCWBDomain::usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:32::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_ddr_init.c -o x
TRACE::2020-05-04.17:46:32::SCWBDomain::fsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:32::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_nand.c -o xfsbl
TRACE::2020-05-04.17:46:32::SCWBDomain::_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:32::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_rsa_sha.c -o xf
TRACE::2020-05-04.17:46:32::SCWBDomain::sbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:32::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_qspi.c -o xfsbl
TRACE::2020-05-04.17:46:32::SCWBDomain::_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:32::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_partition_load.
TRACE::2020-05-04.17:46:32::SCWBDomain::c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:32::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_exit.S -o xfsbl
TRACE::2020-05-04.17:46:32::SCWBDomain::_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:32::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_translation_tab
TRACE::2020-05-04.17:46:32::SCWBDomain::le.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-05-04.17:46:32::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_authentication.o  xfsbl_sd.o  xfsbl_dfu_util.o  xfsbl_csu_dma.o  xfsbl_plpartitio
TRACE::2020-05-04.17:46:32::SCWBDomain::n_valid.o  xfsbl_bs.o  xfsbl_board.o  xfsbl_image_header.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_misc.o  
TRACE::2020-05-04.17:46:32::SCWBDomain::xfsbl_main.o  xfsbl_hooks.o  xfsbl_misc_drivers.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_nand.o  xfsbl_rsa_sha.o  xfsbl_qspi.o  
TRACE::2020-05-04.17:46:32::SCWBDomain::xfsbl_partition_load.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -
TRACE::2020-05-04.17:46:32::SCWBDomain::ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--
TRACE::2020-05-04.17:46:32::SCWBDomain::start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                      
TRACE::2020-05-04.17:46:32::SCWBDomain::                                                                                     -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/ps
TRACE::2020-05-04.17:46:32::SCWBDomain::u_cortexa53_0/lib -Tlscript.ld

LOG::2020-05-04.17:46:34::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-04.17:46:34::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-04.17:46:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.17:46:34::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2020-05-04.17:46:34::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:46:34::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:46:34::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:46:34::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:46:34::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:46:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:46:34::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:46:34::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:46:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:46:34::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:46:34::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:46:34::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:46:34::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-05-04.17:46:34::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.17:46:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.17:46:34::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw ; bash -c "make  " 
TRACE::2020-05-04.17:46:34::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2020-05-04.17:46:34::SCWBDomain::make[1]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.17:46:34::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.17:46:34::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-04.17:46:34::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-04.17:46:34::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-04.17:46:34::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-05-04.17:46:34::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.17:46:34::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.17:46:34::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.17:46:34::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.17:46:34::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.17:46:34::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.17:46:34::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.17:46:34::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.17:46:34::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.17:46:34::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.17:46:34::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-04.17:46:34::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-04.17:46:34::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-04.17:46:34::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-04.17:46:34::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.17:46:34::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.17:46:34::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.17:46:34::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.17:46:34::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.17:46:34::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.17:46:34::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-04.17:46:34::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-04.17:46:34::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2020-05-04.17:46:34::SCWBDomain:: "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAG
TRACE::2020-05-04.17:46:34::SCWBDomain::S=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.17:46:34::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.17:46:34::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-04.17:46:34::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-05-04.17:46:34::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-05-04.17:46:34::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-05-04.17:46:34::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.17:46:34::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.17:46:34::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.17:46:34::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.17:46:34::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.17:46:34::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.17:46:34::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-04.17:46:34::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-05-04.17:46:34::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.17:46:34::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.17:46:34::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.17:46:34::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.17:46:34::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-05-04.17:46:34::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2020-05-04.17:46:34::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.17:46:34::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.17:46:34::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.17:46:34::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.17:46:34::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.17:46:34::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.17:46:34::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.17:46:34::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.17:46:34::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:34::SCWBDomain::u_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.17:46:34::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.17:46:34::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.17:46:34::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:34::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:34::SCWBDomain::mu_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.17:46:34::SCWBDomain::Compiling clockps

TRACE::2020-05-04.17:46:35::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:35::SCWBDomain::u_0/libsrc/clockps_v1_1/src'

TRACE::2020-05-04.17:46:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.17:46:35::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-04.17:46:35::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-04.17:46:35::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:35::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:35::SCWBDomain::mu_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.17:46:35::SCWBDomain::Compiling spips

TRACE::2020-05-04.17:46:35::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:35::SCWBDomain::u_0/libsrc/spips_v3_3/src'

TRACE::2020-05-04.17:46:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2020-05-04.17:46:35::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.17:46:35::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.17:46:35::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:35::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:35::SCWBDomain::mu_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.17:46:35::SCWBDomain::Compiling XilSecure Library

TRACE::2020-05-04.17:46:35::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:35::SCWBDomain::u_0/libsrc/xilsecure_v4_1/src'

TRACE::2020-05-04.17:46:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.17:46:35::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.17:46:35::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.17:46:35::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:35::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:35::SCWBDomain::mu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.17:46:35::SCWBDomain::Compiling rtcpsu

TRACE::2020-05-04.17:46:36::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:36::SCWBDomain::u_0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-05-04.17:46:36::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.17:46:36::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.17:46:36::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.17:46:36::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:36::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:36::SCWBDomain::mu_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.17:46:36::SCWBDomain::Compiling resetps

TRACE::2020-05-04.17:46:36::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:36::SCWBDomain::u_0/libsrc/resetps_v1_2/src'

TRACE::2020-05-04.17:46:36::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.17:46:36::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.17:46:36::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.17:46:36::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:36::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:36::SCWBDomain::mu_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.17:46:36::SCWBDomain::Compiling csudma

TRACE::2020-05-04.17:46:36::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:36::SCWBDomain::u_0/libsrc/csudma_v1_5/src'

TRACE::2020-05-04.17:46:36::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.17:46:36::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.17:46:36::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.17:46:36::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:36::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:36::SCWBDomain::mu_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.17:46:36::SCWBDomain::Compiling axipmon

TRACE::2020-05-04.17:46:36::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:36::SCWBDomain::u_0/libsrc/axipmon_v6_7/src'

TRACE::2020-05-04.17:46:36::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.17:46:36::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.17:46:36::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.17:46:36::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:36::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:36::SCWBDomain::mu_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.17:46:36::SCWBDomain::Compiling ipipsu

TRACE::2020-05-04.17:46:36::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:36::SCWBDomain::u_0/libsrc/ipipsu_v2_5/src'

TRACE::2020-05-04.17:46:36::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.17:46:36::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-04.17:46:36::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-04.17:46:36::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:36::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:36::SCWBDomain::mu_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.17:46:36::SCWBDomain::Compiling avbuf

TRACE::2020-05-04.17:46:36::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:36::SCWBDomain::u_0/libsrc/avbuf_v2_2/src'

TRACE::2020-05-04.17:46:36::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.17:46:36::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-04.17:46:36::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-04.17:46:36::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:36::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:36::SCWBDomain::mu_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.17:46:36::SCWBDomain::Compiling dpdma

TRACE::2020-05-04.17:46:37::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:37::SCWBDomain::u_0/libsrc/dpdma_v1_1/src'

TRACE::2020-05-04.17:46:37::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.17:46:37::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.17:46:37::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.17:46:37::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:37::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:37::SCWBDomain::mu_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.17:46:37::SCWBDomain::Compiling usbpsu

TRACE::2020-05-04.17:46:37::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:37::SCWBDomain::u_0/libsrc/usbpsu_v1_6/src'

TRACE::2020-05-04.17:46:37::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.17:46:37::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-04.17:46:37::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-04.17:46:37::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:37::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:37::SCWBDomain::mu_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.17:46:37::SCWBDomain::Compiling sdps

TRACE::2020-05-04.17:46:38::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:38::SCWBDomain::u_0/libsrc/sdps_v3_8/src'

TRACE::2020-05-04.17:46:38::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.17:46:38::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.17:46:38::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.17:46:38::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:38::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:38::SCWBDomain::mu_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.17:46:38::SCWBDomain::Compiling ttcps

TRACE::2020-05-04.17:46:38::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:38::SCWBDomain::u_0/libsrc/ttcps_v3_10/src'

TRACE::2020-05-04.17:46:38::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.17:46:38::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-04.17:46:38::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-04.17:46:38::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:38::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:38::SCWBDomain::mu_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.17:46:38::SCWBDomain::Compiling dppsu

TRACE::2020-05-04.17:46:38::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:38::SCWBDomain::u_0/libsrc/dppsu_v1_1/src'

TRACE::2020-05-04.17:46:38::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.17:46:38::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-05-04.17:46:38::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-05-04.17:46:38::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:38::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:38::SCWBDomain::mu_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.17:46:38::SCWBDomain::Compiling video_common

TRACE::2020-05-04.17:46:39::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:39::SCWBDomain::u_0/libsrc/video_common_v4_8/src'

TRACE::2020-05-04.17:46:39::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2020-05-04.17:46:39::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.17:46:39::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.17:46:39::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:39::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:39::SCWBDomain::mu_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-04.17:46:39::SCWBDomain::Compiling xilfpga Library

TRACE::2020-05-04.17:46:39::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:39::SCWBDomain::u_0/libsrc/xilfpga_v5_1/src'

TRACE::2020-05-04.17:46:39::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.17:46:39::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.17:46:39::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.17:46:39::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:39::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:39::SCWBDomain::mu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.17:46:39::SCWBDomain::Compiling sysmonpsu

TRACE::2020-05-04.17:46:39::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:39::SCWBDomain::u_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-05-04.17:46:39::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.17:46:39::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-05-04.17:46:39::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-05-04.17:46:39::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:39::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:39::SCWBDomain::mu_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.17:46:39::SCWBDomain::Compiling wdtps

TRACE::2020-05-04.17:46:39::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:39::SCWBDomain::u_0/libsrc/wdtps_v3_2/src'

TRACE::2020-05-04.17:46:39::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.17:46:39::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.17:46:39::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.17:46:39::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:39::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:39::SCWBDomain::mu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.17:46:39::SCWBDomain::Compiling ddrcpsu

TRACE::2020-05-04.17:46:39::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:39::SCWBDomain::u_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-05-04.17:46:39::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.17:46:39::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.17:46:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.17:46:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:39::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:39::SCWBDomain::mu_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.17:46:39::SCWBDomain::Compiling gpiops

TRACE::2020-05-04.17:46:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:40::SCWBDomain::u_0/libsrc/gpiops_v3_6/src'

TRACE::2020-05-04.17:46:40::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.17:46:40::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.17:46:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.17:46:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:40::SCWBDomain::mu_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.17:46:40::SCWBDomain::Compiling iicps

TRACE::2020-05-04.17:46:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:40::SCWBDomain::u_0/libsrc/iicps_v3_10/src'

TRACE::2020-05-04.17:46:40::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.17:46:40::SCWBDomain::make -C psu_pmu_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-05-04.17:46:40::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-05-04.17:46:40::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:40::SCWBDomain::mu_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.17:46:40::SCWBDomain::Compiling uartns550

TRACE::2020-05-04.17:46:40::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:40::SCWBDomain::mu_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.17:46:40::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:40::SCWBDomain::u_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.17:46:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:40::SCWBDomain::u_0/libsrc/uartns550_v3_5/src'

TRACE::2020-05-04.17:46:40::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.17:46:40::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-04.17:46:40::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-04.17:46:40::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:40::SCWBDomain::mu_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.17:46:40::SCWBDomain::Compiling bram

TRACE::2020-05-04.17:46:40::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:40::SCWBDomain::mu_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.17:46:40::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:40::SCWBDomain::u_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.17:46:40::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:40::SCWBDomain::u_0/libsrc/bram_v4_3/src'

TRACE::2020-05-04.17:46:40::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2020-05-04.17:46:40::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-05-04.17:46:40::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-05-04.17:46:40::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:40::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:40::SCWBDomain::mu_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-04.17:46:40::SCWBDomain::Compiling Xilskey Library

TRACE::2020-05-04.17:46:41::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:41::SCWBDomain::u_0/libsrc/xilskey_v6_8/src'

TRACE::2020-05-04.17:46:41::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.17:46:41::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-05-04.17:46:41::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-05-04.17:46:41::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:41::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:41::SCWBDomain::mu_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.17:46:41::SCWBDomain::Compiling standalone

TRACE::2020-05-04.17:46:42::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:42::SCWBDomain::u_0/libsrc/standalone_v7_1/src'

TRACE::2020-05-04.17:46:42::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.17:46:42::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-05-04.17:46:42::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-05-04.17:46:42::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:42::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:42::SCWBDomain::mu_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.17:46:42::SCWBDomain::Compiling uartps

TRACE::2020-05-04.17:46:42::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:42::SCWBDomain::u_0/libsrc/uartps_v3_8/src'

TRACE::2020-05-04.17:46:42::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.17:46:42::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-04.17:46:42::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-04.17:46:42::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:42::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:42::SCWBDomain::mu_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.17:46:42::SCWBDomain::Compiling gpio

TRACE::2020-05-04.17:46:42::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:42::SCWBDomain::u_0/libsrc/gpio_v4_5/src'

TRACE::2020-05-04.17:46:42::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.17:46:42::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-04.17:46:42::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-04.17:46:42::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:42::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:42::SCWBDomain::mu_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.17:46:42::SCWBDomain::Compiling zdma

TRACE::2020-05-04.17:46:42::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:42::SCWBDomain::u_0/libsrc/zdma_v1_8/src'

TRACE::2020-05-04.17:46:42::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2020-05-04.17:46:42::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-05-04.17:46:42::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-05-04.17:46:42::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-05-04.17:46:42::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:42::SCWBDomain::mu_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.17:46:42::SCWBDomain::Compiling cpu

TRACE::2020-05-04.17:46:42::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_p
TRACE::2020-05-04.17:46:42::SCWBDomain::mu_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.17:46:42::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:42::SCWBDomain::u_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.17:46:42::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pm
TRACE::2020-05-04.17:46:42::SCWBDomain::u_0/libsrc/cpu_v2_10/src'

TRACE::2020-05-04.17:46:42::SCWBDomain::Finished building libraries

TRACE::2020-05-04.17:46:42::SCWBDomain::make[1]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-05-04.17:46:42::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:42::SCWBDomain::s    -c pm_master.c -o pm_master.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:42::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:42::SCWBDomain::s    -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c xpfw_error_manager.c -o xpfw_error_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c xpfw_restart.c -o xpfw_restart.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c pm_requirement.c -o pm_requirement.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c pm_core.c -o pm_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c pm_system.c -o pm_system.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c pm_config.c -o pm_config.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c pm_node_reset.c -o pm_node_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c pm_notifier.c -o pm_notifier.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c xpfw_events.c -o xpfw_events.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c pm_binding.c -o pm_binding.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c pm_mmio_access.c -o pm_mmio_access.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:43::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:43::SCWBDomain::s    -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c xpfw_interrupts.c -o xpfw_interrupts.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c xpfw_module.c -o xpfw_module.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c xpfw_resets.c -o xpfw_resets.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c xpfw_mod_sched.c -o xpfw_mod_sched.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c xpfw_rom_interface.c -o xpfw_rom_interface.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c pm_callbacks.c -o pm_callbacks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c xpfw_user_startup.c -o xpfw_user_startup.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c xpfw_ipi_manager.c -o xpfw_ipi_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c xpfw_platform.c -o xpfw_platform.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c pm_extern.c -o pm_extern.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c pm_node.c -o pm_node.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c idle_hooks.c -o idle_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c xpfw_mod_common.c -o xpfw_mod_common.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:44::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:44::SCWBDomain::s    -c xpfw_scheduler.c -o xpfw_scheduler.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:45::SCWBDomain::s    -c pm_periph.c -o pm_periph.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:45::SCWBDomain::s    -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:45::SCWBDomain::s    -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:45::SCWBDomain::s    -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:45::SCWBDomain::s    -c pm_power.c -o pm_power.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:45::SCWBDomain::s    -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:45::SCWBDomain::s    -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:45::SCWBDomain::s    -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:45::SCWBDomain::s    -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:45::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-05-04.17:46:45::SCWBDomain::s    -c xpfw_start.S -o xpfw_start.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-05-04.17:46:45::SCWBDomain::mb-gcc -o executable.elf  pm_master.o  xpfw_util.o  xpfw_error_manager.o  xpfw_restart.o  pm_requirement.o  pm_core.o  xpfw_mod
TRACE::2020-05-04.17:46:45::SCWBDomain::_ultra96.o  pm_system.o  pm_config.o  pm_node_reset.o  xpfw_xpu.o  xpfw_mod_dap.o  pm_gic_proxy.o  pm_qspi.o  pm_notifier.o  xp
TRACE::2020-05-04.17:46:45::SCWBDomain::fw_aib.o  xpfw_events.o  pm_binding.o  pm_mmio_access.o  pm_pll.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  xpfw_interrupts.o  xp
TRACE::2020-05-04.17:46:45::SCWBDomain::fw_module.o  xpfw_resets.o  pm_sram.o  xpfw_mod_sched.o  xpfw_mod_rtc.o  pm_csudma.o  xpfw_rom_interface.o  xpfw_mod_wdt.o  pm_
TRACE::2020-05-04.17:46:45::SCWBDomain::proc.o  pm_reset.o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_user_startup.o  xpfw_crc.o  xpfw_ipi_manager.o  xpfw_platform.o  pm_ex
TRACE::2020-05-04.17:46:45::SCWBDomain::tern.o  pm_node.o  xpfw_core.o  idle_hooks.o  pm_slave.o  xpfw_mod_common.o  xpfw_scheduler.o  pm_periph.o  pm_hooks.o  pm_gpp.
TRACE::2020-05-04.17:46:45::SCWBDomain::o  pm_usb.o  pm_power.o  xpfw_main.o  xpfw_mod_em.o  xpfw_mod_legacy.o  pm_clock.o  xpfw_start.o  -MMD -MP      -mlittle-endian
TRACE::2020-05-04.17:46:45::SCWBDomain:: -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-
TRACE::2020-05-04.17:46:45::SCWBDomain::lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lxilsecure,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-l
TRACE::2020-05-04.17:46:45::SCWBDomain::c,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                          
TRACE::2020-05-04.17:46:45::SCWBDomain::                                                     -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_
TRACE::2020-05-04.17:46:45::SCWBDomain::0/lib -Tlscript.ld

LOG::2020-05-04.17:46:46::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-04.17:46:46::SCWSystem::Not a boot domain 
LOG::2020-05-04.17:46:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-04.17:46:46::SCWDomain::Generating domain artifcats
TRACE::2020-05-04.17:46:46::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-04.17:46:46::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/qemu/
TRACE::2020-05-04.17:46:46::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/qemu/
TRACE::2020-05-04.17:46:46::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/standalone_domain/qemu/
TRACE::2020-05-04.17:46:46::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/export/ultra96v2_chirpPrj/sw/ultra96v2_chirpPrj/standalone_domain/qemu/
TRACE::2020-05-04.17:46:46::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-04.17:46:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:46:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:46:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:46:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:46:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:46:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:46:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:46:46::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:46:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:46:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:46:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:46:46::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:46:46::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:46:46::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:46:46::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.17:46:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.17:46:46::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:46:46::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-04.17:46:46::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:46:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.17:46:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-04.17:46:46::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-04.17:46:46::SCWMssOS::doing bsp build ... 
TRACE::2020-05-04.17:46:46::SCWMssOS::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-05-04.17:46:46::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.17:46:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.17:46:46::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:46::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.17:46:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.17:46:46::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:46::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.17:46:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:46::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:46::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.17:46:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:46::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:46::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.17:46:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.17:46:46::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:46::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.17:46:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:46::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:46::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.17:46:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2020-05-04.17:46:46::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:46::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.17:46:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.17:46:46::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.17:46:47::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.17:46:47::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.17:46:47::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.17:46:47::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.17:46:47::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.17:46:47::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.17:46:47::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.17:46:47::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.17:46:47::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2020-05-04.17:46:47::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.17:46:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:47::SCWMssOS::Compiling clockps

TRACE::2020-05-04.17:46:48::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.17:46:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.17:46:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:48::SCWMssOS::Compiling spips

TRACE::2020-05-04.17:46:48::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.17:46:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:48::SCWMssOS::Compiling scugic

TRACE::2020-05-04.17:46:49::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.17:46:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:49::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:49::SCWMssOS::Compiling rtcpsu

TRACE::2020-05-04.17:46:49::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.17:46:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:49::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:49::SCWMssOS::Compiling resetps

TRACE::2020-05-04.17:46:49::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.17:46:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:49::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:49::SCWMssOS::Compiling csudma

TRACE::2020-05-04.17:46:49::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.17:46:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.17:46:49::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:49::SCWMssOS::Compiling coresightps_dcc

TRACE::2020-05-04.17:46:49::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.17:46:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:49::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:49::SCWMssOS::Compiling axipmon

TRACE::2020-05-04.17:46:50::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.17:46:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:50::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:50::SCWMssOS::Compiling ipipsu

TRACE::2020-05-04.17:46:50::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.17:46:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.17:46:50::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:50::SCWMssOS::Compiling avbuf

TRACE::2020-05-04.17:46:50::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.17:46:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.17:46:50::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:50::SCWMssOS::Compiling dpdma

TRACE::2020-05-04.17:46:51::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.17:46:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:51::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:51::SCWMssOS::Compiling usbpsu

TRACE::2020-05-04.17:46:52::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.17:46:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.17:46:52::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:52::SCWMssOS::Compiling sdps

TRACE::2020-05-04.17:46:53::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.17:46:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:53::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:53::SCWMssOS::Compiling ttcps

TRACE::2020-05-04.17:46:53::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.17:46:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.17:46:53::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:53::SCWMssOS::Compiling dppsu

TRACE::2020-05-04.17:46:54::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.17:46:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.17:46:54::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:54::SCWMssOS::Compiling video_common

TRACE::2020-05-04.17:46:54::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.17:46:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:54::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:54::SCWMssOS::Compiling sysmonpsu

TRACE::2020-05-04.17:46:55::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.17:46:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.17:46:55::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:55::SCWMssOS::Compiling wdtps

TRACE::2020-05-04.17:46:55::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.17:46:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.17:46:55::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:55::SCWMssOS::Compiling ddrcpsu

TRACE::2020-05-04.17:46:55::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.17:46:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:55::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:55::SCWMssOS::Compiling gpiops

TRACE::2020-05-04.17:46:56::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.17:46:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:56::SCWMssOS::Compiling iicps

TRACE::2020-05-04.17:46:57::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.17:46:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.17:46:57::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:57::SCWMssOS::Compiling uartns550

TRACE::2020-05-04.17:46:57::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.17:46:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.17:46:57::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:57::SCWMssOS::Compiling bram

TRACE::2020-05-04.17:46:57::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.17:46:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.17:46:57::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:57::SCWMssOS::Compiling standalone ARMv8 64 bit

TRACE::2020-05-04.17:46:59::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.17:46:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.17:46:59::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:59::SCWMssOS::Compiling uartps

TRACE::2020-05-04.17:46:59::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.17:46:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.17:46:59::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:46:59::SCWMssOS::Compiling gpio

TRACE::2020-05-04.17:47:00::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.17:47:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.17:47:00::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:47:00::SCWMssOS::Compiling zdma

TRACE::2020-05-04.17:47:00::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.17:47:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.17:47:00::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.17:47:00::SCWMssOS::Compiling cpu_cortexa53

TRACE::2020-05-04.17:47:00::SCWMssOS::Finished building libraries

TRACE::2020-05-04.17:47:00::SCWMssOS::Copying to export directory.
TRACE::2020-05-04.17:47:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-04.17:47:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-04.17:47:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-04.17:47:00::SCWSystem::Completed Processing the sysconfig ultra96v2_chirpPrj
LOG::2020-05-04.17:47:00::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_chirpPrj
TRACE::2020-05-04.17:47:00::SCWPlatform::Started preparing the platform 
TRACE::2020-05-04.17:47:00::SCWSystem::Writing the bif file for system config ultra96v2_chirpPrj
TRACE::2020-05-04.17:47:00::SCWSystem::dir created 
TRACE::2020-05-04.17:47:00::SCWSystem::Writing the bif 
TRACE::2020-05-04.17:47:00::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-04.17:47:00::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-04.17:47:00::SCWPlatform::Completed generating the platform
TRACE::2020-05-04.17:47:00::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:47:00::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:47:00::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:47:00::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:47:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:47:00::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:47:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:47:00::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.17:47:00::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:47:00::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:47:00::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:47:00::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:47:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:47:00::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:47:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:47:00::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.17:47:00::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:47:00::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:47:00::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:47:00::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:47:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:47:00::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:47:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:47:00::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:47:00::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_chirpPrj",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_chirpPrj",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_chirpPrj",
	"systems":	[{
			"systemName":	"ultra96v2_chirpPrj",
			"systemDesc":	"ultra96v2_chirpPrj",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_chirpPrj",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f27236717c865b570d95f959773ca61b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-04.17:47:00::SCWPlatform::updated the xpfm file.
TRACE::2020-05-04.17:47:00::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw
TRACE::2020-05-04.17:47:00::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/hw/ultra96v2_wrapper.xsa
TRACE::2020-05-04.17:47:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.17:47:00::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_wrapper
TRACE::2020-05-04.17:47:00::SCWPlatform::Opened existing hwdb ultra96v2_wrapper
TRACE::2020-05-04.17:47:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.17:47:00::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.17:47:00::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.17:47:00::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/psu_cortexa53_0/standalone_domain/bsp/system.mss
