// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module fpdiv_r64_block_vector(
  input  [2:0]  io_fp_format_onehot,
  input  [71:0] io_f_r_s_i,
  input  [71:0] io_f_r_c_i,
  input  [59:0] io_divisor_i,
  input  [5:0]  io_nr_f_r_6b_for_nxt_cycle_s0_qds_i_0,
  input  [5:0]  io_nr_f_r_6b_for_nxt_cycle_s0_qds_i_1,
  input  [5:0]  io_nr_f_r_6b_for_nxt_cycle_s0_qds_i_2,
  input  [5:0]  io_nr_f_r_6b_for_nxt_cycle_s0_qds_i_3,
  input  [6:0]  io_nr_f_r_7b_for_nxt_cycle_s1_qds_i_0,
  input  [6:0]  io_nr_f_r_7b_for_nxt_cycle_s1_qds_i_1,
  input  [6:0]  io_nr_f_r_7b_for_nxt_cycle_s1_qds_i_2,
  input  [6:0]  io_nr_f_r_7b_for_nxt_cycle_s1_qds_i_3,
  output [4:0]  io_nxt_quo_dig_o_0_0,
  output [4:0]  io_nxt_quo_dig_o_0_1,
  output [4:0]  io_nxt_quo_dig_o_0_2,
  output [4:0]  io_nxt_quo_dig_o_1_0,
  output [4:0]  io_nxt_quo_dig_o_1_1,
  output [4:0]  io_nxt_quo_dig_o_1_2,
  output [4:0]  io_nxt_quo_dig_o_2_0,
  output [4:0]  io_nxt_quo_dig_o_2_1,
  output [4:0]  io_nxt_quo_dig_o_2_2,
  output [4:0]  io_nxt_quo_dig_o_3_0,
  output [4:0]  io_nxt_quo_dig_o_3_1,
  output [4:0]  io_nxt_quo_dig_o_3_2,
  output [71:0] io_nxt_f_r_s_o_2,
  output [71:0] io_nxt_f_r_c_o_2,
  output [5:0]  io_adder_6b_res_for_nxt_cycle_s0_qds_o_0,
  output [5:0]  io_adder_6b_res_for_nxt_cycle_s0_qds_o_1,
  output [5:0]  io_adder_6b_res_for_nxt_cycle_s0_qds_o_2,
  output [5:0]  io_adder_6b_res_for_nxt_cycle_s0_qds_o_3,
  output [6:0]  io_adder_7b_res_for_nxt_cycle_s1_qds_o_0,
  output [6:0]  io_adder_7b_res_for_nxt_cycle_s1_qds_o_1,
  output [6:0]  io_adder_7b_res_for_nxt_cycle_s1_qds_o_2,
  output [6:0]  io_adder_7b_res_for_nxt_cycle_s1_qds_o_3
);

  wire [4:0]   _u_r4_qds_s2_3_io_quo_dig_o;
  wire [4:0]   _u_r4_qds_s2_2_io_quo_dig_o;
  wire [4:0]   _u_r4_qds_s2_1_io_quo_dig_o;
  wire [4:0]   _u_r4_qds_s2_0_io_quo_dig_o;
  wire [71:0]  _U_CSA_2_0_io_out_sum;
  wire [71:0]  _U_CSA_2_0_io_out_car;
  wire [71:0]  _U_CSA_2_1_io_out_sum;
  wire [71:0]  _U_CSA_2_1_io_out_car;
  wire [71:0]  _U_CSA_2_3_io_out_sum;
  wire [71:0]  _U_CSA_2_3_io_out_car;
  wire [71:0]  _U_CSA_2_4_io_out_sum;
  wire [71:0]  _U_CSA_2_4_io_out_car;
  wire [4:0]   _u_r4_qds_s1_6_io_quo_dig_o;
  wire [4:0]   _u_r4_qds_s1_5_io_quo_dig_o;
  wire [4:0]   _u_r4_qds_s1_4_io_quo_dig_o;
  wire [4:0]   _u_r4_qds_s1_3_io_quo_dig_o;
  wire [4:0]   _u_r4_qds_s1_2_io_quo_dig_o;
  wire [4:0]   _u_r4_qds_s1_1_io_quo_dig_o;
  wire [4:0]   _u_r4_qds_s1_0_io_quo_dig_o;
  wire [71:0]  _U_CSA_1_0_io_out_sum;
  wire [71:0]  _U_CSA_1_0_io_out_car;
  wire [71:0]  _U_CSA_1_1_io_out_sum;
  wire [71:0]  _U_CSA_1_1_io_out_car;
  wire [71:0]  _U_CSA_1_3_io_out_sum;
  wire [71:0]  _U_CSA_1_3_io_out_car;
  wire [71:0]  _U_CSA_1_4_io_out_sum;
  wire [71:0]  _U_CSA_1_4_io_out_car;
  wire [4:0]   _u_r4_qds_s0_3_io_quo_dig_o;
  wire [4:0]   _u_r4_qds_s0_2_io_quo_dig_o;
  wire [4:0]   _u_r4_qds_s0_1_io_quo_dig_o;
  wire [4:0]   _u_r4_qds_s0_0_io_quo_dig_o;
  wire [199:0] _U_CSA_0_0_io_out_sum;
  wire [199:0] _U_CSA_0_0_io_out_car;
  wire [199:0] _U_CSA_0_1_io_out_sum;
  wire [199:0] _U_CSA_0_1_io_out_car;
  wire [199:0] _U_CSA_0_3_io_out_sum;
  wire [199:0] _U_CSA_0_3_io_out_car;
  wire [199:0] _U_CSA_0_4_io_out_sum;
  wire [199:0] _U_CSA_0_4_io_out_car;
  wire [56:0]  _GEN = ~(io_divisor_i[59:3]);
  wire [27:0]  _GEN_0 = ~(io_divisor_i[29:2]);
  wire [27:0]  _GEN_1 = ~(io_divisor_i[59:32]);
  wire [14:0]  _GEN_2 = ~(io_divisor_i[14:0]);
  wire [14:0]  _GEN_3 = ~(io_divisor_i[29:15]);
  wire [14:0]  _GEN_4 = ~(io_divisor_i[44:30]);
  wire [14:0]  _GEN_5 = ~(io_divisor_i[59:45]);
  wire [71:0]  divisor_mul_neg_2 =
    (io_fp_format_onehot[2] ? {1'h1, _GEN, 14'h3000} : 72'h0)
    | (io_fp_format_onehot[1] ? {1'h1, _GEN_1, 8'hC1, _GEN_0, 7'h60} : 72'h0)
    | (io_fp_format_onehot[0]
         ? {1'h1, _GEN_5, 3'h7, _GEN_4, 3'h7, _GEN_3, 3'h7, _GEN_2, 2'h3}
         : 72'h0);
  wire [71:0]  divisor_mul_neg_1 =
    (io_fp_format_onehot[2] ? {2'h3, _GEN, 13'h1000} : 72'h0)
    | (io_fp_format_onehot[1] ? {2'h3, _GEN_1, 8'h83, _GEN_0, 6'h20} : 72'h0)
    | (io_fp_format_onehot[0]
         ? {2'h3, _GEN_5, 3'h7, _GEN_4, 3'h7, _GEN_3, 3'h7, _GEN_2, 1'h1}
         : 72'h0);
  wire [71:0]  divisor_mul_pos_1 =
    (io_fp_format_onehot[2] ? {2'h0, io_divisor_i[59:3], 13'h0} : 72'h0)
    | (io_fp_format_onehot[1]
         ? {2'h0, io_divisor_i[59:32], 8'h0, io_divisor_i[29:2], 6'h0}
         : 72'h0)
    | (io_fp_format_onehot[0]
         ? {2'h0,
            io_divisor_i[59:45],
            3'h0,
            io_divisor_i[44:30],
            3'h0,
            io_divisor_i[29:15],
            3'h0,
            io_divisor_i[14:0],
            1'h0}
         : 72'h0);
  wire [71:0]  divisor_mul_pos_2 =
    (io_fp_format_onehot[2] ? {1'h0, io_divisor_i[59:3], 14'h0} : 72'h0)
    | (io_fp_format_onehot[1]
         ? {1'h0, io_divisor_i[59:32], 8'h0, io_divisor_i[29:2], 7'h0}
         : 72'h0)
    | (io_fp_format_onehot[0]
         ? {1'h0,
            io_divisor_i[59:45],
            3'h0,
            io_divisor_i[44:30],
            3'h0,
            io_divisor_i[29:15],
            3'h0,
            io_divisor_i[14:0],
            2'h0}
         : 72'h0);
  wire [71:0]  mask_zero =
    {17'h1FFFF,
     ~(io_fp_format_onehot[0]),
     17'h1FFFF,
     ~(io_fp_format_onehot[0]),
     17'h1FFFF,
     ~(io_fp_format_onehot[0]),
     17'h1FFFF,
     ~(io_fp_format_onehot[0])};
  wire [71:0]  mask_one =
    {17'h0,
     io_fp_format_onehot[0],
     12'h0,
     io_fp_format_onehot[1],
     4'h0,
     io_fp_format_onehot[0],
     17'h0,
     io_fp_format_onehot[0],
     5'h0,
     io_fp_format_onehot[2],
     6'h0,
     io_fp_format_onehot[1],
     4'h0,
     io_fp_format_onehot[0]};
  wire [199:0] U_CSA_0_in_a =
    {io_f_r_s_i[69:12],
     3'h0,
     io_f_r_s_i[69:41],
     3'h0,
     io_f_r_s_i[33:5],
     3'h0,
     io_f_r_s_i[69:54],
     3'h0,
     io_f_r_s_i[51:36],
     3'h0,
     io_f_r_s_i[33:18],
     3'h0,
     io_f_r_s_i[15:0],
     2'h0};
  wire [199:0] U_CSA_0_in_b =
    {io_f_r_c_i[69:12],
     3'h0,
     io_f_r_c_i[69:41],
     3'h0,
     io_f_r_c_i[33:5],
     3'h0,
     io_f_r_c_i[69:54],
     3'h0,
     io_f_r_c_i[51:36],
     3'h0,
     io_f_r_c_i[33:18],
     3'h0,
     io_f_r_c_i[15:0],
     2'h0};
  wire [69:0]  _nxt_f_r_s_spec_s0_4_T_24 =
    (io_fp_format_onehot[2] ? {_U_CSA_0_4_io_out_sum[197:140], 12'h0} : 70'h0)
    | (io_fp_format_onehot[1]
         ? {_U_CSA_0_4_io_out_sum[136:108], 5'h0, _U_CSA_0_4_io_out_sum[106:76], 5'h0}
         : 70'h0)
    | (io_fp_format_onehot[0]
         ? {_U_CSA_0_4_io_out_sum[72:57],
            _U_CSA_0_4_io_out_sum[55:38],
            _U_CSA_0_4_io_out_sum[36:19],
            _U_CSA_0_4_io_out_sum[17:0]}
         : 70'h0);
  wire [69:0]  _nxt_f_r_s_spec_s0_3_T_24 =
    (io_fp_format_onehot[2] ? {_U_CSA_0_3_io_out_sum[197:140], 12'h0} : 70'h0)
    | (io_fp_format_onehot[1]
         ? {_U_CSA_0_3_io_out_sum[136:108], 5'h0, _U_CSA_0_3_io_out_sum[106:76], 5'h0}
         : 70'h0)
    | (io_fp_format_onehot[0]
         ? {_U_CSA_0_3_io_out_sum[72:57],
            _U_CSA_0_3_io_out_sum[55:38],
            _U_CSA_0_3_io_out_sum[36:19],
            _U_CSA_0_3_io_out_sum[17:0]}
         : 70'h0);
  wire [69:0]  _nxt_f_r_s_spec_s0_2_T_28 =
    (io_fp_format_onehot[2] ? {io_f_r_s_i[67:12], 14'h0} : 70'h0)
    | (io_fp_format_onehot[1] ? {io_f_r_s_i[67:41], 7'h0, io_f_r_s_i[33:5], 7'h0} : 70'h0)
    | (io_fp_format_onehot[0]
         ? {io_f_r_s_i[67:54],
            2'h0,
            io_f_r_s_i[51:36],
            2'h0,
            io_f_r_s_i[33:18],
            2'h0,
            io_f_r_s_i[15:0],
            2'h0}
         : 70'h0);
  wire [69:0]  _nxt_f_r_s_spec_s0_1_T_24 =
    (io_fp_format_onehot[2] ? {_U_CSA_0_1_io_out_sum[197:140], 12'h0} : 70'h0)
    | (io_fp_format_onehot[1]
         ? {_U_CSA_0_1_io_out_sum[136:108], 5'h0, _U_CSA_0_1_io_out_sum[106:76], 5'h0}
         : 70'h0)
    | (io_fp_format_onehot[0]
         ? {_U_CSA_0_1_io_out_sum[72:57],
            _U_CSA_0_1_io_out_sum[55:38],
            _U_CSA_0_1_io_out_sum[36:19],
            _U_CSA_0_1_io_out_sum[17:0]}
         : 70'h0);
  wire [69:0]  _nxt_f_r_s_spec_s0_0_T_24 =
    (io_fp_format_onehot[2] ? {_U_CSA_0_0_io_out_sum[197:140], 12'h0} : 70'h0)
    | (io_fp_format_onehot[1]
         ? {_U_CSA_0_0_io_out_sum[136:108], 5'h0, _U_CSA_0_0_io_out_sum[106:76], 5'h0}
         : 70'h0)
    | (io_fp_format_onehot[0]
         ? {_U_CSA_0_0_io_out_sum[72:57],
            _U_CSA_0_0_io_out_sum[55:38],
            _U_CSA_0_0_io_out_sum[36:19],
            _U_CSA_0_0_io_out_sum[17:0]}
         : 70'h0);
  wire [69:0]  _nxt_f_r_c_spec_s0_4_T_24 =
    (io_fp_format_onehot[2] ? {_U_CSA_0_4_io_out_car[197:140], 12'h0} : 70'h0)
    | (io_fp_format_onehot[1]
         ? {_U_CSA_0_4_io_out_car[136:108], 5'h0, _U_CSA_0_4_io_out_car[106:76], 5'h0}
         : 70'h0)
    | (io_fp_format_onehot[0]
         ? {_U_CSA_0_4_io_out_car[72:57],
            _U_CSA_0_4_io_out_car[55:38],
            _U_CSA_0_4_io_out_car[36:19],
            _U_CSA_0_4_io_out_car[17:0]}
         : 70'h0);
  wire [69:0]  _nxt_f_r_c_spec_s0_3_T_24 =
    (io_fp_format_onehot[2] ? {_U_CSA_0_3_io_out_car[197:140], 12'h0} : 70'h0)
    | (io_fp_format_onehot[1]
         ? {_U_CSA_0_3_io_out_car[136:108], 5'h0, _U_CSA_0_3_io_out_car[106:76], 5'h0}
         : 70'h0)
    | (io_fp_format_onehot[0]
         ? {_U_CSA_0_3_io_out_car[72:57],
            _U_CSA_0_3_io_out_car[55:38],
            _U_CSA_0_3_io_out_car[36:19],
            _U_CSA_0_3_io_out_car[17:0]}
         : 70'h0);
  wire [69:0]  _nxt_f_r_c_spec_s0_2_T_28 =
    (io_fp_format_onehot[2] ? {io_f_r_c_i[67:12], 14'h0} : 70'h0)
    | (io_fp_format_onehot[1] ? {io_f_r_c_i[67:41], 7'h0, io_f_r_c_i[33:5], 7'h0} : 70'h0)
    | (io_fp_format_onehot[0]
         ? {io_f_r_c_i[67:54],
            2'h0,
            io_f_r_c_i[51:36],
            2'h0,
            io_f_r_c_i[33:18],
            2'h0,
            io_f_r_c_i[15:0],
            2'h0}
         : 70'h0);
  wire [69:0]  _GEN_6 =
    {15'h0,
     io_fp_format_onehot[0],
     12'h0,
     io_fp_format_onehot[1],
     4'h0,
     io_fp_format_onehot[0],
     17'h0,
     io_fp_format_onehot[0],
     5'h0,
     io_fp_format_onehot[2],
     6'h0,
     io_fp_format_onehot[1],
     4'h0,
     io_fp_format_onehot[0]};
  wire [69:0]  nxt_f_r_c_spec_s0_1 =
    (io_fp_format_onehot[2] ? {_U_CSA_0_1_io_out_car[197:140], 12'h0} : 70'h0)
    | (io_fp_format_onehot[1]
         ? {_U_CSA_0_1_io_out_car[136:108], 5'h0, _U_CSA_0_1_io_out_car[106:76], 5'h0}
         : 70'h0)
    | (io_fp_format_onehot[0]
         ? {_U_CSA_0_1_io_out_car[72:57],
            _U_CSA_0_1_io_out_car[55:38],
            _U_CSA_0_1_io_out_car[36:19],
            _U_CSA_0_1_io_out_car[17:0]}
         : 70'h0) | _GEN_6;
  wire [69:0]  nxt_f_r_c_spec_s0_0 =
    (io_fp_format_onehot[2] ? {_U_CSA_0_0_io_out_car[197:140], 12'h0} : 70'h0)
    | (io_fp_format_onehot[1]
         ? {_U_CSA_0_0_io_out_car[136:108], 5'h0, _U_CSA_0_0_io_out_car[106:76], 5'h0}
         : 70'h0)
    | (io_fp_format_onehot[0]
         ? {_U_CSA_0_0_io_out_car[72:57],
            _U_CSA_0_0_io_out_car[55:38],
            _U_CSA_0_0_io_out_car[36:19],
            _U_CSA_0_0_io_out_car[17:0]}
         : 70'h0) | _GEN_6;
  wire [69:0]  nxt_f_r_s_s0_dig0 =
    (_u_r4_qds_s0_0_io_quo_dig_o[4] ? _nxt_f_r_s_spec_s0_4_T_24 : 70'h0)
    | (_u_r4_qds_s0_0_io_quo_dig_o[3] ? _nxt_f_r_s_spec_s0_3_T_24 : 70'h0)
    | (_u_r4_qds_s0_0_io_quo_dig_o[2] ? _nxt_f_r_s_spec_s0_2_T_28 : 70'h0)
    | (_u_r4_qds_s0_0_io_quo_dig_o[1] ? _nxt_f_r_s_spec_s0_1_T_24 : 70'h0)
    | (_u_r4_qds_s0_0_io_quo_dig_o[0] ? _nxt_f_r_s_spec_s0_0_T_24 : 70'h0);
  wire [69:0]  nxt_f_r_c_s0_dig0 =
    (_u_r4_qds_s0_0_io_quo_dig_o[4] ? _nxt_f_r_c_spec_s0_4_T_24 : 70'h0)
    | (_u_r4_qds_s0_0_io_quo_dig_o[3] ? _nxt_f_r_c_spec_s0_3_T_24 : 70'h0)
    | (_u_r4_qds_s0_0_io_quo_dig_o[2] ? _nxt_f_r_c_spec_s0_2_T_28 : 70'h0)
    | (_u_r4_qds_s0_0_io_quo_dig_o[1] ? nxt_f_r_c_spec_s0_1 : 70'h0)
    | (_u_r4_qds_s0_0_io_quo_dig_o[0] ? nxt_f_r_c_spec_s0_0 : 70'h0);
  wire [51:0]  nxt_f_r_s_s0_dig1 =
    (_u_r4_qds_s0_1_io_quo_dig_o[4] ? _nxt_f_r_s_spec_s0_4_T_24[69:18] : 52'h0)
    | (_u_r4_qds_s0_1_io_quo_dig_o[3] ? _nxt_f_r_s_spec_s0_3_T_24[69:18] : 52'h0)
    | (_u_r4_qds_s0_1_io_quo_dig_o[2] ? _nxt_f_r_s_spec_s0_2_T_28[69:18] : 52'h0)
    | (_u_r4_qds_s0_1_io_quo_dig_o[1] ? _nxt_f_r_s_spec_s0_1_T_24[69:18] : 52'h0)
    | (_u_r4_qds_s0_1_io_quo_dig_o[0] ? _nxt_f_r_s_spec_s0_0_T_24[69:18] : 52'h0);
  wire [51:0]  nxt_f_r_c_s0_dig1 =
    (_u_r4_qds_s0_1_io_quo_dig_o[4] ? _nxt_f_r_c_spec_s0_4_T_24[69:18] : 52'h0)
    | (_u_r4_qds_s0_1_io_quo_dig_o[3] ? _nxt_f_r_c_spec_s0_3_T_24[69:18] : 52'h0)
    | (_u_r4_qds_s0_1_io_quo_dig_o[2] ? _nxt_f_r_c_spec_s0_2_T_28[69:18] : 52'h0)
    | (_u_r4_qds_s0_1_io_quo_dig_o[1] ? nxt_f_r_c_spec_s0_1[69:18] : 52'h0)
    | (_u_r4_qds_s0_1_io_quo_dig_o[0] ? nxt_f_r_c_spec_s0_0[69:18] : 52'h0);
  wire [71:0]  U_CSA_1_in_a =
    (io_fp_format_onehot[2] ? {nxt_f_r_s_s0_dig0[69:12], 14'h0} : 72'h0)
    | (io_fp_format_onehot[1]
         ? {nxt_f_r_s_s0_dig1[51:23], 7'h0, nxt_f_r_s_s0_dig0[33:5], 7'h0}
         : 72'h0)
    | (io_fp_format_onehot[0]
         ? {(_u_r4_qds_s0_3_io_quo_dig_o[4] ? _nxt_f_r_s_spec_s0_4_T_24[69:54] : 16'h0)
              | (_u_r4_qds_s0_3_io_quo_dig_o[3]
                   ? _nxt_f_r_s_spec_s0_3_T_24[69:54]
                   : 16'h0)
              | (_u_r4_qds_s0_3_io_quo_dig_o[2]
                   ? _nxt_f_r_s_spec_s0_2_T_28[69:54]
                   : 16'h0)
              | (_u_r4_qds_s0_3_io_quo_dig_o[1]
                   ? _nxt_f_r_s_spec_s0_1_T_24[69:54]
                   : 16'h0)
              | (_u_r4_qds_s0_3_io_quo_dig_o[0]
                   ? _nxt_f_r_s_spec_s0_0_T_24[69:54]
                   : 16'h0),
            2'h0,
            (_u_r4_qds_s0_2_io_quo_dig_o[4] ? _nxt_f_r_s_spec_s0_4_T_24[51:36] : 16'h0)
              | (_u_r4_qds_s0_2_io_quo_dig_o[3]
                   ? _nxt_f_r_s_spec_s0_3_T_24[51:36]
                   : 16'h0)
              | (_u_r4_qds_s0_2_io_quo_dig_o[2]
                   ? _nxt_f_r_s_spec_s0_2_T_28[51:36]
                   : 16'h0)
              | (_u_r4_qds_s0_2_io_quo_dig_o[1]
                   ? _nxt_f_r_s_spec_s0_1_T_24[51:36]
                   : 16'h0)
              | (_u_r4_qds_s0_2_io_quo_dig_o[0]
                   ? _nxt_f_r_s_spec_s0_0_T_24[51:36]
                   : 16'h0),
            2'h0,
            nxt_f_r_s_s0_dig1[15:0],
            2'h0,
            nxt_f_r_s_s0_dig0[15:0],
            2'h0}
         : 72'h0);
  wire [71:0]  U_CSA_1_in_b =
    (io_fp_format_onehot[2] ? {nxt_f_r_c_s0_dig0[69:12], 14'h0} : 72'h0)
    | (io_fp_format_onehot[1]
         ? {nxt_f_r_c_s0_dig1[51:23], 7'h0, nxt_f_r_c_s0_dig0[33:5], 7'h0}
         : 72'h0)
    | (io_fp_format_onehot[0]
         ? {(_u_r4_qds_s0_3_io_quo_dig_o[4]
               ? {_nxt_f_r_c_spec_s0_4_T_24[69:55], 1'h0}
               : 16'h0)
              | (_u_r4_qds_s0_3_io_quo_dig_o[3]
                   ? {_nxt_f_r_c_spec_s0_3_T_24[69:55], 1'h0}
                   : 16'h0)
              | (_u_r4_qds_s0_3_io_quo_dig_o[2]
                   ? {_nxt_f_r_c_spec_s0_2_T_28[69:55], 1'h0}
                   : 16'h0)
              | (_u_r4_qds_s0_3_io_quo_dig_o[1] ? nxt_f_r_c_spec_s0_1[69:54] : 16'h0)
              | (_u_r4_qds_s0_3_io_quo_dig_o[0] ? nxt_f_r_c_spec_s0_0[69:54] : 16'h0),
            2'h0,
            (_u_r4_qds_s0_2_io_quo_dig_o[4]
               ? {_nxt_f_r_c_spec_s0_4_T_24[51:37], 1'h0}
               : 16'h0)
              | (_u_r4_qds_s0_2_io_quo_dig_o[3]
                   ? {_nxt_f_r_c_spec_s0_3_T_24[51:37], 1'h0}
                   : 16'h0)
              | (_u_r4_qds_s0_2_io_quo_dig_o[2]
                   ? {_nxt_f_r_c_spec_s0_2_T_28[51:37], 1'h0}
                   : 16'h0)
              | (_u_r4_qds_s0_2_io_quo_dig_o[1] ? nxt_f_r_c_spec_s0_1[51:36] : 16'h0)
              | (_u_r4_qds_s0_2_io_quo_dig_o[0] ? nxt_f_r_c_spec_s0_0[51:36] : 16'h0),
            2'h0,
            nxt_f_r_c_s0_dig1[15:0],
            2'h0,
            nxt_f_r_c_s0_dig0[15:0],
            2'h0}
         : 72'h0);
  wire [69:0]  _GEN_7 =
    {15'h7FFF,
     ~(io_fp_format_onehot[0]),
     17'h1FFFF,
     ~(io_fp_format_onehot[0]),
     17'h1FFFF,
     ~(io_fp_format_onehot[0]),
     17'h1FFFF,
     ~(io_fp_format_onehot[0])};
  wire [69:0]  nxt_f_r_c_spec_s1_4 = _U_CSA_1_4_io_out_car[69:0] & _GEN_7;
  wire [69:0]  nxt_f_r_c_spec_s1_3 = _U_CSA_1_3_io_out_car[69:0] & _GEN_7;
  wire [69:0]  nxt_f_r_c_spec_s1_1 = _U_CSA_1_1_io_out_car[69:0] | _GEN_6;
  wire [69:0]  nxt_f_r_c_spec_s1_0 = _U_CSA_1_0_io_out_car[69:0] | _GEN_6;
  wire [4:0]   _nxt_quo_dig_0_1_T_8 =
    (io_fp_format_onehot[2] ? _u_r4_qds_s1_6_io_quo_dig_o : 5'h0)
    | (io_fp_format_onehot[1] ? _u_r4_qds_s1_4_io_quo_dig_o : 5'h0)
    | (io_fp_format_onehot[0] ? _u_r4_qds_s1_0_io_quo_dig_o : 5'h0);
  wire [4:0]   nxt_quo_dig_1_1 =
    io_fp_format_onehot[1] ? _u_r4_qds_s1_5_io_quo_dig_o : _u_r4_qds_s1_1_io_quo_dig_o;
  wire [69:0]  nxt_f_r_s_s1_dig0 =
    (_nxt_quo_dig_0_1_T_8[4] ? _U_CSA_1_4_io_out_sum[69:0] : 70'h0)
    | (_nxt_quo_dig_0_1_T_8[3] ? _U_CSA_1_3_io_out_sum[69:0] : 70'h0)
    | (_nxt_quo_dig_0_1_T_8[2] ? U_CSA_1_in_a[69:0] : 70'h0)
    | (_nxt_quo_dig_0_1_T_8[1] ? _U_CSA_1_1_io_out_sum[69:0] : 70'h0)
    | (_nxt_quo_dig_0_1_T_8[0] ? _U_CSA_1_0_io_out_sum[69:0] : 70'h0);
  wire [69:0]  nxt_f_r_c_s1_dig0 =
    (_nxt_quo_dig_0_1_T_8[4] ? nxt_f_r_c_spec_s1_4 : 70'h0)
    | (_nxt_quo_dig_0_1_T_8[3] ? nxt_f_r_c_spec_s1_3 : 70'h0)
    | (_nxt_quo_dig_0_1_T_8[2] ? U_CSA_1_in_b[69:0] : 70'h0)
    | (_nxt_quo_dig_0_1_T_8[1] ? nxt_f_r_c_spec_s1_1 : 70'h0)
    | (_nxt_quo_dig_0_1_T_8[0] ? nxt_f_r_c_spec_s1_0 : 70'h0);
  wire [51:0]  nxt_f_r_s_s1_dig1 =
    (nxt_quo_dig_1_1[4] ? _U_CSA_1_4_io_out_sum[69:18] : 52'h0)
    | (nxt_quo_dig_1_1[3] ? _U_CSA_1_3_io_out_sum[69:18] : 52'h0)
    | (nxt_quo_dig_1_1[2] ? U_CSA_1_in_a[69:18] : 52'h0)
    | (nxt_quo_dig_1_1[1] ? _U_CSA_1_1_io_out_sum[69:18] : 52'h0)
    | (nxt_quo_dig_1_1[0] ? _U_CSA_1_0_io_out_sum[69:18] : 52'h0);
  wire [51:0]  nxt_f_r_c_s1_dig1 =
    (nxt_quo_dig_1_1[4] ? nxt_f_r_c_spec_s1_4[69:18] : 52'h0)
    | (nxt_quo_dig_1_1[3] ? nxt_f_r_c_spec_s1_3[69:18] : 52'h0)
    | (nxt_quo_dig_1_1[2] ? U_CSA_1_in_b[69:18] : 52'h0)
    | (nxt_quo_dig_1_1[1] ? nxt_f_r_c_spec_s1_1[69:18] : 52'h0)
    | (nxt_quo_dig_1_1[0] ? nxt_f_r_c_spec_s1_0[69:18] : 52'h0);
  wire [15:0]  nxt_f_r_s_s1_dig2 =
    (_u_r4_qds_s1_2_io_quo_dig_o[4] ? _U_CSA_1_4_io_out_sum[51:36] : 16'h0)
    | (_u_r4_qds_s1_2_io_quo_dig_o[3] ? _U_CSA_1_3_io_out_sum[51:36] : 16'h0)
    | (_u_r4_qds_s1_2_io_quo_dig_o[2] ? U_CSA_1_in_a[51:36] : 16'h0)
    | (_u_r4_qds_s1_2_io_quo_dig_o[1] ? _U_CSA_1_1_io_out_sum[51:36] : 16'h0)
    | (_u_r4_qds_s1_2_io_quo_dig_o[0] ? _U_CSA_1_0_io_out_sum[51:36] : 16'h0);
  wire [15:0]  nxt_f_r_c_s1_dig2 =
    (_u_r4_qds_s1_2_io_quo_dig_o[4] ? {nxt_f_r_c_spec_s1_4[51:37], 1'h0} : 16'h0)
    | (_u_r4_qds_s1_2_io_quo_dig_o[3] ? {nxt_f_r_c_spec_s1_3[51:37], 1'h0} : 16'h0)
    | (_u_r4_qds_s1_2_io_quo_dig_o[2] ? {U_CSA_1_in_b[51:37], 1'h0} : 16'h0)
    | (_u_r4_qds_s1_2_io_quo_dig_o[1] ? nxt_f_r_c_spec_s1_1[51:36] : 16'h0)
    | (_u_r4_qds_s1_2_io_quo_dig_o[0] ? nxt_f_r_c_spec_s1_0[51:36] : 16'h0);
  wire [15:0]  nxt_f_r_s_s1_dig3 =
    (_u_r4_qds_s1_3_io_quo_dig_o[4] ? _U_CSA_1_4_io_out_sum[69:54] : 16'h0)
    | (_u_r4_qds_s1_3_io_quo_dig_o[3] ? _U_CSA_1_3_io_out_sum[69:54] : 16'h0)
    | (_u_r4_qds_s1_3_io_quo_dig_o[2] ? U_CSA_1_in_a[69:54] : 16'h0)
    | (_u_r4_qds_s1_3_io_quo_dig_o[1] ? _U_CSA_1_1_io_out_sum[69:54] : 16'h0)
    | (_u_r4_qds_s1_3_io_quo_dig_o[0] ? _U_CSA_1_0_io_out_sum[69:54] : 16'h0);
  wire [15:0]  nxt_f_r_c_s1_dig3 =
    (_u_r4_qds_s1_3_io_quo_dig_o[4] ? {nxt_f_r_c_spec_s1_4[69:55], 1'h0} : 16'h0)
    | (_u_r4_qds_s1_3_io_quo_dig_o[3] ? {nxt_f_r_c_spec_s1_3[69:55], 1'h0} : 16'h0)
    | (_u_r4_qds_s1_3_io_quo_dig_o[2] ? {U_CSA_1_in_b[69:55], 1'h0} : 16'h0)
    | (_u_r4_qds_s1_3_io_quo_dig_o[1] ? nxt_f_r_c_spec_s1_1[69:54] : 16'h0)
    | (_u_r4_qds_s1_3_io_quo_dig_o[0] ? nxt_f_r_c_spec_s1_0[69:54] : 16'h0);
  wire [71:0]  U_CSA_2_in_a =
    (io_fp_format_onehot[2] ? {nxt_f_r_s_s1_dig0[69:12], 14'h0} : 72'h0)
    | (io_fp_format_onehot[1]
         ? {nxt_f_r_s_s1_dig1[51:23], 7'h0, nxt_f_r_s_s1_dig0[33:5], 7'h0}
         : 72'h0)
    | (io_fp_format_onehot[0]
         ? {nxt_f_r_s_s1_dig3,
            2'h0,
            nxt_f_r_s_s1_dig2,
            2'h0,
            nxt_f_r_s_s1_dig1[15:0],
            2'h0,
            nxt_f_r_s_s1_dig0[15:0],
            2'h0}
         : 72'h0);
  wire [71:0]  U_CSA_2_in_b =
    (io_fp_format_onehot[2] ? {nxt_f_r_c_s1_dig0[69:12], 14'h0} : 72'h0)
    | (io_fp_format_onehot[1]
         ? {nxt_f_r_c_s1_dig1[51:23], 7'h0, nxt_f_r_c_s1_dig0[33:5], 7'h0}
         : 72'h0)
    | (io_fp_format_onehot[0]
         ? {nxt_f_r_c_s1_dig3,
            2'h0,
            nxt_f_r_c_s1_dig2,
            2'h0,
            nxt_f_r_c_s1_dig1[15:0],
            2'h0,
            nxt_f_r_c_s1_dig0[15:0],
            2'h0}
         : 72'h0);
  wire [71:0]  nxt_f_r_c_spec_s2_4 = _U_CSA_2_4_io_out_car & mask_zero;
  wire [71:0]  nxt_f_r_c_spec_s2_3 = _U_CSA_2_3_io_out_car & mask_zero;
  wire [71:0]  nxt_f_r_c_spec_s2_1 = _U_CSA_2_1_io_out_car | mask_one;
  wire [71:0]  nxt_f_r_c_spec_s2_0 = _U_CSA_2_0_io_out_car | mask_one;
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f64_0_0_T =
    7'(((io_fp_format_onehot[2] ? nxt_f_r_s_s1_dig0[67:61] : 7'h0)
        | (io_fp_format_onehot[1] ? nxt_f_r_s_s1_dig0[31:25] : 7'h0)
        | (io_fp_format_onehot[0] ? nxt_f_r_s_s1_dig0[13:7] : 7'h0))
       + ((io_fp_format_onehot[2] ? nxt_f_r_c_s1_dig0[67:61] : 7'h0)
          | (io_fp_format_onehot[1] ? nxt_f_r_c_s1_dig0[31:25] : 7'h0)
          | (io_fp_format_onehot[0] ? nxt_f_r_c_s1_dig0[13:7] : 7'h0)));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f64_0_4_T_2 =
    7'(_adder_7b_for_nxt_cycle_s0_qds_spec_f64_0_0_T
       + ((io_fp_format_onehot[2] ? divisor_mul_pos_2[69:63] : 7'h0)
          | (io_fp_format_onehot[1] ? io_divisor_i[28:22] : 7'h0)
          | (io_fp_format_onehot[0] ? io_divisor_i[13:7] : 7'h0)));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f64_0_3_T_2 =
    7'(_adder_7b_for_nxt_cycle_s0_qds_spec_f64_0_0_T
       + ((io_fp_format_onehot[2] ? divisor_mul_pos_1[69:63] : 7'h0)
          | (io_fp_format_onehot[1] ? io_divisor_i[29:23] : 7'h0)
          | (io_fp_format_onehot[0] ? io_divisor_i[14:8] : 7'h0)));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f64_0_1_T_2 =
    7'(_adder_7b_for_nxt_cycle_s0_qds_spec_f64_0_0_T
       + ((io_fp_format_onehot[2] ? divisor_mul_neg_1[69:63] : 7'h0)
          | (io_fp_format_onehot[1] ? _GEN_0[27:21] : 7'h0)
          | (io_fp_format_onehot[0] ? _GEN_2[14:8] : 7'h0)));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f64_0_0_T_2 =
    7'(_adder_7b_for_nxt_cycle_s0_qds_spec_f64_0_0_T
       + ((io_fp_format_onehot[2] ? divisor_mul_neg_2[69:63] : 7'h0)
          | (io_fp_format_onehot[1] ? _GEN_0[26:20] : 7'h0)
          | (io_fp_format_onehot[0] ? _GEN_2[13:7] : 7'h0)));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f64_0_0_T =
    8'(((io_fp_format_onehot[2] ? nxt_f_r_s_s1_dig0[65:58] : 8'h0)
        | (io_fp_format_onehot[1] ? nxt_f_r_s_s1_dig0[29:22] : 8'h0)
        | (io_fp_format_onehot[0] ? nxt_f_r_s_s1_dig0[11:4] : 8'h0))
       + ((io_fp_format_onehot[2] ? nxt_f_r_c_s1_dig0[65:58] : 8'h0)
          | (io_fp_format_onehot[1] ? nxt_f_r_c_s1_dig0[29:22] : 8'h0)
          | (io_fp_format_onehot[0] ? nxt_f_r_c_s1_dig0[11:4] : 8'h0)));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f64_0_4_T_2 =
    8'(_adder_8b_for_nxt_cycle_s1_qds_spec_f64_0_0_T
       + ((io_fp_format_onehot[2] ? divisor_mul_pos_2[67:60] : 8'h0)
          | (io_fp_format_onehot[1] ? io_divisor_i[26:19] : 8'h0)
          | (io_fp_format_onehot[0] ? io_divisor_i[11:4] : 8'h0)));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f64_0_3_T_2 =
    8'(_adder_8b_for_nxt_cycle_s1_qds_spec_f64_0_0_T
       + ((io_fp_format_onehot[2] ? divisor_mul_pos_1[67:60] : 8'h0)
          | (io_fp_format_onehot[1] ? io_divisor_i[27:20] : 8'h0)
          | (io_fp_format_onehot[0] ? io_divisor_i[12:5] : 8'h0)));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f64_0_1_T_2 =
    8'(_adder_8b_for_nxt_cycle_s1_qds_spec_f64_0_0_T
       + ((io_fp_format_onehot[2] ? divisor_mul_neg_1[67:60] : 8'h0)
          | (io_fp_format_onehot[1] ? _GEN_0[25:18] : 8'h0)
          | (io_fp_format_onehot[0] ? _GEN_2[12:5] : 8'h0)));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f64_0_0_T_2 =
    8'(_adder_8b_for_nxt_cycle_s1_qds_spec_f64_0_0_T
       + ((io_fp_format_onehot[2] ? divisor_mul_neg_2[67:60] : 8'h0)
          | (io_fp_format_onehot[1] ? _GEN_0[24:17] : 8'h0)
          | (io_fp_format_onehot[0] ? _GEN_2[11:4] : 8'h0)));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f32_1_0_T =
    7'((io_fp_format_onehot[1] ? nxt_f_r_s_s1_dig1[49:43] : nxt_f_r_s_s1_dig1[13:7])
       + (io_fp_format_onehot[1] ? nxt_f_r_c_s1_dig1[49:43] : nxt_f_r_c_s1_dig1[13:7]));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f32_1_4_T_2 =
    7'(_adder_7b_for_nxt_cycle_s0_qds_spec_f32_1_0_T
       + (io_fp_format_onehot[1] ? io_divisor_i[58:52] : io_divisor_i[28:22]));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f32_1_3_T_2 =
    7'(_adder_7b_for_nxt_cycle_s0_qds_spec_f32_1_0_T
       + (io_fp_format_onehot[1] ? io_divisor_i[59:53] : io_divisor_i[29:23]));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f32_1_1_T_2 =
    7'(_adder_7b_for_nxt_cycle_s0_qds_spec_f32_1_0_T
       + (io_fp_format_onehot[1] ? _GEN_1[27:21] : _GEN_3[14:8]));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f32_1_0_T_2 =
    7'(_adder_7b_for_nxt_cycle_s0_qds_spec_f32_1_0_T
       + (io_fp_format_onehot[1] ? _GEN_1[26:20] : _GEN_3[13:7]));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f32_1_0_T =
    8'((io_fp_format_onehot[1] ? nxt_f_r_s_s1_dig1[47:40] : nxt_f_r_s_s1_dig1[11:4])
       + (io_fp_format_onehot[1] ? nxt_f_r_c_s1_dig1[47:40] : nxt_f_r_c_s1_dig1[11:4]));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f32_1_4_T_2 =
    8'(_adder_8b_for_nxt_cycle_s1_qds_spec_f32_1_0_T
       + (io_fp_format_onehot[1] ? io_divisor_i[56:49] : io_divisor_i[26:19]));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f32_1_3_T_2 =
    8'(_adder_8b_for_nxt_cycle_s1_qds_spec_f32_1_0_T
       + (io_fp_format_onehot[1] ? io_divisor_i[57:50] : io_divisor_i[27:20]));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f32_1_1_T_2 =
    8'(_adder_8b_for_nxt_cycle_s1_qds_spec_f32_1_0_T
       + (io_fp_format_onehot[1] ? _GEN_1[25:18] : _GEN_3[12:5]));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f32_1_0_T_2 =
    8'(_adder_8b_for_nxt_cycle_s1_qds_spec_f32_1_0_T
       + (io_fp_format_onehot[1] ? _GEN_1[24:17] : _GEN_3[11:4]));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f16_2_4_T_8 =
    7'(nxt_f_r_s_s1_dig2[13:7] + 7'(nxt_f_r_c_s1_dig2[13:7] + io_divisor_i[43:37]));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f16_2_3_T_8 =
    7'(nxt_f_r_s_s1_dig2[13:7] + 7'(nxt_f_r_c_s1_dig2[13:7] + io_divisor_i[44:38]));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f16_2_2_T_4 =
    7'(nxt_f_r_s_s1_dig2[13:7] + nxt_f_r_c_s1_dig2[13:7]);
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f16_2_1_T_8 =
    7'(nxt_f_r_s_s1_dig2[13:7] + 7'(nxt_f_r_c_s1_dig2[13:7] + _GEN_4[14:8]));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f16_2_0_T_8 =
    7'(nxt_f_r_s_s1_dig2[13:7] + 7'(nxt_f_r_c_s1_dig2[13:7] + _GEN_4[13:7]));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f16_2_4_T_8 =
    8'(nxt_f_r_s_s1_dig2[11:4] + 8'(nxt_f_r_c_s1_dig2[11:4] + io_divisor_i[41:34]));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f16_2_3_T_8 =
    8'(nxt_f_r_s_s1_dig2[11:4] + 8'(nxt_f_r_c_s1_dig2[11:4] + io_divisor_i[42:35]));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f16_2_2_T_4 =
    8'(nxt_f_r_s_s1_dig2[11:4] + nxt_f_r_c_s1_dig2[11:4]);
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f16_2_1_T_8 =
    8'(nxt_f_r_s_s1_dig2[11:4] + 8'(nxt_f_r_c_s1_dig2[11:4] + _GEN_4[12:5]));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f16_2_0_T_8 =
    8'(nxt_f_r_s_s1_dig2[11:4] + 8'(nxt_f_r_c_s1_dig2[11:4] + _GEN_4[11:4]));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f16_3_4_T_8 =
    7'(nxt_f_r_s_s1_dig3[13:7] + 7'(nxt_f_r_c_s1_dig3[13:7] + io_divisor_i[58:52]));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f16_3_3_T_8 =
    7'(nxt_f_r_s_s1_dig3[13:7] + 7'(nxt_f_r_c_s1_dig3[13:7] + io_divisor_i[59:53]));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f16_3_2_T_4 =
    7'(nxt_f_r_s_s1_dig3[13:7] + nxt_f_r_c_s1_dig3[13:7]);
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f16_3_1_T_8 =
    7'(nxt_f_r_s_s1_dig3[13:7] + 7'(nxt_f_r_c_s1_dig3[13:7] + _GEN_5[14:8]));
  wire [6:0]   _adder_7b_for_nxt_cycle_s0_qds_spec_f16_3_0_T_8 =
    7'(nxt_f_r_s_s1_dig3[13:7] + 7'(nxt_f_r_c_s1_dig3[13:7] + _GEN_5[13:7]));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f16_3_4_T_8 =
    8'(nxt_f_r_s_s1_dig3[11:4] + 8'(nxt_f_r_c_s1_dig3[11:4] + io_divisor_i[56:49]));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f16_3_3_T_8 =
    8'(nxt_f_r_s_s1_dig3[11:4] + 8'(nxt_f_r_c_s1_dig3[11:4] + io_divisor_i[57:50]));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f16_3_2_T_4 =
    8'(nxt_f_r_s_s1_dig3[11:4] + nxt_f_r_c_s1_dig3[11:4]);
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f16_3_1_T_8 =
    8'(nxt_f_r_s_s1_dig3[11:4] + 8'(nxt_f_r_c_s1_dig3[11:4] + _GEN_5[12:5]));
  wire [7:0]   _adder_8b_for_nxt_cycle_s1_qds_spec_f16_3_0_T_8 =
    8'(nxt_f_r_s_s1_dig3[11:4] + 8'(nxt_f_r_c_s1_dig3[11:4] + _GEN_5[11:4]));
  wire [71:0]  nxt_f_r_s_s2_dig0 =
    (_u_r4_qds_s2_0_io_quo_dig_o[4] ? _U_CSA_2_4_io_out_sum : 72'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[3] ? _U_CSA_2_3_io_out_sum : 72'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[2] ? U_CSA_2_in_a : 72'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[1] ? _U_CSA_2_1_io_out_sum : 72'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[0] ? _U_CSA_2_0_io_out_sum : 72'h0);
  wire [71:0]  nxt_f_r_c_s2_dig0 =
    (_u_r4_qds_s2_0_io_quo_dig_o[4] ? nxt_f_r_c_spec_s2_4 : 72'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[3] ? nxt_f_r_c_spec_s2_3 : 72'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[2] ? U_CSA_2_in_b : 72'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[1] ? nxt_f_r_c_spec_s2_1 : 72'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[0] ? nxt_f_r_c_spec_s2_0 : 72'h0);
  wire [53:0]  nxt_f_r_s_s2_dig1 =
    (_u_r4_qds_s2_1_io_quo_dig_o[4] ? _U_CSA_2_4_io_out_sum[71:18] : 54'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[3] ? _U_CSA_2_3_io_out_sum[71:18] : 54'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[2] ? U_CSA_2_in_a[71:18] : 54'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[1] ? _U_CSA_2_1_io_out_sum[71:18] : 54'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[0] ? _U_CSA_2_0_io_out_sum[71:18] : 54'h0);
  wire [53:0]  nxt_f_r_c_s2_dig1 =
    (_u_r4_qds_s2_1_io_quo_dig_o[4] ? nxt_f_r_c_spec_s2_4[71:18] : 54'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[3] ? nxt_f_r_c_spec_s2_3[71:18] : 54'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[2] ? U_CSA_2_in_b[71:18] : 54'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[1] ? nxt_f_r_c_spec_s2_1[71:18] : 54'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[0] ? nxt_f_r_c_spec_s2_0[71:18] : 54'h0);
  CSA3to2_20 U_CSA_0_4 (
    .io_in_a    (U_CSA_0_in_a),
    .io_in_b    (U_CSA_0_in_b),
    .io_in_c
      ({1'h0,
        io_divisor_i[59:3],
        4'h0,
        io_divisor_i[59:32],
        4'h0,
        io_divisor_i[29:2],
        4'h0,
        io_divisor_i[59:45],
        4'h0,
        io_divisor_i[44:30],
        4'h0,
        io_divisor_i[29:15],
        4'h0,
        io_divisor_i[14:0],
        2'h0}),
    .io_out_sum (_U_CSA_0_4_io_out_sum),
    .io_out_car (_U_CSA_0_4_io_out_car)
  );
  CSA3to2_20 U_CSA_0_3 (
    .io_in_a    (U_CSA_0_in_a),
    .io_in_b    (U_CSA_0_in_b),
    .io_in_c
      ({2'h0,
        io_divisor_i[59:3],
        4'h0,
        io_divisor_i[59:32],
        4'h0,
        io_divisor_i[29:2],
        4'h0,
        io_divisor_i[59:45],
        4'h0,
        io_divisor_i[44:30],
        4'h0,
        io_divisor_i[29:15],
        4'h0,
        io_divisor_i[14:0],
        1'h0}),
    .io_out_sum (_U_CSA_0_3_io_out_sum),
    .io_out_car (_U_CSA_0_3_io_out_car)
  );
  CSA3to2_20 U_CSA_0_1 (
    .io_in_a    (U_CSA_0_in_a),
    .io_in_b    (U_CSA_0_in_b),
    .io_in_c
      ({2'h3,
        _GEN,
        4'hB,
        _GEN_1,
        4'hB,
        _GEN_0,
        4'hB,
        _GEN_5,
        4'hB,
        _GEN_4,
        4'hB,
        _GEN_3,
        4'hB,
        _GEN_2,
        1'h1}),
    .io_out_sum (_U_CSA_0_1_io_out_sum),
    .io_out_car (_U_CSA_0_1_io_out_car)
  );
  CSA3to2_20 U_CSA_0_0 (
    .io_in_a    (U_CSA_0_in_a),
    .io_in_b    (U_CSA_0_in_b),
    .io_in_c
      ({1'h1,
        _GEN,
        4'hD,
        _GEN_1,
        4'hD,
        _GEN_0,
        4'hD,
        _GEN_5,
        4'hD,
        _GEN_4,
        4'hD,
        _GEN_3,
        4'hD,
        _GEN_2,
        2'h3}),
    .io_out_sum (_U_CSA_0_0_io_out_sum),
    .io_out_car (_U_CSA_0_0_io_out_car)
  );
  r4_qds_v2 u_r4_qds_s0_0 (
    .io_rem_i     (io_nr_f_r_6b_for_nxt_cycle_s0_qds_i_0),
    .io_quo_dig_o (_u_r4_qds_s0_0_io_quo_dig_o)
  );
  r4_qds_v2 u_r4_qds_s0_1 (
    .io_rem_i     (io_nr_f_r_6b_for_nxt_cycle_s0_qds_i_1),
    .io_quo_dig_o (_u_r4_qds_s0_1_io_quo_dig_o)
  );
  r4_qds_v2 u_r4_qds_s0_2 (
    .io_rem_i     (io_nr_f_r_6b_for_nxt_cycle_s0_qds_i_2),
    .io_quo_dig_o (_u_r4_qds_s0_2_io_quo_dig_o)
  );
  r4_qds_v2 u_r4_qds_s0_3 (
    .io_rem_i     (io_nr_f_r_6b_for_nxt_cycle_s0_qds_i_3),
    .io_quo_dig_o (_u_r4_qds_s0_3_io_quo_dig_o)
  );
  CSA3to2_24 U_CSA_1_4 (
    .io_in_a    (U_CSA_1_in_a),
    .io_in_b    (U_CSA_1_in_b),
    .io_in_c    (divisor_mul_pos_2),
    .io_out_sum (_U_CSA_1_4_io_out_sum),
    .io_out_car (_U_CSA_1_4_io_out_car)
  );
  CSA3to2_24 U_CSA_1_3 (
    .io_in_a    (U_CSA_1_in_a),
    .io_in_b    (U_CSA_1_in_b),
    .io_in_c    (divisor_mul_pos_1),
    .io_out_sum (_U_CSA_1_3_io_out_sum),
    .io_out_car (_U_CSA_1_3_io_out_car)
  );
  CSA3to2_24 U_CSA_1_1 (
    .io_in_a    (U_CSA_1_in_a),
    .io_in_b    (U_CSA_1_in_b),
    .io_in_c    (divisor_mul_neg_1),
    .io_out_sum (_U_CSA_1_1_io_out_sum),
    .io_out_car (_U_CSA_1_1_io_out_car)
  );
  CSA3to2_24 U_CSA_1_0 (
    .io_in_a    (U_CSA_1_in_a),
    .io_in_b    (U_CSA_1_in_b),
    .io_in_c    (divisor_mul_neg_2),
    .io_out_sum (_U_CSA_1_0_io_out_sum),
    .io_out_car (_U_CSA_1_0_io_out_car)
  );
  r4_qds_v2_spec u_r4_qds_s1_0 (
    .io_rem_i               (io_nr_f_r_7b_for_nxt_cycle_s1_qds_i_0),
    .io_divisor_mul_pos_2_i (io_divisor_i[13:7]),
    .io_divisor_mul_pos_1_i (io_divisor_i[14:8]),
    .io_divisor_mul_neg_1_i (_GEN_2[14:8]),
    .io_divisor_mul_neg_2_i (_GEN_2[13:7]),
    .io_prev_quo_dig_i      (_u_r4_qds_s0_0_io_quo_dig_o),
    .io_quo_dig_o           (_u_r4_qds_s1_0_io_quo_dig_o)
  );
  r4_qds_v2_spec u_r4_qds_s1_1 (
    .io_rem_i               (io_nr_f_r_7b_for_nxt_cycle_s1_qds_i_1),
    .io_divisor_mul_pos_2_i (io_divisor_i[28:22]),
    .io_divisor_mul_pos_1_i (io_divisor_i[29:23]),
    .io_divisor_mul_neg_1_i (_GEN_3[14:8]),
    .io_divisor_mul_neg_2_i (_GEN_3[13:7]),
    .io_prev_quo_dig_i      (_u_r4_qds_s0_1_io_quo_dig_o),
    .io_quo_dig_o           (_u_r4_qds_s1_1_io_quo_dig_o)
  );
  r4_qds_v2_spec u_r4_qds_s1_2 (
    .io_rem_i               (io_nr_f_r_7b_for_nxt_cycle_s1_qds_i_2),
    .io_divisor_mul_pos_2_i (io_divisor_i[43:37]),
    .io_divisor_mul_pos_1_i (io_divisor_i[44:38]),
    .io_divisor_mul_neg_1_i (_GEN_4[14:8]),
    .io_divisor_mul_neg_2_i (_GEN_4[13:7]),
    .io_prev_quo_dig_i      (_u_r4_qds_s0_2_io_quo_dig_o),
    .io_quo_dig_o           (_u_r4_qds_s1_2_io_quo_dig_o)
  );
  r4_qds_v2_spec u_r4_qds_s1_3 (
    .io_rem_i               (io_nr_f_r_7b_for_nxt_cycle_s1_qds_i_3),
    .io_divisor_mul_pos_2_i (io_divisor_i[58:52]),
    .io_divisor_mul_pos_1_i (io_divisor_i[59:53]),
    .io_divisor_mul_neg_1_i (_GEN_5[14:8]),
    .io_divisor_mul_neg_2_i (_GEN_5[13:7]),
    .io_prev_quo_dig_i      (_u_r4_qds_s0_3_io_quo_dig_o),
    .io_quo_dig_o           (_u_r4_qds_s1_3_io_quo_dig_o)
  );
  r4_qds_v2_spec u_r4_qds_s1_4 (
    .io_rem_i               (io_nr_f_r_7b_for_nxt_cycle_s1_qds_i_0),
    .io_divisor_mul_pos_2_i (io_divisor_i[28:22]),
    .io_divisor_mul_pos_1_i (io_divisor_i[29:23]),
    .io_divisor_mul_neg_1_i (_GEN_3[14:8]),
    .io_divisor_mul_neg_2_i (_GEN_3[13:7]),
    .io_prev_quo_dig_i      (_u_r4_qds_s0_0_io_quo_dig_o),
    .io_quo_dig_o           (_u_r4_qds_s1_4_io_quo_dig_o)
  );
  r4_qds_v2_spec u_r4_qds_s1_5 (
    .io_rem_i               (io_nr_f_r_7b_for_nxt_cycle_s1_qds_i_1),
    .io_divisor_mul_pos_2_i (io_divisor_i[58:52]),
    .io_divisor_mul_pos_1_i (io_divisor_i[59:53]),
    .io_divisor_mul_neg_1_i (_GEN_5[14:8]),
    .io_divisor_mul_neg_2_i (_GEN_5[13:7]),
    .io_prev_quo_dig_i      (_u_r4_qds_s0_1_io_quo_dig_o),
    .io_quo_dig_o           (_u_r4_qds_s1_5_io_quo_dig_o)
  );
  r4_qds_v2_spec u_r4_qds_s1_6 (
    .io_rem_i               (io_nr_f_r_7b_for_nxt_cycle_s1_qds_i_0),
    .io_divisor_mul_pos_2_i (io_divisor_i[58:52]),
    .io_divisor_mul_pos_1_i (io_divisor_i[59:53]),
    .io_divisor_mul_neg_1_i (_GEN_5[14:8]),
    .io_divisor_mul_neg_2_i (_GEN_5[13:7]),
    .io_prev_quo_dig_i      (_u_r4_qds_s0_0_io_quo_dig_o),
    .io_quo_dig_o           (_u_r4_qds_s1_6_io_quo_dig_o)
  );
  CSA3to2_24 U_CSA_2_4 (
    .io_in_a    (U_CSA_2_in_a),
    .io_in_b    (U_CSA_2_in_b),
    .io_in_c    (divisor_mul_pos_2),
    .io_out_sum (_U_CSA_2_4_io_out_sum),
    .io_out_car (_U_CSA_2_4_io_out_car)
  );
  CSA3to2_24 U_CSA_2_3 (
    .io_in_a    (U_CSA_2_in_a),
    .io_in_b    (U_CSA_2_in_b),
    .io_in_c    (divisor_mul_pos_1),
    .io_out_sum (_U_CSA_2_3_io_out_sum),
    .io_out_car (_U_CSA_2_3_io_out_car)
  );
  CSA3to2_24 U_CSA_2_1 (
    .io_in_a    (U_CSA_2_in_a),
    .io_in_b    (U_CSA_2_in_b),
    .io_in_c    (divisor_mul_neg_1),
    .io_out_sum (_U_CSA_2_1_io_out_sum),
    .io_out_car (_U_CSA_2_1_io_out_car)
  );
  CSA3to2_24 U_CSA_2_0 (
    .io_in_a    (U_CSA_2_in_a),
    .io_in_b    (U_CSA_2_in_b),
    .io_in_c    (divisor_mul_neg_2),
    .io_out_sum (_U_CSA_2_0_io_out_sum),
    .io_out_car (_U_CSA_2_0_io_out_car)
  );
  r4_qds_v2_spec u_r4_qds_s2_0 (
    .io_rem_i
      ((_u_r4_qds_s0_0_io_quo_dig_o[4]
          ? (io_fp_format_onehot[2]
               ? 7'(_U_CSA_0_4_io_out_sum[195:189] + _U_CSA_0_4_io_out_car[195:189])
               : 7'h0)
            | (io_fp_format_onehot[1]
                 ? 7'(_U_CSA_0_4_io_out_sum[102:96] + _U_CSA_0_4_io_out_car[102:96])
                 : 7'h0)
            | (io_fp_format_onehot[0]
                 ? 7'(_U_CSA_0_4_io_out_sum[13:7] + _U_CSA_0_4_io_out_car[13:7])
                 : 7'h0)
          : 7'h0)
       | (_u_r4_qds_s0_0_io_quo_dig_o[3]
            ? (io_fp_format_onehot[2]
                 ? 7'(_U_CSA_0_3_io_out_sum[195:189] + _U_CSA_0_3_io_out_car[195:189])
                 : 7'h0)
              | (io_fp_format_onehot[1]
                   ? 7'(_U_CSA_0_3_io_out_sum[102:96] + _U_CSA_0_3_io_out_car[102:96])
                   : 7'h0)
              | (io_fp_format_onehot[0]
                   ? 7'(_U_CSA_0_3_io_out_sum[13:7] + _U_CSA_0_3_io_out_car[13:7])
                   : 7'h0)
            : 7'h0)
       | (_u_r4_qds_s0_0_io_quo_dig_o[2]
            ? (io_fp_format_onehot[2]
                 ? 7'(_nxt_f_r_s_spec_s0_2_T_28[67:61] + _nxt_f_r_c_spec_s0_2_T_28[67:61])
                 : 7'h0)
              | (io_fp_format_onehot[1]
                   ? 7'(_nxt_f_r_s_spec_s0_2_T_28[31:25]
                        + _nxt_f_r_c_spec_s0_2_T_28[31:25])
                   : 7'h0)
              | (io_fp_format_onehot[0]
                   ? 7'(_nxt_f_r_s_spec_s0_2_T_28[13:7] + _nxt_f_r_c_spec_s0_2_T_28[13:7])
                   : 7'h0)
            : 7'h0)
       | (_u_r4_qds_s0_0_io_quo_dig_o[1]
            ? (io_fp_format_onehot[2]
                 ? 7'(_U_CSA_0_1_io_out_sum[195:189] + _U_CSA_0_1_io_out_car[195:189])
                 : 7'h0)
              | (io_fp_format_onehot[1]
                   ? 7'(_U_CSA_0_1_io_out_sum[102:96] + _U_CSA_0_1_io_out_car[102:96])
                   : 7'h0)
              | (io_fp_format_onehot[0]
                   ? 7'(_U_CSA_0_1_io_out_sum[13:7] + _U_CSA_0_1_io_out_car[13:7])
                   : 7'h0)
            : 7'h0)
       | (_u_r4_qds_s0_0_io_quo_dig_o[0]
            ? (io_fp_format_onehot[2]
                 ? 7'(_U_CSA_0_0_io_out_sum[195:189] + _U_CSA_0_0_io_out_car[195:189])
                 : 7'h0)
              | (io_fp_format_onehot[1]
                   ? 7'(_U_CSA_0_0_io_out_sum[102:96] + _U_CSA_0_0_io_out_car[102:96])
                   : 7'h0)
              | (io_fp_format_onehot[0]
                   ? 7'(_U_CSA_0_0_io_out_sum[13:7] + _U_CSA_0_0_io_out_car[13:7])
                   : 7'h0)
            : 7'h0)),
    .io_divisor_mul_pos_2_i
      ((io_fp_format_onehot[2] ? io_divisor_i[58:52] : 7'h0)
       | (io_fp_format_onehot[1] ? io_divisor_i[28:22] : 7'h0)
       | (io_fp_format_onehot[0] ? io_divisor_i[13:7] : 7'h0)),
    .io_divisor_mul_pos_1_i
      ((io_fp_format_onehot[2] ? io_divisor_i[59:53] : 7'h0)
       | (io_fp_format_onehot[1] ? io_divisor_i[29:23] : 7'h0)
       | (io_fp_format_onehot[0] ? io_divisor_i[14:8] : 7'h0)),
    .io_divisor_mul_neg_1_i
      ((io_fp_format_onehot[2] ? _GEN[56:50] : 7'h0)
       | (io_fp_format_onehot[1] ? _GEN_0[27:21] : 7'h0)
       | (io_fp_format_onehot[0] ? _GEN_2[14:8] : 7'h0)),
    .io_divisor_mul_neg_2_i
      ((io_fp_format_onehot[2] ? _GEN[55:49] : 7'h0)
       | (io_fp_format_onehot[1] ? _GEN_0[26:20] : 7'h0)
       | (io_fp_format_onehot[0] ? _GEN_2[13:7] : 7'h0)),
    .io_prev_quo_dig_i      (_nxt_quo_dig_0_1_T_8),
    .io_quo_dig_o           (_u_r4_qds_s2_0_io_quo_dig_o)
  );
  r4_qds_v2_spec u_r4_qds_s2_1 (
    .io_rem_i
      ((_u_r4_qds_s0_1_io_quo_dig_o[4]
          ? (io_fp_format_onehot[1]
               ? 7'(_U_CSA_0_4_io_out_sum[134:128] + _U_CSA_0_4_io_out_car[134:128])
               : 7'(_U_CSA_0_4_io_out_sum[32:26] + _U_CSA_0_4_io_out_car[32:26]))
          : 7'h0)
       | (_u_r4_qds_s0_1_io_quo_dig_o[3]
            ? (io_fp_format_onehot[1]
                 ? 7'(_U_CSA_0_3_io_out_sum[134:128] + _U_CSA_0_3_io_out_car[134:128])
                 : 7'(_U_CSA_0_3_io_out_sum[32:26] + _U_CSA_0_3_io_out_car[32:26]))
            : 7'h0)
       | (_u_r4_qds_s0_1_io_quo_dig_o[2]
            ? (io_fp_format_onehot[1]
                 ? 7'(_nxt_f_r_s_spec_s0_2_T_28[67:61] + _nxt_f_r_c_spec_s0_2_T_28[67:61])
                 : 7'(_nxt_f_r_s_spec_s0_2_T_28[31:25]
                      + _nxt_f_r_c_spec_s0_2_T_28[31:25]))
            : 7'h0)
       | (_u_r4_qds_s0_1_io_quo_dig_o[1]
            ? (io_fp_format_onehot[1]
                 ? 7'(_U_CSA_0_1_io_out_sum[134:128] + _U_CSA_0_1_io_out_car[134:128])
                 : 7'(_U_CSA_0_1_io_out_sum[32:26] + _U_CSA_0_1_io_out_car[32:26]))
            : 7'h0)
       | (_u_r4_qds_s0_1_io_quo_dig_o[0]
            ? (io_fp_format_onehot[1]
                 ? 7'(_U_CSA_0_0_io_out_sum[134:128] + _U_CSA_0_0_io_out_car[134:128])
                 : 7'(_U_CSA_0_0_io_out_sum[32:26] + _U_CSA_0_0_io_out_car[32:26]))
            : 7'h0)),
    .io_divisor_mul_pos_2_i
      (io_fp_format_onehot[1] ? io_divisor_i[58:52] : io_divisor_i[28:22]),
    .io_divisor_mul_pos_1_i
      (io_fp_format_onehot[1] ? io_divisor_i[59:53] : io_divisor_i[29:23]),
    .io_divisor_mul_neg_1_i (io_fp_format_onehot[1] ? _GEN_1[27:21] : _GEN_3[14:8]),
    .io_divisor_mul_neg_2_i (io_fp_format_onehot[1] ? _GEN_1[26:20] : _GEN_3[13:7]),
    .io_prev_quo_dig_i      (nxt_quo_dig_1_1),
    .io_quo_dig_o           (_u_r4_qds_s2_1_io_quo_dig_o)
  );
  r4_qds_v2_spec u_r4_qds_s2_2 (
    .io_rem_i
      ((_u_r4_qds_s0_2_io_quo_dig_o[4]
          ? 7'(_U_CSA_0_4_io_out_sum[51:45] + _U_CSA_0_4_io_out_car[51:45])
          : 7'h0)
       | (_u_r4_qds_s0_2_io_quo_dig_o[3]
            ? 7'(_U_CSA_0_3_io_out_sum[51:45] + _U_CSA_0_3_io_out_car[51:45])
            : 7'h0)
       | (_u_r4_qds_s0_2_io_quo_dig_o[2]
            ? 7'(_nxt_f_r_s_spec_s0_2_T_28[49:43] + _nxt_f_r_c_spec_s0_2_T_28[49:43])
            : 7'h0)
       | (_u_r4_qds_s0_2_io_quo_dig_o[1]
            ? 7'(_U_CSA_0_1_io_out_sum[51:45] + _U_CSA_0_1_io_out_car[51:45])
            : 7'h0)
       | (_u_r4_qds_s0_2_io_quo_dig_o[0]
            ? 7'(_U_CSA_0_0_io_out_sum[51:45] + _U_CSA_0_0_io_out_car[51:45])
            : 7'h0)),
    .io_divisor_mul_pos_2_i (io_divisor_i[43:37]),
    .io_divisor_mul_pos_1_i (io_divisor_i[44:38]),
    .io_divisor_mul_neg_1_i (_GEN_4[14:8]),
    .io_divisor_mul_neg_2_i (_GEN_4[13:7]),
    .io_prev_quo_dig_i      (_u_r4_qds_s1_2_io_quo_dig_o),
    .io_quo_dig_o           (_u_r4_qds_s2_2_io_quo_dig_o)
  );
  r4_qds_v2_spec u_r4_qds_s2_3 (
    .io_rem_i
      ((_u_r4_qds_s0_3_io_quo_dig_o[4]
          ? 7'(_U_CSA_0_4_io_out_sum[70:64] + _U_CSA_0_4_io_out_car[70:64])
          : 7'h0)
       | (_u_r4_qds_s0_3_io_quo_dig_o[3]
            ? 7'(_U_CSA_0_3_io_out_sum[70:64] + _U_CSA_0_3_io_out_car[70:64])
            : 7'h0)
       | (_u_r4_qds_s0_3_io_quo_dig_o[2]
            ? 7'(_nxt_f_r_s_spec_s0_2_T_28[67:61] + _nxt_f_r_c_spec_s0_2_T_28[67:61])
            : 7'h0)
       | (_u_r4_qds_s0_3_io_quo_dig_o[1]
            ? 7'(_U_CSA_0_1_io_out_sum[70:64] + _U_CSA_0_1_io_out_car[70:64])
            : 7'h0)
       | (_u_r4_qds_s0_3_io_quo_dig_o[0]
            ? 7'(_U_CSA_0_0_io_out_sum[70:64] + _U_CSA_0_0_io_out_car[70:64])
            : 7'h0)),
    .io_divisor_mul_pos_2_i (io_divisor_i[58:52]),
    .io_divisor_mul_pos_1_i (io_divisor_i[59:53]),
    .io_divisor_mul_neg_1_i (_GEN_5[14:8]),
    .io_divisor_mul_neg_2_i (_GEN_5[13:7]),
    .io_prev_quo_dig_i      (_u_r4_qds_s1_3_io_quo_dig_o),
    .io_quo_dig_o           (_u_r4_qds_s2_3_io_quo_dig_o)
  );
  assign io_nxt_quo_dig_o_0_0 = _u_r4_qds_s0_0_io_quo_dig_o;
  assign io_nxt_quo_dig_o_0_1 = _nxt_quo_dig_0_1_T_8;
  assign io_nxt_quo_dig_o_0_2 = _u_r4_qds_s2_0_io_quo_dig_o;
  assign io_nxt_quo_dig_o_1_0 = _u_r4_qds_s0_1_io_quo_dig_o;
  assign io_nxt_quo_dig_o_1_1 = nxt_quo_dig_1_1;
  assign io_nxt_quo_dig_o_1_2 = _u_r4_qds_s2_1_io_quo_dig_o;
  assign io_nxt_quo_dig_o_2_0 = _u_r4_qds_s0_2_io_quo_dig_o;
  assign io_nxt_quo_dig_o_2_1 = _u_r4_qds_s1_2_io_quo_dig_o;
  assign io_nxt_quo_dig_o_2_2 = _u_r4_qds_s2_2_io_quo_dig_o;
  assign io_nxt_quo_dig_o_3_0 = _u_r4_qds_s0_3_io_quo_dig_o;
  assign io_nxt_quo_dig_o_3_1 = _u_r4_qds_s1_3_io_quo_dig_o;
  assign io_nxt_quo_dig_o_3_2 = _u_r4_qds_s2_3_io_quo_dig_o;
  assign io_nxt_f_r_s_o_2 =
    (io_fp_format_onehot[2] ? {nxt_f_r_s_s2_dig0[71:12], 12'h0} : 72'h0)
    | (io_fp_format_onehot[1]
         ? {nxt_f_r_s_s2_dig1[53:23], 5'h0, nxt_f_r_s_s2_dig0[35:5], 5'h0}
         : 72'h0)
    | (io_fp_format_onehot[0]
         ? {(_u_r4_qds_s2_3_io_quo_dig_o[4] ? _U_CSA_2_4_io_out_sum[71:54] : 18'h0)
              | (_u_r4_qds_s2_3_io_quo_dig_o[3] ? _U_CSA_2_3_io_out_sum[71:54] : 18'h0)
              | (_u_r4_qds_s2_3_io_quo_dig_o[2] ? U_CSA_2_in_a[71:54] : 18'h0)
              | (_u_r4_qds_s2_3_io_quo_dig_o[1] ? _U_CSA_2_1_io_out_sum[71:54] : 18'h0)
              | (_u_r4_qds_s2_3_io_quo_dig_o[0] ? _U_CSA_2_0_io_out_sum[71:54] : 18'h0),
            (_u_r4_qds_s2_2_io_quo_dig_o[4] ? _U_CSA_2_4_io_out_sum[53:36] : 18'h0)
              | (_u_r4_qds_s2_2_io_quo_dig_o[3] ? _U_CSA_2_3_io_out_sum[53:36] : 18'h0)
              | (_u_r4_qds_s2_2_io_quo_dig_o[2] ? U_CSA_2_in_a[53:36] : 18'h0)
              | (_u_r4_qds_s2_2_io_quo_dig_o[1] ? _U_CSA_2_1_io_out_sum[53:36] : 18'h0)
              | (_u_r4_qds_s2_2_io_quo_dig_o[0] ? _U_CSA_2_0_io_out_sum[53:36] : 18'h0),
            nxt_f_r_s_s2_dig1[17:0],
            nxt_f_r_s_s2_dig0[17:0]}
         : 72'h0);
  assign io_nxt_f_r_c_o_2 =
    (io_fp_format_onehot[2] ? {nxt_f_r_c_s2_dig0[71:12], 12'h0} : 72'h0)
    | (io_fp_format_onehot[1]
         ? {nxt_f_r_c_s2_dig1[53:23], 5'h0, nxt_f_r_c_s2_dig0[35:5], 5'h0}
         : 72'h0)
    | (io_fp_format_onehot[0]
         ? {(_u_r4_qds_s2_3_io_quo_dig_o[4] ? {nxt_f_r_c_spec_s2_4[71:55], 1'h0} : 18'h0)
              | (_u_r4_qds_s2_3_io_quo_dig_o[3]
                   ? {nxt_f_r_c_spec_s2_3[71:55], 1'h0}
                   : 18'h0)
              | (_u_r4_qds_s2_3_io_quo_dig_o[2] ? {U_CSA_2_in_b[71:55], 1'h0} : 18'h0)
              | (_u_r4_qds_s2_3_io_quo_dig_o[1] ? nxt_f_r_c_spec_s2_1[71:54] : 18'h0)
              | (_u_r4_qds_s2_3_io_quo_dig_o[0] ? nxt_f_r_c_spec_s2_0[71:54] : 18'h0),
            (_u_r4_qds_s2_2_io_quo_dig_o[4] ? {nxt_f_r_c_spec_s2_4[53:37], 1'h0} : 18'h0)
              | (_u_r4_qds_s2_2_io_quo_dig_o[3]
                   ? {nxt_f_r_c_spec_s2_3[53:37], 1'h0}
                   : 18'h0)
              | (_u_r4_qds_s2_2_io_quo_dig_o[2] ? {U_CSA_2_in_b[53:37], 1'h0} : 18'h0)
              | (_u_r4_qds_s2_2_io_quo_dig_o[1] ? nxt_f_r_c_spec_s2_1[53:36] : 18'h0)
              | (_u_r4_qds_s2_2_io_quo_dig_o[0] ? nxt_f_r_c_spec_s2_0[53:36] : 18'h0),
            nxt_f_r_c_s2_dig1[17:0],
            nxt_f_r_c_s2_dig0[17:0]}
         : 72'h0);
  assign io_adder_6b_res_for_nxt_cycle_s0_qds_o_0 =
    (_u_r4_qds_s2_0_io_quo_dig_o[4]
       ? _adder_7b_for_nxt_cycle_s0_qds_spec_f64_0_4_T_2[6:1]
       : 6'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[3]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f64_0_3_T_2[6:1]
         : 6'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[2]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f64_0_0_T[6:1]
         : 6'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[1]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f64_0_1_T_2[6:1]
         : 6'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[0]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f64_0_0_T_2[6:1]
         : 6'h0);
  assign io_adder_6b_res_for_nxt_cycle_s0_qds_o_1 =
    (_u_r4_qds_s2_1_io_quo_dig_o[4]
       ? _adder_7b_for_nxt_cycle_s0_qds_spec_f32_1_4_T_2[6:1]
       : 6'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[3]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f32_1_3_T_2[6:1]
         : 6'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[2]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f32_1_0_T[6:1]
         : 6'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[1]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f32_1_1_T_2[6:1]
         : 6'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[0]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f32_1_0_T_2[6:1]
         : 6'h0);
  assign io_adder_6b_res_for_nxt_cycle_s0_qds_o_2 =
    (_u_r4_qds_s2_2_io_quo_dig_o[4]
       ? _adder_7b_for_nxt_cycle_s0_qds_spec_f16_2_4_T_8[6:1]
       : 6'h0)
    | (_u_r4_qds_s2_2_io_quo_dig_o[3]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f16_2_3_T_8[6:1]
         : 6'h0)
    | (_u_r4_qds_s2_2_io_quo_dig_o[2]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f16_2_2_T_4[6:1]
         : 6'h0)
    | (_u_r4_qds_s2_2_io_quo_dig_o[1]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f16_2_1_T_8[6:1]
         : 6'h0)
    | (_u_r4_qds_s2_2_io_quo_dig_o[0]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f16_2_0_T_8[6:1]
         : 6'h0);
  assign io_adder_6b_res_for_nxt_cycle_s0_qds_o_3 =
    (_u_r4_qds_s2_3_io_quo_dig_o[4]
       ? _adder_7b_for_nxt_cycle_s0_qds_spec_f16_3_4_T_8[6:1]
       : 6'h0)
    | (_u_r4_qds_s2_3_io_quo_dig_o[3]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f16_3_3_T_8[6:1]
         : 6'h0)
    | (_u_r4_qds_s2_3_io_quo_dig_o[2]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f16_3_2_T_4[6:1]
         : 6'h0)
    | (_u_r4_qds_s2_3_io_quo_dig_o[1]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f16_3_1_T_8[6:1]
         : 6'h0)
    | (_u_r4_qds_s2_3_io_quo_dig_o[0]
         ? _adder_7b_for_nxt_cycle_s0_qds_spec_f16_3_0_T_8[6:1]
         : 6'h0);
  assign io_adder_7b_res_for_nxt_cycle_s1_qds_o_0 =
    (_u_r4_qds_s2_0_io_quo_dig_o[4]
       ? _adder_8b_for_nxt_cycle_s1_qds_spec_f64_0_4_T_2[7:1]
       : 7'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[3]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f64_0_3_T_2[7:1]
         : 7'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[2]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f64_0_0_T[7:1]
         : 7'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[1]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f64_0_1_T_2[7:1]
         : 7'h0)
    | (_u_r4_qds_s2_0_io_quo_dig_o[0]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f64_0_0_T_2[7:1]
         : 7'h0);
  assign io_adder_7b_res_for_nxt_cycle_s1_qds_o_1 =
    (_u_r4_qds_s2_1_io_quo_dig_o[4]
       ? _adder_8b_for_nxt_cycle_s1_qds_spec_f32_1_4_T_2[7:1]
       : 7'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[3]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f32_1_3_T_2[7:1]
         : 7'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[2]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f32_1_0_T[7:1]
         : 7'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[1]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f32_1_1_T_2[7:1]
         : 7'h0)
    | (_u_r4_qds_s2_1_io_quo_dig_o[0]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f32_1_0_T_2[7:1]
         : 7'h0);
  assign io_adder_7b_res_for_nxt_cycle_s1_qds_o_2 =
    (_u_r4_qds_s2_2_io_quo_dig_o[4]
       ? _adder_8b_for_nxt_cycle_s1_qds_spec_f16_2_4_T_8[7:1]
       : 7'h0)
    | (_u_r4_qds_s2_2_io_quo_dig_o[3]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f16_2_3_T_8[7:1]
         : 7'h0)
    | (_u_r4_qds_s2_2_io_quo_dig_o[2]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f16_2_2_T_4[7:1]
         : 7'h0)
    | (_u_r4_qds_s2_2_io_quo_dig_o[1]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f16_2_1_T_8[7:1]
         : 7'h0)
    | (_u_r4_qds_s2_2_io_quo_dig_o[0]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f16_2_0_T_8[7:1]
         : 7'h0);
  assign io_adder_7b_res_for_nxt_cycle_s1_qds_o_3 =
    (_u_r4_qds_s2_3_io_quo_dig_o[4]
       ? _adder_8b_for_nxt_cycle_s1_qds_spec_f16_3_4_T_8[7:1]
       : 7'h0)
    | (_u_r4_qds_s2_3_io_quo_dig_o[3]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f16_3_3_T_8[7:1]
         : 7'h0)
    | (_u_r4_qds_s2_3_io_quo_dig_o[2]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f16_3_2_T_4[7:1]
         : 7'h0)
    | (_u_r4_qds_s2_3_io_quo_dig_o[1]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f16_3_1_T_8[7:1]
         : 7'h0)
    | (_u_r4_qds_s2_3_io_quo_dig_o[0]
         ? _adder_8b_for_nxt_cycle_s1_qds_spec_f16_3_0_T_8[7:1]
         : 7'h0);
endmodule

