#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 30 16:52:23 2025
# Process ID: 3336
# Current directory: E:/fpga_class/vivado/logic_analyzer/logic_analyzer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3624 E:\fpga_class\vivado\logic_analyzer\logic_analyzer\logic_analyzer.xpr
# Log file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/vivado.log
# Journal file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1086.219 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Oct 30 16:53:06 2025] Launched synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Oct 30 16:54:12 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/fpga_top.v] -no_script -reset -force -quiet
remove_files  E:/fpga_class/vivado/logic_analyzer/logic_analyzer/fpga_top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/debounce.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/input_synchronizer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer_core.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/sample_buffer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/test_signal_gen.v] -no_script -reset -force -quiet
remove_files  {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/debounce.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/input_synchronizer.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer_core.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/sample_buffer.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/test_signal_gen.v}
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_fpga_top_config.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_debounce.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_input_synchronizer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_logic_analyzer_core.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_sample_buffer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_test_signal_gen.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_fpga_top_config.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_debounce.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_input_synchronizer.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_logic_analyzer_core.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_sample_buffer.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/tb_test_signal_gen.v}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/debounce.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer_core.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/debounce.v E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer_core.v}
add_files -norecurse {E:/fpga_class/vivado/logic_analyzer/src/uart_tx.v E:/fpga_class/vivado/logic_analyzer/src/logic_analyzer_core.v E:/fpga_class/vivado/logic_analyzer/src/fpga_top.v E:/fpga_class/vivado/logic_analyzer/src/test_signal_gen.v E:/fpga_class/vivado/logic_analyzer/src/debounce.v E:/fpga_class/vivado/logic_analyzer/src/input_synchronizer.v E:/fpga_class/vivado/logic_analyzer/src/sample_buffer.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {E:/fpga_class/vivado/logic_analyzer/src/tb_uart_tx.v E:/fpga_class/vivado/logic_analyzer/src/tb_logic_analyzer_core.v E:/fpga_class/vivado/logic_analyzer/src/tb_debounce.v E:/fpga_class/vivado/logic_analyzer/src/tb_input_synchronizer.v E:/fpga_class/vivado/logic_analyzer/src/tb_uart_bram_streamer.v E:/fpga_class/vivado/logic_analyzer/src/tb_fpga_top_config.v E:/fpga_class/vivado/logic_analyzer/src/tb_test_signal_gen.v E:/fpga_class/vivado/logic_analyzer/src/tb_sample_buffer.v}
update_compile_order -fileset sim_1
add_files -norecurse E:/fpga_class/vivado/logic_analyzer/src/uart_bram_streamer.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Oct 30 17:07:22 2025] Launched synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Oct 30 17:08:13 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.xdc
add_files -fileset constrs_1 -norecurse E:/fpga_class/vivado/logic_analyzer/src/logic_analyzer.xdc
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Oct 30 17:16:53 2025] Launched synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Thu Oct 30 17:26:46 2025] Launched synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1/runme.log
[Thu Oct 30 17:26:46 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1448.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 2157.121 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 2157.121 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2157.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 122 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 116 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2297.594 ; gain = 1142.883
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct 30 17:29:45 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2345.078 ; gain = 15.531
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3895.594 ; gain = 1550.516
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct 30 17:30:40 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct 30 17:33:50 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
close_hw_manager
close_design
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_DATA_DEPTH {2048}] [get_ips ila]
generate_target all [get_files  E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/ip/ila/ila.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.gen/sources_1/ip/ila/ila_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila'...
catch { config_ip_cache -export [get_ips -all ila] }
export_ip_user_files -of_objects [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/ip/ila/ila.xci] -no_script -sync -force -quiet
reset_run ila_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/ila_synth_1

launch_runs ila_synth_1 -jobs 8
[Thu Oct 30 18:52:30 2025] Launched ila_synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/ila_synth_1/runme.log
export_simulation -of_objects [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/ip/ila/ila.xci] -directory E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.ip_user_files/sim_scripts -ip_user_files_dir E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.ip_user_files -ipstatic_source_dir E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ModelSim/modelsim_ase/win32aloem} {questa=E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.cache/compile_simlib/questa} {riviera=E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.cache/compile_simlib/riviera} {activehdl=E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Oct 30 18:53:01 2025] Launched ila_synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/ila_synth_1/runme.log
[Thu Oct 30 18:53:01 2025] Launched synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Oct 30 18:53:56 2025] Launched synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3951.840 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Thu Oct 30 18:54:41 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 3951.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 4002.027 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 4002.027 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4002.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 122 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 116 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct 30 18:56:29 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
close_design
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 30 19:02:44 2025...
