#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Wed Feb 15 20:05:07 2017
# Process ID: 26292
# Current directory: /Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/impl_1
# Command line: vivado -log Top_Acq_Track.vdi -applog -messageDb vivado.pb -mode batch -source Top_Acq_Track.tcl -notrace
# Log file: /Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/impl_1/Top_Acq_Track.vdi
# Journal file: /Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Top_Acq_Track.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLOCK_NETWORK'
INFO: [Project 1-454] Reading design checkpoint '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'Acq_MOD/ILA_Acq'
INFO: [Project 1-454] Reading design checkpoint '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/blk_mem_I/blk_mem_I.dcp' for cell 'MEM/MEM_I1'
INFO: [Project 1-454] Reading design checkpoint '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/blk_mem_I1/blk_mem_I1.dcp' for cell 'MEM/MEM_I3'
INFO: [Project 1-454] Reading design checkpoint '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/blk_mem_Q/blk_mem_Q.dcp' for cell 'MEM/MEM_Q1'
INFO: [Project 1-454] Reading design checkpoint '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/blk_mem_Q1/blk_mem_Q1.dcp' for cell 'MEM/MEM_Q3'
INFO: [Project 1-454] Reading design checkpoint '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/ila_2/ila_2.dcp' for cell 'u0/ILA_TRACK'
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xcvu095-ffva2104-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK_NETWORK/inst'
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK_NETWORK/inst'
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK_NETWORK/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:30 ; elapsed = 00:01:04 . Memory (MB): peak = 2436.777 ; gain = 525.320 ; free physical = 6495 ; free virtual = 40299
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK_NETWORK/inst'
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/ila_2/ila_v6_1/constraints/ila.xdc] for cell 'u0/ILA_TRACK/inst'
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/ila_2/ila_v6_1/constraints/ila.xdc] for cell 'u0/ILA_TRACK/inst'
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'Acq_MOD/ILA_Acq/inst'
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/ila_1/ila_v6_1/constraints/ila.xdc] for cell 'Acq_MOD/ILA_Acq/inst'
Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/constrs_1/imports/new/constr.xdc]
Finished Parsing XDC File [/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/blk_mem_I/blk_mem_I.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/blk_mem_I/blk_mem_I.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/blk_mem_I1/blk_mem_I1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/blk_mem_Q/blk_mem_Q.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/blk_mem_Q/blk_mem_Q.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/blk_mem_Q1/blk_mem_Q1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/ila_2/ila_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.srcs/sources_1/ip/ila_1/ila_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 114 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 112 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

link_design: Time (s): cpu = 00:02:09 ; elapsed = 00:03:04 . Memory (MB): peak = 2442.613 ; gain = 1477.398 ; free physical = 6720 ; free virtual = 40272
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -107 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2458.621 ; gain = 8.004 ; free physical = 6652 ; free virtual = 40206
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
INFO: [Mig 66-107] No memory instances. Ignoring

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Scratch/Softwares/Vivado/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "ba2055769491a515".
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 2523.879 ; gain = 7.996 ; free physical = 6040 ; free virtual = 39629
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2524.879 ; gain = 1.000 ; free physical = 6038 ; free virtual = 39628
Phase 1 Generate And Synthesize Debug Cores | Checksum: b7c0afe3

Time (s): cpu = 00:01:01 ; elapsed = 00:02:16 . Memory (MB): peak = 2524.879 ; gain = 66.258 ; free physical = 6038 ; free virtual = 39628
Implement Debug Cores | Checksum: bba0ea58

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 78 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1f25473a9

Time (s): cpu = 00:02:04 ; elapsed = 00:05:17 . Memory (MB): peak = 2529.879 ; gain = 71.258 ; free physical = 5567 ; free virtual = 39163

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 240 inverter(s) to 8734 load pin(s).
INFO: [Opt 31-10] Eliminated 1636 cells.
Phase 3 Constant Propagation | Checksum: 60656f17

Time (s): cpu = 00:02:51 ; elapsed = 00:07:26 . Memory (MB): peak = 2529.879 ; gain = 71.258 ; free physical = 6278 ; free virtual = 39872

Phase 4 Sweep
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[1].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[2].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[3].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[4].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[5].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[6].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[7].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[8].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[1].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[2].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[3].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[4].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[5].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[6].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[7].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dina[8].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[1].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[2].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[3].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[4].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[5].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[6].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[7].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[8].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dina[1].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dina[2].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dina[3].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dina[4].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dina[5].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dina[6].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dina[7].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dina[8].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[1].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[2].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[3].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[4].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[5].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[6].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[7].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[8].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/dina[0].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/dina[1].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/dina[2].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/dina[3].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/dina[4].
WARNING: [Opt 31-6] Deleting driverless net: MEM/MEM_I1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/dina[5].
INFO: [Common 17-14] Message 'Opt 31-6' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-12] Eliminated 62579 unconnected nets.
INFO: [Opt 31-11] Eliminated 11966 unconnected cells.
Phase 4 Sweep | Checksum: 162b4fdd0

Time (s): cpu = 00:03:26 ; elapsed = 00:08:43 . Memory (MB): peak = 2529.879 ; gain = 71.258 ; free physical = 6897 ; free virtual = 40492

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2529.879 ; gain = 0.000 ; free physical = 6897 ; free virtual = 40492
Ending Logic Optimization Task | Checksum: 162b4fdd0

Time (s): cpu = 00:03:29 ; elapsed = 00:08:46 . Memory (MB): peak = 2529.879 ; gain = 71.258 ; free physical = 6897 ; free virtual = 40492

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 70 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 140
Ending PowerOpt Patch Enables Task | Checksum: 162b4fdd0

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2902.840 ; gain = 0.000 ; free physical = 6550 ; free virtual = 40154
Ending Power Optimization Task | Checksum: 162b4fdd0

Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 2902.840 ; gain = 372.961 ; free physical = 6549 ; free virtual = 40154
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:05:14 ; elapsed = 00:11:05 . Memory (MB): peak = 2902.840 ; gain = 460.227 ; free physical = 6549 ; free virtual = 40154
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2902.840 ; gain = 0.000 ; free physical = 6289 ; free virtual = 40148
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2902.840 ; gain = 0.000 ; free physical = 6501 ; free virtual = 40150
INFO: [Coretcl 2-168] The results of DRC are in file /Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/impl_1/Top_Acq_Track_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2902.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 40148
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -107 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2902.840 ; gain = 0.000 ; free physical = 6501 ; free virtual = 40148
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2902.840 ; gain = 0.000 ; free physical = 6500 ; free virtual = 40147

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 6a4febd1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2902.840 ; gain = 0.000 ; free physical = 6484 ; free virtual = 40132
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 6a4febd1

Time (s): cpu = 00:01:17 ; elapsed = 00:03:23 . Memory (MB): peak = 2922.578 ; gain = 19.738 ; free physical = 6639 ; free virtual = 40418

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 6a4febd1

Time (s): cpu = 00:01:18 ; elapsed = 00:03:25 . Memory (MB): peak = 2922.578 ; gain = 19.738 ; free physical = 6638 ; free virtual = 40416

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 44036c7a

Time (s): cpu = 00:01:18 ; elapsed = 00:03:25 . Memory (MB): peak = 2922.578 ; gain = 19.738 ; free physical = 6638 ; free virtual = 40416
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1172b55f4

Time (s): cpu = 00:01:18 ; elapsed = 00:03:25 . Memory (MB): peak = 2922.578 ; gain = 19.738 ; free physical = 6638 ; free virtual = 40416

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 150861aa5

Time (s): cpu = 00:01:29 ; elapsed = 00:03:47 . Memory (MB): peak = 3477.867 ; gain = 575.027 ; free physical = 6031 ; free virtual = 39828
Phase 1.2.1 Place Init Design | Checksum: 16ada4d2e

Time (s): cpu = 00:03:00 ; elapsed = 00:06:17 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5712 ; free virtual = 39544
Phase 1.2 Build Placer Netlist Model | Checksum: 16ada4d2e

Time (s): cpu = 00:03:00 ; elapsed = 00:06:17 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5712 ; free virtual = 39544

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 16ada4d2e

Time (s): cpu = 00:03:00 ; elapsed = 00:06:19 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5712 ; free virtual = 39545
Phase 1 Placer Initialization | Checksum: 16ada4d2e

Time (s): cpu = 00:03:01 ; elapsed = 00:06:19 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5702 ; free virtual = 39536

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b2425dd4

Time (s): cpu = 00:08:54 ; elapsed = 00:15:54 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5597 ; free virtual = 39514

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b2425dd4

Time (s): cpu = 00:08:57 ; elapsed = 00:15:57 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5596 ; free virtual = 39514

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2632d0e36

Time (s): cpu = 00:10:23 ; elapsed = 00:17:29 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5592 ; free virtual = 39510

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 266447257

Time (s): cpu = 00:10:27 ; elapsed = 00:17:33 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5598 ; free virtual = 39517

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 266447257

Time (s): cpu = 00:10:28 ; elapsed = 00:17:34 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5597 ; free virtual = 39516

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 1a8b28204

Time (s): cpu = 00:10:41 ; elapsed = 00:17:48 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5595 ; free virtual = 39513

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 1a8b28204

Time (s): cpu = 00:10:42 ; elapsed = 00:17:49 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5594 ; free virtual = 39513

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1e82687e6

Time (s): cpu = 00:10:46 ; elapsed = 00:17:53 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5593 ; free virtual = 39512

Phase 3.8 Small Shape Detail Placement
Phase 3.8 Small Shape Detail Placement | Checksum: 1c6bd743e

Time (s): cpu = 00:11:38 ; elapsed = 00:18:48 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5596 ; free virtual = 39517

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 1b0484b07

Time (s): cpu = 00:11:49 ; elapsed = 00:19:00 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5589 ; free virtual = 39510

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 1b0484b07

Time (s): cpu = 00:11:51 ; elapsed = 00:19:02 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5589 ; free virtual = 39509

Phase 3.11 Fast Optimization
Phase 3.11 Fast Optimization | Checksum: 22e24d870

Time (s): cpu = 00:12:38 ; elapsed = 00:19:53 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5634 ; free virtual = 39555
Phase 3 Detail Placement | Checksum: 22e24d870

Time (s): cpu = 00:12:39 ; elapsed = 00:19:54 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5634 ; free virtual = 39555

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 24ed3349b

Time (s): cpu = 00:14:42 ; elapsed = 00:22:06 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5632 ; free virtual = 39555

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.449. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1a0b09596

Time (s): cpu = 00:15:41 ; elapsed = 00:23:08 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5632 ; free virtual = 39555
Phase 4.1 Post Commit Optimization | Checksum: 1a0b09596

Time (s): cpu = 00:15:43 ; elapsed = 00:23:10 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5631 ; free virtual = 39554

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1a0b09596

Time (s): cpu = 00:15:44 ; elapsed = 00:23:11 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5629 ; free virtual = 39553

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1a0b09596

Time (s): cpu = 00:15:47 ; elapsed = 00:23:15 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5632 ; free virtual = 39556

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 275c83b81

Time (s): cpu = 00:15:51 ; elapsed = 00:23:19 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5630 ; free virtual = 39554

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 29ad54483

Time (s): cpu = 00:15:53 ; elapsed = 00:23:21 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5630 ; free virtual = 39554
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29ad54483

Time (s): cpu = 00:15:54 ; elapsed = 00:23:22 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5628 ; free virtual = 39552
Ending Placer Task | Checksum: 20b8a6e02

Time (s): cpu = 00:15:54 ; elapsed = 00:23:22 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5627 ; free virtual = 39551
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:16:10 ; elapsed = 00:23:40 . Memory (MB): peak = 3634.969 ; gain = 732.129 ; free physical = 5627 ; free virtual = 39551
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3634.969 ; gain = 0.000 ; free physical = 5252 ; free virtual = 39545
write_checkpoint: Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 3634.973 ; gain = 0.004 ; free physical = 5584 ; free virtual = 39552
report_io: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:01 . Memory (MB): peak = 3634.973 ; gain = 0.000 ; free physical = 5584 ; free virtual = 39552
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3634.973 ; gain = 0.000 ; free physical = 5582 ; free virtual = 39551
report_control_sets: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3634.973 ; gain = 0.000 ; free physical = 5582 ; free virtual = 39551
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -107 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: b3a3ef0f ConstDB: 0 ShapeSum: 82ced908 RouteDB: d517a5eb

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a0416b61

Time (s): cpu = 00:02:03 ; elapsed = 00:02:13 . Memory (MB): peak = 3819.023 ; gain = 184.051 ; free physical = 5315 ; free virtual = 39293

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1f1ae6646

Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 3819.027 ; gain = 184.055 ; free physical = 5311 ; free virtual = 39290

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1f1ae6646

Time (s): cpu = 00:02:09 ; elapsed = 00:02:19 . Memory (MB): peak = 3824.023 ; gain = 189.051 ; free physical = 5305 ; free virtual = 39285

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1f1ae6646

Time (s): cpu = 00:02:09 ; elapsed = 00:02:19 . Memory (MB): peak = 3824.023 ; gain = 189.051 ; free physical = 5305 ; free virtual = 39285

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 232b73c7c

Time (s): cpu = 00:02:20 ; elapsed = 00:02:32 . Memory (MB): peak = 3966.891 ; gain = 331.918 ; free physical = 5219 ; free virtual = 39200

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 276c16a9c

Time (s): cpu = 00:06:46 ; elapsed = 00:07:13 . Memory (MB): peak = 4054.891 ; gain = 419.918 ; free physical = 5116 ; free virtual = 39100
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.686  | TNS=0.000  | WHS=-0.255 | THS=-7.425 |

Phase 2 Router Initialization | Checksum: 2f2808d86

Time (s): cpu = 00:07:46 ; elapsed = 00:08:17 . Memory (MB): peak = 4054.891 ; gain = 419.918 ; free physical = 5113 ; free virtual = 39098

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c8526fb3

Time (s): cpu = 00:10:33 ; elapsed = 00:11:16 . Memory (MB): peak = 4054.891 ; gain = 419.918 ; free physical = 5077 ; free virtual = 39063

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEL_L_X2Y442 CLEL_R_X2Y442 CLEL_L_X26Y314 CLEL_R_X26Y314 CLEL_L_X2Y443 CLEL_R_X2Y443 CLEL_L_X9Y330 CLEL_R_X9Y330 CLEL_L_X40Y282 CLEL_R_X40Y282 
 Number of Nodes with overlaps = 45621
 Number of Nodes with overlaps = 2895
 Number of Nodes with overlaps = 447
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEL_L_X17Y407 CLEL_R_X17Y407 
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1dcf8880a

Time (s): cpu = 00:17:05 ; elapsed = 00:18:14 . Memory (MB): peak = 4054.891 ; gain = 419.918 ; free physical = 5061 ; free virtual = 39051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.572 | TNS=-70.537| WHS=0.004  | THS=0.000  |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1c14ec2af

Time (s): cpu = 00:17:31 ; elapsed = 00:18:43 . Memory (MB): peak = 4054.891 ; gain = 419.918 ; free physical = 5061 ; free virtual = 39052

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1e43cef09

Time (s): cpu = 00:17:43 ; elapsed = 00:18:55 . Memory (MB): peak = 4106.891 ; gain = 471.918 ; free physical = 4961 ; free virtual = 38952
Phase 4.1.2 GlobIterForTiming | Checksum: 1c0bbfd98

Time (s): cpu = 00:17:46 ; elapsed = 00:18:59 . Memory (MB): peak = 4106.891 ; gain = 471.918 ; free physical = 4960 ; free virtual = 38951
Phase 4.1 Global Iteration 0 | Checksum: 1c0bbfd98

Time (s): cpu = 00:17:47 ; elapsed = 00:18:59 . Memory (MB): peak = 4106.891 ; gain = 471.918 ; free physical = 4960 ; free virtual = 38951

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 16297facd

Time (s): cpu = 00:18:13 ; elapsed = 00:19:27 . Memory (MB): peak = 4106.891 ; gain = 471.918 ; free physical = 4938 ; free virtual = 38929
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.287 | TNS=-45.472| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 229a9e173

Time (s): cpu = 00:18:22 ; elapsed = 00:19:37 . Memory (MB): peak = 4106.891 ; gain = 471.918 ; free physical = 4934 ; free virtual = 38924

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 2823ab968

Time (s): cpu = 00:18:34 ; elapsed = 00:19:49 . Memory (MB): peak = 4114.953 ; gain = 479.980 ; free physical = 4937 ; free virtual = 38928
Phase 4.2.2 GlobIterForTiming | Checksum: 18161bdd9

Time (s): cpu = 00:18:39 ; elapsed = 00:19:54 . Memory (MB): peak = 4114.953 ; gain = 479.980 ; free physical = 4936 ; free virtual = 38927
Phase 4.2 Global Iteration 1 | Checksum: 18161bdd9

Time (s): cpu = 00:18:39 ; elapsed = 00:19:55 . Memory (MB): peak = 4114.953 ; gain = 479.980 ; free physical = 4936 ; free virtual = 38927

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 370
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 137356063

Time (s): cpu = 00:19:18 ; elapsed = 00:20:36 . Memory (MB): peak = 4114.953 ; gain = 479.980 ; free physical = 4923 ; free virtual = 38915
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.120 | TNS=-6.651 | WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 1dbf9a139

Time (s): cpu = 00:19:28 ; elapsed = 00:20:47 . Memory (MB): peak = 4114.953 ; gain = 479.980 ; free physical = 4918 ; free virtual = 38910

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 235de4e1a

Time (s): cpu = 00:19:40 ; elapsed = 00:20:59 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4933 ; free virtual = 38925
Phase 4.3.2 GlobIterForTiming | Checksum: 24edf7306

Time (s): cpu = 00:19:49 ; elapsed = 00:21:10 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4927 ; free virtual = 38919
Phase 4.3 Global Iteration 2 | Checksum: 24edf7306

Time (s): cpu = 00:19:50 ; elapsed = 00:21:10 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4926 ; free virtual = 38918

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 683
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 133145f9d

Time (s): cpu = 00:21:09 ; elapsed = 00:22:35 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4924 ; free virtual = 38917
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.121 | TNS=-0.697 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 24b2bfe23

Time (s): cpu = 00:21:10 ; elapsed = 00:22:36 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4922 ; free virtual = 38916
Phase 4 Rip-up And Reroute | Checksum: 24b2bfe23

Time (s): cpu = 00:21:10 ; elapsed = 00:22:36 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4922 ; free virtual = 38916

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23b5517a0

Time (s): cpu = 00:22:03 ; elapsed = 00:23:32 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4919 ; free virtual = 38913
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.120 | TNS=-6.651 | WHS=0.004  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2a36736a5

Time (s): cpu = 00:22:14 ; elapsed = 00:23:44 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4918 ; free virtual = 38911

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2a36736a5

Time (s): cpu = 00:22:15 ; elapsed = 00:23:44 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4916 ; free virtual = 38910
Phase 5 Delay and Skew Optimization | Checksum: 2a36736a5

Time (s): cpu = 00:22:15 ; elapsed = 00:23:45 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4916 ; free virtual = 38910

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2066eda9b

Time (s): cpu = 00:23:07 ; elapsed = 00:24:39 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4914 ; free virtual = 38908
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.060 | TNS=-0.389 | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21a8cbdd9

Time (s): cpu = 00:23:08 ; elapsed = 00:24:41 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4914 ; free virtual = 38908
Phase 6 Post Hold Fix | Checksum: 224aee85d

Time (s): cpu = 00:23:08 ; elapsed = 00:24:41 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4913 ; free virtual = 38908

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.46983 %
  Global Horizontal Routing Utilization  = 4.75776 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 78.8136%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.9958%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.0769%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.1923%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1

Phase 7 Route finalize | Checksum: 225eed6f7

Time (s): cpu = 00:23:22 ; elapsed = 00:24:55 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4895 ; free virtual = 38889

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 225eed6f7

Time (s): cpu = 00:23:23 ; elapsed = 00:24:56 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4894 ; free virtual = 38888

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 225eed6f7

Time (s): cpu = 00:23:41 ; elapsed = 00:25:15 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4889 ; free virtual = 38883

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1acaf625a

Time (s): cpu = 00:24:33 ; elapsed = 00:26:10 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4894 ; free virtual = 38889
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.060 | TNS=-0.389 | WHS=0.004  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1acaf625a

Time (s): cpu = 00:24:34 ; elapsed = 00:26:11 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4894 ; free virtual = 38889
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:24:34 ; elapsed = 00:26:12 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4894 ; free virtual = 38889

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:24:54 ; elapsed = 00:26:32 . Memory (MB): peak = 4126.070 ; gain = 491.098 ; free physical = 4894 ; free virtual = 38889
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4126.070 ; gain = 0.000 ; free physical = 4463 ; free virtual = 38881
write_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 4126.074 ; gain = 0.004 ; free physical = 4831 ; free virtual = 38887
INFO: [Coretcl 2-168] The results of DRC are in file /Scratch/vish/Zaid/gps/GPS_Ver/Acq_Track_AC701/Acq_Track_AC701.runs/impl_1/Top_Acq_Track_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 4217.453 ; gain = 91.379 ; free physical = 4734 ; free virtual = 38791
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 4217.453 ; gain = 0.000 ; free physical = 4719 ; free virtual = 38778
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
report_power: Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 4286.453 ; gain = 69.000 ; free physical = 4661 ; free virtual = 38729
report_clock_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4286.453 ; gain = 0.000 ; free physical = 4650 ; free virtual = 38719
INFO: [Common 17-206] Exiting Vivado at Wed Feb 15 21:17:05 2017...
