#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr  3 17:42:49 2019
# Process ID: 14966
# Current directory: /home/sky/Documents/MATLAB/Hamming/codegen/Hamming_decoding/hdlsrc/vivado_prj
# Command line: vivado -mode batch -source Hamming_decoding_fixpt_Xilinx_Vivado_run.tcl
# Log file: /home/sky/Documents/MATLAB/Hamming/codegen/Hamming_decoding/hdlsrc/vivado_prj/vivado.log
# Journal file: /home/sky/Documents/MATLAB/Hamming/codegen/Hamming_decoding/hdlsrc/vivado_prj/vivado.jou
#-----------------------------------------------------------
source Hamming_decoding_fixpt_Xilinx_Vivado_run.tcl
# set myTool "Xilinx Vivado 2017.4"
# set myProject "Hamming_decoding_fixpt_vivado"
# set myProjectFile "Hamming_decoding_fixpt_vivado.xpr"
# set myTopLevelEntity "Hamming_decoding_fixpt"
# set Family "Artix7"
# set Device "xc7a200tl"
# set Package "fbg676"
# set Speed "-2L"
# set MapTimePathNumber "3"
# set MapTimeAdvAnalysis "True"
# set PARTimePathNumber "3"
# set PARTimeAdvAnalysis "True"
# puts "### Open existing $myTool project \/home\/sky\/Documents\/MATLAB\/Hamming\/codegen\/Hamming_decoding\/hdlsrc\/vivado_prj\/Hamming_decoding_fixpt_vivado.xpr"
### Open existing Xilinx Vivado 2017.4 project /home/sky/Documents/MATLAB/Hamming/codegen/Hamming_decoding/hdlsrc/vivado_prj/Hamming_decoding_fixpt_vivado.xpr
# open_project ${myProject}
Scanning sources...
Finished scanning sources
# puts "### Running Implementation in $myTool ..."
### Running Implementation in Xilinx Vivado 2017.4 ...
# if { [llength [get_runs impl_1] ] > 0 } { reset_run impl_1}
# launch_runs impl_1 -force
[Wed Apr  3 17:42:57 2019] Launched impl_1...
Run output will be captured here: /home/sky/Documents/MATLAB/Hamming/codegen/Hamming_decoding/hdlsrc/vivado_prj/Hamming_decoding_fixpt_vivado.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Apr  3 17:42:57 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log Hamming_decoding_fixpt.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Hamming_decoding_fixpt.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Hamming_decoding_fixpt.tcl -notrace
Command: link_design -top Hamming_decoding_fixpt -part xc7a200tlfbg676-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tlfbg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1409.945 ; gain = 278.324 ; free physical = 8907 ; free virtual = 11885
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200tl'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1499.977 ; gain = 90.031 ; free physical = 8897 ; free virtual = 11876
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10f39a3cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1818.812 ; gain = 0.000 ; free physical = 8645 ; free virtual = 11629
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10f39a3cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1818.812 ; gain = 0.000 ; free physical = 8645 ; free virtual = 11629
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10f39a3cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1818.812 ; gain = 0.000 ; free physical = 8645 ; free virtual = 11629
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10f39a3cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1818.812 ; gain = 0.000 ; free physical = 8645 ; free virtual = 11629
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10f39a3cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1818.812 ; gain = 0.000 ; free physical = 8645 ; free virtual = 11629
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1818.812 ; gain = 0.000 ; free physical = 8645 ; free virtual = 11629
Ending Logic Optimization Task | Checksum: 10f39a3cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1818.812 ; gain = 0.000 ; free physical = 8645 ; free virtual = 11629

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10f39a3cc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1818.812 ; gain = 0.000 ; free physical = 8645 ; free virtual = 11629
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1818.812 ; gain = 408.867 ; free physical = 8645 ; free virtual = 11629
INFO: [Common 17-1381] The checkpoint '/home/sky/Documents/MATLAB/Hamming/codegen/Hamming_decoding/hdlsrc/vivado_prj/Hamming_decoding_fixpt_vivado.runs/impl_1/Hamming_decoding_fixpt_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Hamming_decoding_fixpt_drc_opted.rpt -pb Hamming_decoding_fixpt_drc_opted.pb -rpx Hamming_decoding_fixpt_drc_opted.rpx
Command: report_drc -file Hamming_decoding_fixpt_drc_opted.rpt -pb Hamming_decoding_fixpt_drc_opted.pb -rpx Hamming_decoding_fixpt_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sky/Documents/MATLAB/Hamming/codegen/Hamming_decoding/hdlsrc/vivado_prj/Hamming_decoding_fixpt_vivado.runs/impl_1/Hamming_decoding_fixpt_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200tl'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1882.844 ; gain = 0.000 ; free physical = 8625 ; free virtual = 11609
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a2f55c31

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1882.844 ; gain = 0.000 ; free physical = 8625 ; free virtual = 11609
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1882.844 ; gain = 0.000 ; free physical = 8625 ; free virtual = 11609

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1620500c3

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1906.855 ; gain = 24.012 ; free physical = 8618 ; free virtual = 11602

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1635d605f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1906.855 ; gain = 24.012 ; free physical = 8618 ; free virtual = 11602

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1635d605f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1906.855 ; gain = 24.012 ; free physical = 8618 ; free virtual = 11602
Phase 1 Placer Initialization | Checksum: 1635d605f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1906.855 ; gain = 24.012 ; free physical = 8618 ; free virtual = 11602

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 221a7d050

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2010.898 ; gain = 128.055 ; free physical = 8581 ; free virtual = 11565

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 221a7d050

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2010.898 ; gain = 128.055 ; free physical = 8582 ; free virtual = 11565

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 239807a24

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2010.898 ; gain = 128.055 ; free physical = 8581 ; free virtual = 11565

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 234a9e96d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2010.898 ; gain = 128.055 ; free physical = 8581 ; free virtual = 11565

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 234a9e96d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2010.898 ; gain = 128.055 ; free physical = 8581 ; free virtual = 11565

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23cef30d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2010.898 ; gain = 128.055 ; free physical = 8573 ; free virtual = 11557

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 23cef30d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2010.898 ; gain = 128.055 ; free physical = 8573 ; free virtual = 11557

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23cef30d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2010.898 ; gain = 128.055 ; free physical = 8573 ; free virtual = 11557
Phase 3 Detail Placement | Checksum: 23cef30d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2010.898 ; gain = 128.055 ; free physical = 8573 ; free virtual = 11557

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 23cef30d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2010.898 ; gain = 128.055 ; free physical = 8573 ; free virtual = 11557

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23cef30d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2010.898 ; gain = 128.055 ; free physical = 8578 ; free virtual = 11562

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23cef30d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2010.898 ; gain = 128.055 ; free physical = 8578 ; free virtual = 11562

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 23cef30d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2010.898 ; gain = 128.055 ; free physical = 8578 ; free virtual = 11562
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23cef30d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2010.898 ; gain = 128.055 ; free physical = 8578 ; free virtual = 11562
Ending Placer Task | Checksum: 14d57dd6a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2010.898 ; gain = 128.055 ; free physical = 8616 ; free virtual = 11599
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2010.898 ; gain = 0.000 ; free physical = 8617 ; free virtual = 11602
INFO: [Common 17-1381] The checkpoint '/home/sky/Documents/MATLAB/Hamming/codegen/Hamming_decoding/hdlsrc/vivado_prj/Hamming_decoding_fixpt_vivado.runs/impl_1/Hamming_decoding_fixpt_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Hamming_decoding_fixpt_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2010.898 ; gain = 0.000 ; free physical = 8600 ; free virtual = 11584
INFO: [runtcl-4] Executing : report_utilization -file Hamming_decoding_fixpt_utilization_placed.rpt -pb Hamming_decoding_fixpt_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2010.898 ; gain = 0.000 ; free physical = 8614 ; free virtual = 11598
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Hamming_decoding_fixpt_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2010.898 ; gain = 0.000 ; free physical = 8615 ; free virtual = 11599
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200tl'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: aa628139 ConstDB: 0 ShapeSum: a2f55c31 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1996458a3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 2151.270 ; gain = 140.371 ; free physical = 8378 ; free virtual = 11363
Post Restoration Checksum: NetGraph: be516787 NumContArr: db12f11c Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1996458a3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 2163.258 ; gain = 152.359 ; free physical = 8340 ; free virtual = 11324

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1996458a3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 2163.258 ; gain = 152.359 ; free physical = 8340 ; free virtual = 11324
Phase 2 Router Initialization | Checksum: 1996458a3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2178.773 ; gain = 167.875 ; free physical = 8337 ; free virtual = 11322

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 153239da0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2178.773 ; gain = 167.875 ; free physical = 8332 ; free virtual = 11316

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 5721ddc5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2178.773 ; gain = 167.875 ; free physical = 8332 ; free virtual = 11316
Phase 4 Rip-up And Reroute | Checksum: 5721ddc5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2178.773 ; gain = 167.875 ; free physical = 8332 ; free virtual = 11316

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 5721ddc5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2178.773 ; gain = 167.875 ; free physical = 8332 ; free virtual = 11316

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 5721ddc5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2178.773 ; gain = 167.875 ; free physical = 8332 ; free virtual = 11316
Phase 6 Post Hold Fix | Checksum: 5721ddc5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2178.773 ; gain = 167.875 ; free physical = 8332 ; free virtual = 11316

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00439316 %
  Global Horizontal Routing Utilization  = 0.0021811 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 33.3333%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 2.7027%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.
Phase 7 Route finalize | Checksum: 5721ddc5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2178.773 ; gain = 167.875 ; free physical = 8332 ; free virtual = 11316

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 5721ddc5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2179.773 ; gain = 168.875 ; free physical = 8330 ; free virtual = 11315

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3a93027e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2179.773 ; gain = 168.875 ; free physical = 8330 ; free virtual = 11315
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2179.773 ; gain = 168.875 ; free physical = 8378 ; free virtual = 11362

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2179.773 ; gain = 168.875 ; free physical = 8378 ; free virtual = 11362
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2179.773 ; gain = 0.000 ; free physical = 8379 ; free virtual = 11364
INFO: [Common 17-1381] The checkpoint '/home/sky/Documents/MATLAB/Hamming/codegen/Hamming_decoding/hdlsrc/vivado_prj/Hamming_decoding_fixpt_vivado.runs/impl_1/Hamming_decoding_fixpt_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Hamming_decoding_fixpt_drc_routed.rpt -pb Hamming_decoding_fixpt_drc_routed.pb -rpx Hamming_decoding_fixpt_drc_routed.rpx
Command: report_drc -file Hamming_decoding_fixpt_drc_routed.rpt -pb Hamming_decoding_fixpt_drc_routed.pb -rpx Hamming_decoding_fixpt_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sky/Documents/MATLAB/Hamming/codegen/Hamming_decoding/hdlsrc/vivado_prj/Hamming_decoding_fixpt_vivado.runs/impl_1/Hamming_decoding_fixpt_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Hamming_decoding_fixpt_methodology_drc_routed.rpt -pb Hamming_decoding_fixpt_methodology_drc_routed.pb -rpx Hamming_decoding_fixpt_methodology_drc_routed.rpx
Command: report_methodology -file Hamming_decoding_fixpt_methodology_drc_routed.rpt -pb Hamming_decoding_fixpt_methodology_drc_routed.pb -rpx Hamming_decoding_fixpt_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sky/Documents/MATLAB/Hamming/codegen/Hamming_decoding/hdlsrc/vivado_prj/Hamming_decoding_fixpt_vivado.runs/impl_1/Hamming_decoding_fixpt_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Hamming_decoding_fixpt_power_routed.rpt -pb Hamming_decoding_fixpt_power_summary_routed.pb -rpx Hamming_decoding_fixpt_power_routed.rpx
Command: report_power -file Hamming_decoding_fixpt_power_routed.rpt -pb Hamming_decoding_fixpt_power_summary_routed.pb -rpx Hamming_decoding_fixpt_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Hamming_decoding_fixpt_route_status.rpt -pb Hamming_decoding_fixpt_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Hamming_decoding_fixpt_timing_summary_routed.rpt -rpx Hamming_decoding_fixpt_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Hamming_decoding_fixpt_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Hamming_decoding_fixpt_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 17:44:11 2019...
[Wed Apr  3 17:44:11 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:15 ; elapsed = 00:01:14 . Memory (MB): peak = 1144.996 ; gain = 0.000 ; free physical = 9340 ; free virtual = 12325
# puts "### Implementation Complete."
### Implementation Complete.
# puts "### Running PostPARTiming in $myTool ..."
### Running PostPARTiming in Xilinx Vivado 2017.4 ...
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tlfbg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1413.949 ; gain = 5.000 ; free physical = 9046 ; free virtual = 12032
Restored from archive | CPU: 0.080000 secs | Memory: 0.924438 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1413.949 ; gain = 5.000 ; free physical = 9046 ; free virtual = 12032
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1413.949 ; gain = 268.953 ; free physical = 9048 ; free virtual = 12033
# report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths $PARTimePathNumber -nworst $PARTimePathNumber -name timing_post_route -file timing_post_route.rpt
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.816 ; gain = 404.867 ; free physical = 8798 ; free virtual = 11783
# source -quiet "/usr/local/MATLAB/R2018b/toolbox/hdlcoder/hdlcommon/+downstreamtools/extractVivadoTiming.tcl"
# extracTimingReport ${myTopLevelEntity}_postroute.tvr
# puts "### PostPARTiming Complete."
### PostPARTiming Complete.
# puts "### Close $myTool project."
### Close Xilinx Vivado 2017.4 project.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 17:44:38 2019...
