Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 21 08:18:10 2023
| Host         : ZA-WASADIE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    77 |
|    Minimum number of control sets                        |    77 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   191 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    77 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    21 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     2 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             373 |          102 |
| No           | No                    | Yes                    |              78 |           23 |
| No           | Yes                   | No                     |             367 |           95 |
| Yes          | No                    | No                     |             466 |          115 |
| Yes          | No                    | Yes                    |              56 |           15 |
| Yes          | Yes                   | No                     |             365 |           75 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                Enable Signal                                                                                |                                                                          Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/clk_wiz_0/inst/clk_out2                          |                                                                                                                                                                             | system_i/ad5270_spi_core/U0/axi_gpio_out[15]_i_2_n_0                                                                                                               |                1 |              1 |         1.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                    |                1 |              2 |         2.00 |
| ~system_i/i2c_expander_0/U0/i2c_clk_BUFG                   |                                                                                                                                                                             | system_i/i2c_expander_0/U0/rstn_0                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                     |                1 |              4 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/spi_gpio_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                       | system_i/spi_gpio_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                1 |              4 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/spi_gpio_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                         | system_i/spi_gpio_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                   |                1 |              4 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                             | system_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                       |                1 |              4 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                           | system_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                     |                1 |              4 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/PS_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |         2.00 |
| ~system_i/i2c_expander_0/U0/i2c_clk_BUFG                   | system_i/i2c_expander_0/U0/i2c_shift_reg_counter[3]_i_1_n_0                                                                                                                 | system_i/i2c_expander_0/U0/rstn_0                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/spi_gpio_write/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                |                1 |              4 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/spi_gpio_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                 |                1 |              4 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/scc_config/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                    |                1 |              4 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/spi_gpio_write/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                      | system_i/spi_gpio_write/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                |                1 |              4 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/spi_gpio_write/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                        | system_i/spi_gpio_write/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                  |                1 |              4 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/scc_config/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                          | system_i/scc_config/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                1 |              4 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/scc_config/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                            | system_i/scc_config/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                      |                1 |              4 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  system_i/ad5270_spi_core/U0/spi_clock_BUFG                | system_i/ad5270_spi_core/U0/spi_write_tracker                                                                                                                               | system_i/ad5270_spi_core/U0/axi_gpio_out[15]_i_2_n_0                                                                                                               |                1 |              5 |         5.00 |
|  system_i/i2c_expander_0/U0/i2c_clk_BUFG                   | system_i/i2c_expander_0/U0/i2c_write_tracker                                                                                                                                | system_i/i2c_expander_0/U0/rstn_0                                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                    | system_i/PS_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  system_i/ad5270_spi_core/U0/spi_clock_BUFG                | system_i/ad5270_spi_core/U0/spi_read_tracker                                                                                                                                | system_i/ad5270_spi_core/U0/axi_gpio_out[15]_i_2_n_0                                                                                                               |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                          |                                                                                                                                                                             | system_i/i2c_expander_0/U0/rstn_0                                                                                                                                  |                3 |              7 |         2.33 |
| ~system_i/ad5270_spi_core/U0/spi_clock_BUFG                |                                                                                                                                                                             | system_i/ad5270_spi_core/U0/axi_gpio_out[15]_i_2_n_0                                                                                                               |                3 |              7 |         2.33 |
|  system_i/ad5270_spi_core/U0/spi_clock_BUFG                | system_i/ad5270_spi_core/U0/ctrl_reg0                                                                                                                                       | system_i/ad5270_spi_core/U0/sdo_reg[9]_i_1_n_0                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/ad5270_spi_core/U0/spi_clock_BUFG                | system_i/ad5270_spi_core/U0/ctrl_reg0                                                                                                                                       |                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                    |                9 |             12 |         1.33 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                    |                6 |             12 |         2.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                    |                3 |             12 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/PS_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             13 |         3.25 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                    |                4 |             13 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out2                          | system_i/PS_Subsystem/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                             | system_i/ad5270_spi_core/U0/spi_clk_counter0                                                                                                                       |                4 |             13 |         3.25 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                    |                3 |             14 |         4.67 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                    |                2 |             14 |         7.00 |
| ~system_i/ad5270_spi_core/U0/spi_clock_BUFG                |                                                                                                                                                                             |                                                                                                                                                                    |                5 |             16 |         3.20 |
| ~system_i/ad5270_spi_core/U0/spi_clock_BUFG                | system_i/ad5270_spi_core/U0/axi_gpio_out[15]_i_1_n_0                                                                                                                        | system_i/ad5270_spi_core/U0/axi_gpio_out[15]_i_2_n_0                                                                                                               |                5 |             16 |         3.20 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                                    |                3 |             16 |         5.33 |
|  system_i/i2c_expander_0/U0/i2c_clk_BUFG                   | system_i/i2c_expander_0/U0/i2c_data_reg[7]_i_1_n_0                                                                                                                          | system_i/i2c_expander_0/U0/rstn_0                                                                                                                                  |                4 |             20 |         5.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                                    |               11 |             21 |         1.91 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                                    |               10 |             24 |         2.40 |
|  system_i/clk_wiz_0/inst/clk_out1                          |                                                                                                                                                                             |                                                                                                                                                                    |                7 |             26 |         3.71 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | system_i/PS_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               11 |             27 |         2.45 |
|  system_i/i2c_expander_0/U0/i2c_clk_BUFG                   |                                                                                                                                                                             | system_i/i2c_expander_0/U0/rstn_0                                                                                                                                  |                7 |             29 |         4.14 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/spi_gpio_write/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                             |                5 |             32 |         6.40 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/spi_gpio_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                            |                9 |             32 |         3.56 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                     | system_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                     |                5 |             32 |         6.40 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                      | system_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                     |                6 |             32 |         5.33 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/spi_gpio_write/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                | system_i/spi_gpio_write/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                |                4 |             32 |         8.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/spi_gpio_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                 | system_i/spi_gpio_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                4 |             32 |         8.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/scc_config/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                    | system_i/scc_config/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                5 |             32 |         6.40 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/scc_config/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                     | system_i/scc_config/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                5 |             32 |         6.40 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/spi_gpio_write/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                 | system_i/spi_gpio_write/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                |                7 |             32 |         4.57 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/scc_config/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                 |                7 |             32 |         4.57 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/leds_gpio/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                  |                4 |             32 |         8.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/spi_gpio_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                  | system_i/spi_gpio_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                5 |             32 |         6.40 |
|  system_i/ad5270_spi_core/U0/spi_clock_BUFG                |                                                                                                                                                                             | system_i/ad5270_spi_core/U0/axi_gpio_out[15]_i_2_n_0                                                                                                               |                8 |             32 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                    |                9 |             34 |         3.78 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                    |                7 |             35 |         5.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/spi_gpio_write/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                |               14 |             47 |         3.36 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/scc_config/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |               14 |             47 |         3.36 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/spi_gpio_read/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |               13 |             47 |         3.62 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                    |                8 |             47 |         5.88 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                    |                7 |             47 |         6.71 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                     |               12 |             47 |         3.92 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                    |                8 |             52 |         6.50 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                    |               11 |             52 |         4.73 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                    |               13 |             52 |         4.00 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 | system_i/PS_Subsystem/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                    |               11 |             52 |         4.73 |
|  system_i/PS_Subsystem/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             |                                                                                                                                                                    |               91 |            332 |         3.65 |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


