# ğŸŒUVM_ALU

> SystemVerilogë¥¼ ê¸°ë°˜ìœ¼ë¡œí•œ UVMì„ í™œìš©í•´ ê°„ë‹¨í•œ ALU design ë™ì‘ì„ Verificationí•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤. 


## ğŸ” Overview
- Architecture
<img width="6128" height="3624" alt="image" src="https://github.com/user-attachments/assets/98d33e28-3ff5-436b-ab04-81a6646e9b6f" />



## ğŸ“Œ DUT Spec Analysis

## ğŸ” Verification Plan

## ğŸ“š TB Architecture

## ğŸ“‹ Testcase & Scenario

## ğŸ›ï¸ Development Archive
### **Run#0**
- Run success, EPWaveform generation success 
### **Run#1**
- [ìˆ˜ì • ë‚´ìš©] : assertion, coverage ì»´í¬ë„ŒíŠ¸ ì¶”ê°€
- [ë¬¸ì œì ]
- [ê°œì„  ë°©ì•ˆ]

## âœ¨ Verification Results
