;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-21
	MOV -11, <-20
	DJN -1, @-20
	ADD 210, 30
	JMP -207, <120
	DJN 0, <753
	ADD 210, 30
	ADD #270, <0
	ADD 210, 30
	SUB #112, @200
	SUB #72, @200
	SLT <21, 3
	SUB -207, 120
	ADD 210, 30
	MOV -11, <-20
	SUB <0, @2
	SUB @-237, 100
	MOV 20, @12
	SUB -7, <-120
	SUB <0, @2
	CMP #0, -75
	JMP <-237, 100
	SUB <0, @2
	SUB <0, @2
	CMP @-237, 100
	CMP @-127, 100
	SUB @121, @106
	CMP -207, <-120
	CMP @-127, 100
	CMP @-127, 100
	SUB @-237, 100
	CMP @-237, 100
	CMP -207, <-120
	CMP -207, <-120
	CMP @-127, 100
	CMP -207, <-120
	JMP @112, #200
	JMP 403, 20
	SUB @121, @106
	ADD 30, @6
	ADD 30, @6
	DJN -1, @-20
	CMP -207, <-120
	SUB @121, @106
	CMP -207, <-120
	DJN -1, @-20
	CMP -207, <-120
	SPL 0, <753
	SPL 0, <753
	SUB @3, 0
