{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679015699890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679015699896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 19:14:59 2023 " "Processing started: Thu Mar 16 19:14:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679015699896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679015699896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_sin_automatizar -c ALU_sin_automatizar " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_sin_automatizar -c ALU_sin_automatizar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679015699896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679015700420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679015700420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1-arq_mux_4x1 " "Found design unit 1: mux_4x1-arq_mux_4x1" {  } { { "mux_4x1.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/mux_4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713668 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/mux_4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679015713668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UL-arq_UL " "Found design unit 1: UL-arq_UL" {  } { { "UL.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/UL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713672 ""} { "Info" "ISGN_ENTITY_NAME" "1 UL " "Found entity 1: UL" {  } { { "UL.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/UL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679015713672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_restador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_restador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_restador-arq_sumador_restador " "Found design unit 1: sumador_restador-arq_sumador_restador" {  } { { "sumador_restador.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/sumador_restador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713675 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_restador " "Found entity 1: sumador_restador" {  } { { "sumador_restador.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/sumador_restador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679015713675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "al.vhd 2 1 " "Found 2 design units, including 1 entities, in source file al.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AL-arq_AL " "Found design unit 1: AL-arq_AL" {  } { { "AL.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/AL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713679 ""} { "Info" "ISGN_ENTITY_NAME" "1 AL " "Found entity 1: AL" {  } { { "AL.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/AL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679015713679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arq_ALU " "Found design unit 1: ALU-arq_ALU" {  } { { "ALU.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713681 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679015713681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-arq_mux_2x1 " "Found design unit 1: mux_2x1-arq_mux_2x1" {  } { { "mux_2x1.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/mux_2x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713683 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/mux_2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679015713683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ss7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ss7-arq_ss7 " "Found design unit 1: ss7-arq_ss7" {  } { { "ss7.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/ss7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713689 ""} { "Info" "ISGN_ENTITY_NAME" "1 ss7 " "Found entity 1: ss7" {  } { { "ss7.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/ss7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679015713689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automatizacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file automatizacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automatizacion-arq_automatizacion " "Found design unit 1: automatizacion-arq_automatizacion" {  } { { "automatizacion.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/automatizacion.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713693 ""} { "Info" "ISGN_ENTITY_NAME" "1 automatizacion " "Found entity 1: automatizacion" {  } { { "automatizacion.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/automatizacion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679015713693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679015713693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679015713751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "automatizacion automatizacion:U0 " "Elaborating entity \"automatizacion\" for hierarchy \"automatizacion:U0\"" {  } { { "ALU.vhd" "U0" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/ALU.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679015713763 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop automatizacion.vhd(25) " "VHDL Process Statement warning at automatizacion.vhd(25): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "automatizacion.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/automatizacion.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679015713764 "|ALU|automatizacion:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AL AL:u1 A:arq_al " "Elaborating entity \"AL\" using architecture \"A:arq_al\" for hierarchy \"AL:u1\"" {  } { { "ALU.vhd" "u1" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/ALU.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679015713765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_4x1 AL:u1\|mux_4x1:u1 A:arq_mux_4x1 " "Elaborating entity \"mux_4x1\" using architecture \"A:arq_mux_4x1\" for hierarchy \"AL:u1\|mux_4x1:u1\"" {  } { { "AL.vhd" "u1" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/AL.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679015713767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sumador_restador AL:u1\|sumador_restador:u2 A:arq_sumador_restador " "Elaborating entity \"sumador_restador\" using architecture \"A:arq_sumador_restador\" for hierarchy \"AL:u1\|sumador_restador:u2\"" {  } { { "AL.vhd" "u2" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/AL.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679015713769 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mid sumador_restador.vhd(24) " "VHDL Process Statement warning at sumador_restador.vhd(24): signal \"mid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sumador_restador.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/sumador_restador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679015713771 "|ALU|AL:u1|sumador_restador:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "UL UL:u2 A:arq_ul " "Elaborating entity \"UL\" using architecture \"A:arq_ul\" for hierarchy \"UL:u2\"" {  } { { "ALU.vhd" "u2" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/ALU.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679015713773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_2x1 mux_2x1:u3 A:arq_mux_2x1 " "Elaborating entity \"mux_2x1\" using architecture \"A:arq_mux_2x1\" for hierarchy \"mux_2x1:u3\"" {  } { { "ALU.vhd" "u3" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/ALU_sin_automatizar/ALU.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679015713775 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679015714463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679015714992 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679015714992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679015715032 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679015715032 ""} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Implemented 116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679015715032 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679015715032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679015715050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 19:15:15 2023 " "Processing ended: Thu Mar 16 19:15:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679015715050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679015715050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679015715050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679015715050 ""}
