INFO: [VRFC 10-2263] Analyzing Verilog file "E:/mandelbrot/scalp_user_design/scalp_user_design.sim/sim_1/synth/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
