-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Mon Jun 17 19:19:00 2019
-- Host        : MinuxBox running 64-bit Ubuntu 16.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ControllerBD_PWM_Reader_8CH_0_0_sim_netlist.vhdl
-- Design      : ControllerBD_PWM_Reader_8CH_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PWM_Reader_8CH is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \channel_7_dutycycle_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \channel_6_dutycycle_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \channel_5_dutycycle_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \channel_4_dutycycle_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \channel_3_dutycycle_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \channel_2_dutycycle_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \channel_1_dutycycle_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    channel_1_i : in STD_LOGIC;
    clock : in STD_LOGIC;
    channel_2_i : in STD_LOGIC;
    channel_3_i : in STD_LOGIC;
    channel_4_i : in STD_LOGIC;
    channel_5_i : in STD_LOGIC;
    channel_6_i : in STD_LOGIC;
    channel_7_i : in STD_LOGIC;
    channel_8_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PWM_Reader_8CH;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PWM_Reader_8CH is
  signal channel_1_dutycycle_counter0 : STD_LOGIC;
  signal \channel_1_dutycycle_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_1_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_1_dutycycle_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__0_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__1_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__2_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__3_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__3_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__3_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__3_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__3_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__3_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__3_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__4_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry__4_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__0_carry_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__0_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__0_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__0_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__0_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__1_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__1_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__1_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__2_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__2_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__2_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__2_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__2_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__3_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__4_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__5_i_4_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__5_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__5_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry__5_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__129_carry_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__0_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__1_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry__2_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__192_carry_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__0_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__0_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__0_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__0_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__1_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__1_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__1_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__2_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__2_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry__2_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__229_carry_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry__0_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry__0_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry__0_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry__0_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry__0_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry__0_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry__0_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry__0_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry__1_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry__1_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry__1_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry__1_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry__1_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry__1_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry__1_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__260_carry_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__0_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__0_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__0_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__0_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__0_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__0_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__0_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__0_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__1_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__2_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__3_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__4_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__4_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__4_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__4_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__4_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__4_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry__4_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o0__58_carry_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_1_n_0\ : STD_LOGIC;
  signal channel_1_stage_1 : STD_LOGIC;
  signal channel_1_stage_2 : STD_LOGIC;
  signal channel_2_dutycycle_counter0 : STD_LOGIC;
  signal \channel_2_dutycycle_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_2_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_2_dutycycle_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__0_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__1_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__2_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__3_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__3_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__3_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__3_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__3_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__3_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__3_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__4_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry__4_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__0_carry_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__0_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__0_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__0_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__0_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__1_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__1_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__1_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__2_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__2_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__2_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__2_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__2_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__3_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__4_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__5_i_4_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__5_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__5_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry__5_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__129_carry_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__0_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__1_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry__2_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__192_carry_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__0_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__0_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__0_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__0_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__1_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__1_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__1_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__2_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__2_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry__2_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__229_carry_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry__0_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry__0_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry__0_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry__0_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry__0_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry__0_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry__0_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry__0_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry__1_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry__1_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry__1_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry__1_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry__1_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry__1_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry__1_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__260_carry_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__0_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__0_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__0_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__0_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__0_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__0_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__0_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__0_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__1_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__2_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__3_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__4_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__4_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__4_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__4_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__4_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__4_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry__4_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o0__58_carry_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_1_n_0\ : STD_LOGIC;
  signal channel_2_stage_1 : STD_LOGIC;
  signal channel_2_stage_2 : STD_LOGIC;
  signal channel_3_dutycycle_counter0 : STD_LOGIC;
  signal \channel_3_dutycycle_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_3_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_3_dutycycle_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__0_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__1_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__2_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__3_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__3_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__3_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__3_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__3_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__3_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__3_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__4_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry__4_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__0_carry_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__0_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__0_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__0_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__0_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__1_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__1_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__1_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__2_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__2_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__2_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__2_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__2_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__3_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__4_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__5_i_4_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__5_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__5_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry__5_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__129_carry_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__0_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__1_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry__2_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__192_carry_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__0_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__0_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__0_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__0_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__1_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__1_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__1_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__2_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__2_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry__2_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__229_carry_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry__0_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry__0_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry__0_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry__0_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry__0_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry__0_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry__0_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry__0_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry__1_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry__1_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry__1_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry__1_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry__1_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry__1_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry__1_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__260_carry_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__0_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__0_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__0_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__0_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__0_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__0_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__0_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__0_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__1_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__2_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__3_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__4_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__4_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__4_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__4_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__4_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__4_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry__4_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o0__58_carry_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_1_n_0\ : STD_LOGIC;
  signal channel_3_stage_1 : STD_LOGIC;
  signal channel_3_stage_2 : STD_LOGIC;
  signal channel_4_dutycycle_counter0 : STD_LOGIC;
  signal \channel_4_dutycycle_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_4_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_4_dutycycle_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__0_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__1_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__2_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__3_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__3_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__3_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__3_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__3_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__3_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__3_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__4_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry__4_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__0_carry_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__0_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__0_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__0_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__0_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__1_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__1_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__1_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__2_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__2_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__2_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__2_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__2_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__3_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__4_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__5_i_4_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__5_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__5_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry__5_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__129_carry_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__0_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__1_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry__2_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__192_carry_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__0_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__0_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__0_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__0_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__1_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__1_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__1_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__2_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__2_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry__2_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__229_carry_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry__0_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry__0_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry__0_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry__0_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry__0_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry__0_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry__0_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry__0_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry__1_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry__1_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry__1_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry__1_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry__1_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry__1_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry__1_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__260_carry_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__0_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__0_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__0_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__0_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__0_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__0_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__0_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__0_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__1_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__2_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__3_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__4_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__4_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__4_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__4_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__4_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__4_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry__4_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o0__58_carry_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_1_n_0\ : STD_LOGIC;
  signal channel_4_stage_1 : STD_LOGIC;
  signal channel_4_stage_2 : STD_LOGIC;
  signal channel_5_dutycycle_counter0 : STD_LOGIC;
  signal \channel_5_dutycycle_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_5_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_5_dutycycle_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__0_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__1_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__2_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__3_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__3_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__3_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__3_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__3_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__3_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__3_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__4_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry__4_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__0_carry_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__0_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__0_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__0_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__0_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__1_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__1_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__1_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__2_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__2_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__2_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__2_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__2_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__3_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__4_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__5_i_4_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__5_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__5_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry__5_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__129_carry_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__0_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__1_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry__2_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__192_carry_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__0_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__0_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__0_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__0_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__1_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__1_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__1_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__2_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__2_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry__2_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__229_carry_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry__0_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry__0_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry__0_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry__0_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry__0_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry__0_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry__0_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry__0_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry__1_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry__1_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry__1_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry__1_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry__1_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry__1_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry__1_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__260_carry_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__0_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__0_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__0_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__0_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__0_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__0_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__0_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__0_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__1_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__2_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__3_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__4_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__4_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__4_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__4_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__4_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__4_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry__4_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o0__58_carry_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_1_n_0\ : STD_LOGIC;
  signal channel_5_stage_1 : STD_LOGIC;
  signal channel_5_stage_2 : STD_LOGIC;
  signal channel_6_dutycycle_counter0 : STD_LOGIC;
  signal \channel_6_dutycycle_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_6_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_6_dutycycle_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__0_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__1_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__2_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__3_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__3_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__3_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__3_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__3_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__3_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__3_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__4_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry__4_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__0_carry_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__0_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__0_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__0_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__0_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__1_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__1_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__1_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__2_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__2_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__2_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__2_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__2_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__3_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__4_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__5_i_4_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__5_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__5_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry__5_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__129_carry_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__0_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__1_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry__2_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__192_carry_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__0_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__0_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__0_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__0_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__1_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__1_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__1_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__2_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__2_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry__2_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__229_carry_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry__0_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry__0_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry__0_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry__0_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry__0_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry__0_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry__0_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry__0_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry__1_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry__1_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry__1_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry__1_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry__1_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry__1_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry__1_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__260_carry_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__0_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__0_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__0_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__0_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__0_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__0_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__0_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__0_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__1_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__2_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__3_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__4_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__4_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__4_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__4_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__4_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__4_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry__4_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o0__58_carry_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_1_n_0\ : STD_LOGIC;
  signal channel_6_stage_1 : STD_LOGIC;
  signal channel_6_stage_2 : STD_LOGIC;
  signal channel_7_dutycycle_counter0 : STD_LOGIC;
  signal \channel_7_dutycycle_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_7_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_7_dutycycle_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__0_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__1_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__2_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__3_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__3_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__3_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__3_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__3_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__3_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__3_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__4_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry__4_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__0_carry_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__0_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__0_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__0_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__0_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__1_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__1_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__1_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__2_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__2_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__2_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__2_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__2_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__3_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__4_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__5_i_4_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__5_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__5_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry__5_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__129_carry_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__0_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__1_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry__2_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__192_carry_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__0_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__0_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__0_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__0_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__1_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__1_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__1_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__2_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__2_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry__2_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__229_carry_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry__0_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry__0_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry__0_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry__0_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry__0_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry__0_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry__0_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry__0_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry__1_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry__1_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry__1_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry__1_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry__1_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry__1_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry__1_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__260_carry_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__0_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__0_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__0_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__0_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__0_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__0_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__0_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__0_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__1_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__2_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__3_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__4_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__4_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__4_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__4_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__4_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__4_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry__4_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o0__58_carry_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_1_n_0\ : STD_LOGIC;
  signal channel_7_stage_1 : STD_LOGIC;
  signal channel_7_stage_2 : STD_LOGIC;
  signal channel_8_dutycycle_counter0 : STD_LOGIC;
  signal \channel_8_dutycycle_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_8_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_8_dutycycle_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__0_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__1_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__2_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__3_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__3_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__3_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__3_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__3_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__3_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__3_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__4_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry__4_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__0_carry_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__0_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__0_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__0_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__0_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__1_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__1_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__1_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__2_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__2_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__2_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__2_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__2_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__3_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__4_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__5_i_4_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__5_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__5_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry__5_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__129_carry_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__0_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__1_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry__2_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__192_carry_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__0_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__0_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__0_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__0_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__1_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__1_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__1_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__2_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__2_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry__2_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__229_carry_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry__0_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry__0_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry__0_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry__0_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry__0_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry__0_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry__0_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry__0_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry__1_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry__1_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry__1_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry__1_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry__1_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry__1_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry__1_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__260_carry_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__0_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__0_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__0_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__0_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__0_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__0_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__0_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__0_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__1_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__2_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__3_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__4_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__4_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__4_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__4_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__4_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__4_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry__4_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o0__58_carry_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_1_n_0\ : STD_LOGIC;
  signal channel_8_stage_1 : STD_LOGIC;
  signal channel_8_stage_2 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sel : STD_LOGIC;
  signal \NLW_channel_1_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_1_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_1_dutycycle_o0__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_1_dutycycle_o0__0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o0__0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_1_dutycycle_o0__129_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o0__129_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o0__129_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o0__129_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_1_dutycycle_o0__129_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_1_dutycycle_o0__129_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_1_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_1_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o0__192_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o0__192_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_1_dutycycle_o0__229_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o0__229_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o0__229_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o0__229_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o0__260_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_2_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_2_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_2_dutycycle_o0__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_2_dutycycle_o0__0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o0__0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_2_dutycycle_o0__129_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o0__129_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o0__129_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o0__129_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_2_dutycycle_o0__129_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_2_dutycycle_o0__129_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_2_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_2_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o0__192_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o0__192_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_2_dutycycle_o0__229_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o0__229_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o0__229_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o0__229_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o0__260_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_3_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_3_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_3_dutycycle_o0__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_3_dutycycle_o0__0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o0__0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_3_dutycycle_o0__129_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o0__129_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o0__129_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o0__129_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_3_dutycycle_o0__129_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_3_dutycycle_o0__129_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_3_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_3_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o0__192_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o0__192_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_3_dutycycle_o0__229_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o0__229_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o0__229_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o0__229_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o0__260_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_4_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_4_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_4_dutycycle_o0__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_4_dutycycle_o0__0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o0__0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_4_dutycycle_o0__129_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o0__129_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o0__129_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o0__129_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_4_dutycycle_o0__129_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_4_dutycycle_o0__129_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_4_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_4_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o0__192_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o0__192_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_4_dutycycle_o0__229_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o0__229_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o0__229_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o0__229_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o0__260_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_5_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_5_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_5_dutycycle_o0__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_5_dutycycle_o0__0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o0__0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_5_dutycycle_o0__129_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o0__129_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o0__129_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o0__129_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_5_dutycycle_o0__129_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_5_dutycycle_o0__129_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_5_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_5_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o0__192_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o0__192_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_5_dutycycle_o0__229_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o0__229_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o0__229_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o0__229_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o0__260_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_6_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_6_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_6_dutycycle_o0__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_6_dutycycle_o0__0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o0__0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_6_dutycycle_o0__129_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o0__129_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o0__129_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o0__129_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_6_dutycycle_o0__129_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_6_dutycycle_o0__129_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_6_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_6_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o0__192_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o0__192_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_6_dutycycle_o0__229_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o0__229_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o0__229_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o0__229_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o0__260_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_7_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_7_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_7_dutycycle_o0__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_7_dutycycle_o0__0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o0__0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_7_dutycycle_o0__129_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o0__129_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o0__129_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o0__129_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_7_dutycycle_o0__129_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_7_dutycycle_o0__129_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_7_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_7_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o0__192_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o0__192_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_7_dutycycle_o0__229_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o0__229_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o0__229_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o0__229_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o0__260_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_8_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_8_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_8_dutycycle_o0__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_8_dutycycle_o0__0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o0__0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_8_dutycycle_o0__129_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o0__129_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o0__129_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o0__129_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_8_dutycycle_o0__129_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_8_dutycycle_o0__129_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_8_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_8_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o0__192_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o0__192_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_8_dutycycle_o0__229_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o0__229_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o0__229_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o0__229_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o0__260_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__1_i_1\ : label is "lutpair114";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__1_i_2\ : label is "lutpair113";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__1_i_3\ : label is "lutpair112";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__1_i_5\ : label is "lutpair115";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__1_i_6\ : label is "lutpair114";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__1_i_7\ : label is "lutpair113";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__1_i_8\ : label is "lutpair112";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__2_i_1\ : label is "lutpair118";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__2_i_2\ : label is "lutpair117";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__2_i_3\ : label is "lutpair116";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__2_i_4\ : label is "lutpair115";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__2_i_5\ : label is "lutpair119";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__2_i_6\ : label is "lutpair118";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__2_i_7\ : label is "lutpair117";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__2_i_8\ : label is "lutpair116";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__3_i_1\ : label is "lutpair122";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__3_i_2\ : label is "lutpair121";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__3_i_3\ : label is "lutpair120";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__3_i_4\ : label is "lutpair119";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__3_i_5\ : label is "lutpair123";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__3_i_6\ : label is "lutpair122";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__3_i_7\ : label is "lutpair121";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__3_i_8\ : label is "lutpair120";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__4_i_1\ : label is "lutpair126";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__4_i_2\ : label is "lutpair125";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__4_i_3\ : label is "lutpair124";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__4_i_4\ : label is "lutpair123";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__4_i_5\ : label is "lutpair127";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__4_i_6\ : label is "lutpair126";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__4_i_7\ : label is "lutpair125";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__4_i_8\ : label is "lutpair124";
  attribute HLUTNM of \channel_1_dutycycle_o0__129_carry__5_i_1\ : label is "lutpair127";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__1_i_1\ : label is "lutpair98";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__1_i_2\ : label is "lutpair97";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__1_i_3\ : label is "lutpair96";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__1_i_5\ : label is "lutpair99";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__1_i_6\ : label is "lutpair98";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__1_i_7\ : label is "lutpair97";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__1_i_8\ : label is "lutpair96";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__2_i_1\ : label is "lutpair102";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__2_i_2\ : label is "lutpair101";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__2_i_3\ : label is "lutpair100";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__2_i_4\ : label is "lutpair99";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__2_i_5\ : label is "lutpair103";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__2_i_6\ : label is "lutpair102";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__2_i_7\ : label is "lutpair101";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__2_i_8\ : label is "lutpair100";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__3_i_1\ : label is "lutpair106";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__3_i_2\ : label is "lutpair105";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__3_i_3\ : label is "lutpair104";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__3_i_4\ : label is "lutpair103";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__3_i_5\ : label is "lutpair107";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__3_i_6\ : label is "lutpair106";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__3_i_7\ : label is "lutpair105";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__3_i_8\ : label is "lutpair104";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__4_i_1\ : label is "lutpair110";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__4_i_2\ : label is "lutpair109";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__4_i_3\ : label is "lutpair108";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__4_i_4\ : label is "lutpair107";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__4_i_5\ : label is "lutpair111";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__4_i_6\ : label is "lutpair110";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__4_i_7\ : label is "lutpair109";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__4_i_8\ : label is "lutpair108";
  attribute HLUTNM of \channel_2_dutycycle_o0__129_carry__5_i_1\ : label is "lutpair111";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__1_i_1\ : label is "lutpair82";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__1_i_2\ : label is "lutpair81";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__1_i_3\ : label is "lutpair80";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__1_i_5\ : label is "lutpair83";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__1_i_6\ : label is "lutpair82";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__1_i_7\ : label is "lutpair81";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__1_i_8\ : label is "lutpair80";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__2_i_1\ : label is "lutpair86";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__2_i_2\ : label is "lutpair85";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__2_i_3\ : label is "lutpair84";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__2_i_4\ : label is "lutpair83";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__2_i_5\ : label is "lutpair87";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__2_i_6\ : label is "lutpair86";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__2_i_7\ : label is "lutpair85";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__2_i_8\ : label is "lutpair84";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__3_i_1\ : label is "lutpair90";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__3_i_2\ : label is "lutpair89";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__3_i_3\ : label is "lutpair88";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__3_i_4\ : label is "lutpair87";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__3_i_5\ : label is "lutpair91";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__3_i_6\ : label is "lutpair90";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__3_i_7\ : label is "lutpair89";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__3_i_8\ : label is "lutpair88";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__4_i_1\ : label is "lutpair94";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__4_i_2\ : label is "lutpair93";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__4_i_3\ : label is "lutpair92";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__4_i_4\ : label is "lutpair91";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__4_i_5\ : label is "lutpair95";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__4_i_6\ : label is "lutpair94";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__4_i_7\ : label is "lutpair93";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__4_i_8\ : label is "lutpair92";
  attribute HLUTNM of \channel_3_dutycycle_o0__129_carry__5_i_1\ : label is "lutpair95";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__1_i_1\ : label is "lutpair66";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__1_i_2\ : label is "lutpair65";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__1_i_3\ : label is "lutpair64";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__1_i_5\ : label is "lutpair67";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__1_i_6\ : label is "lutpair66";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__1_i_7\ : label is "lutpair65";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__1_i_8\ : label is "lutpair64";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__2_i_1\ : label is "lutpair70";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__2_i_2\ : label is "lutpair69";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__2_i_3\ : label is "lutpair68";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__2_i_4\ : label is "lutpair67";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__2_i_5\ : label is "lutpair71";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__2_i_6\ : label is "lutpair70";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__2_i_7\ : label is "lutpair69";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__2_i_8\ : label is "lutpair68";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__3_i_1\ : label is "lutpair74";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__3_i_2\ : label is "lutpair73";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__3_i_3\ : label is "lutpair72";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__3_i_4\ : label is "lutpair71";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__3_i_5\ : label is "lutpair75";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__3_i_6\ : label is "lutpair74";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__3_i_7\ : label is "lutpair73";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__3_i_8\ : label is "lutpair72";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__4_i_1\ : label is "lutpair78";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__4_i_2\ : label is "lutpair77";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__4_i_3\ : label is "lutpair76";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__4_i_4\ : label is "lutpair75";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__4_i_5\ : label is "lutpair79";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__4_i_6\ : label is "lutpair78";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__4_i_7\ : label is "lutpair77";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__4_i_8\ : label is "lutpair76";
  attribute HLUTNM of \channel_4_dutycycle_o0__129_carry__5_i_1\ : label is "lutpair79";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__1_i_1\ : label is "lutpair50";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__1_i_2\ : label is "lutpair49";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__1_i_3\ : label is "lutpair48";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__1_i_5\ : label is "lutpair51";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__1_i_6\ : label is "lutpair50";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__1_i_7\ : label is "lutpair49";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__1_i_8\ : label is "lutpair48";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__2_i_1\ : label is "lutpair54";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__2_i_2\ : label is "lutpair53";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__2_i_3\ : label is "lutpair52";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__2_i_4\ : label is "lutpair51";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__2_i_5\ : label is "lutpair55";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__2_i_6\ : label is "lutpair54";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__2_i_7\ : label is "lutpair53";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__2_i_8\ : label is "lutpair52";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__3_i_1\ : label is "lutpair58";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__3_i_2\ : label is "lutpair57";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__3_i_3\ : label is "lutpair56";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__3_i_4\ : label is "lutpair55";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__3_i_5\ : label is "lutpair59";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__3_i_6\ : label is "lutpair58";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__3_i_7\ : label is "lutpair57";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__3_i_8\ : label is "lutpair56";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__4_i_1\ : label is "lutpair62";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__4_i_2\ : label is "lutpair61";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__4_i_3\ : label is "lutpair60";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__4_i_4\ : label is "lutpair59";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__4_i_5\ : label is "lutpair63";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__4_i_6\ : label is "lutpair62";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__4_i_7\ : label is "lutpair61";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__4_i_8\ : label is "lutpair60";
  attribute HLUTNM of \channel_5_dutycycle_o0__129_carry__5_i_1\ : label is "lutpair63";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__1_i_1\ : label is "lutpair34";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__1_i_2\ : label is "lutpair33";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__1_i_3\ : label is "lutpair32";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__1_i_5\ : label is "lutpair35";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__1_i_6\ : label is "lutpair34";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__1_i_7\ : label is "lutpair33";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__1_i_8\ : label is "lutpair32";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__2_i_1\ : label is "lutpair38";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__2_i_2\ : label is "lutpair37";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__2_i_3\ : label is "lutpair36";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__2_i_4\ : label is "lutpair35";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__2_i_5\ : label is "lutpair39";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__2_i_6\ : label is "lutpair38";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__2_i_7\ : label is "lutpair37";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__2_i_8\ : label is "lutpair36";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__3_i_1\ : label is "lutpair42";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__3_i_2\ : label is "lutpair41";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__3_i_3\ : label is "lutpair40";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__3_i_4\ : label is "lutpair39";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__3_i_5\ : label is "lutpair43";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__3_i_6\ : label is "lutpair42";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__3_i_7\ : label is "lutpair41";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__3_i_8\ : label is "lutpair40";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__4_i_1\ : label is "lutpair46";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__4_i_2\ : label is "lutpair45";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__4_i_3\ : label is "lutpair44";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__4_i_4\ : label is "lutpair43";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__4_i_5\ : label is "lutpair47";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__4_i_6\ : label is "lutpair46";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__4_i_7\ : label is "lutpair45";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__4_i_8\ : label is "lutpair44";
  attribute HLUTNM of \channel_6_dutycycle_o0__129_carry__5_i_1\ : label is "lutpair47";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__1_i_1\ : label is "lutpair18";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__1_i_2\ : label is "lutpair17";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__1_i_3\ : label is "lutpair16";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__1_i_5\ : label is "lutpair19";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__1_i_6\ : label is "lutpair18";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__1_i_7\ : label is "lutpair17";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__1_i_8\ : label is "lutpair16";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__2_i_1\ : label is "lutpair22";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__2_i_2\ : label is "lutpair21";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__2_i_3\ : label is "lutpair20";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__2_i_4\ : label is "lutpair19";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__2_i_5\ : label is "lutpair23";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__2_i_6\ : label is "lutpair22";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__2_i_7\ : label is "lutpair21";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__2_i_8\ : label is "lutpair20";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__3_i_1\ : label is "lutpair26";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__3_i_2\ : label is "lutpair25";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__3_i_3\ : label is "lutpair24";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__3_i_4\ : label is "lutpair23";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__3_i_5\ : label is "lutpair27";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__3_i_6\ : label is "lutpair26";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__3_i_7\ : label is "lutpair25";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__3_i_8\ : label is "lutpair24";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__4_i_1\ : label is "lutpair30";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__4_i_2\ : label is "lutpair29";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__4_i_3\ : label is "lutpair28";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__4_i_4\ : label is "lutpair27";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__4_i_5\ : label is "lutpair31";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__4_i_6\ : label is "lutpair30";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__4_i_7\ : label is "lutpair29";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__4_i_8\ : label is "lutpair28";
  attribute HLUTNM of \channel_7_dutycycle_o0__129_carry__5_i_1\ : label is "lutpair31";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__1_i_1\ : label is "lutpair2";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__1_i_2\ : label is "lutpair1";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__1_i_3\ : label is "lutpair0";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__1_i_5\ : label is "lutpair3";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__1_i_6\ : label is "lutpair2";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__1_i_7\ : label is "lutpair1";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__1_i_8\ : label is "lutpair0";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__2_i_1\ : label is "lutpair6";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__2_i_2\ : label is "lutpair5";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__2_i_3\ : label is "lutpair4";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__2_i_4\ : label is "lutpair3";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__2_i_5\ : label is "lutpair7";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__2_i_6\ : label is "lutpair6";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__2_i_7\ : label is "lutpair5";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__2_i_8\ : label is "lutpair4";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__3_i_1\ : label is "lutpair10";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__3_i_2\ : label is "lutpair9";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__3_i_3\ : label is "lutpair8";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__3_i_4\ : label is "lutpair7";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__3_i_5\ : label is "lutpair11";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__3_i_6\ : label is "lutpair10";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__3_i_7\ : label is "lutpair9";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__3_i_8\ : label is "lutpair8";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__4_i_1\ : label is "lutpair14";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__4_i_2\ : label is "lutpair13";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__4_i_3\ : label is "lutpair12";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__4_i_4\ : label is "lutpair11";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__4_i_5\ : label is "lutpair15";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__4_i_6\ : label is "lutpair14";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__4_i_7\ : label is "lutpair13";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__4_i_8\ : label is "lutpair12";
  attribute HLUTNM of \channel_8_dutycycle_o0__129_carry__5_i_1\ : label is "lutpair15";
begin
\channel_1_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_1_stage_1,
      I1 => channel_1_stage_2,
      O => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_1_stage_1,
      I1 => channel_1_stage_2,
      O => sel
    );
\channel_1_dutycycle_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(0),
      O => \channel_1_dutycycle_counter[0]_i_4_n_0\
    );
\channel_1_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[0]_i_3_n_7\,
      Q => channel_1_dutycycle_counter_reg(0),
      S => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_1_dutycycle_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_1_dutycycle_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_1_dutycycle_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_1_dutycycle_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_1_dutycycle_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_1_dutycycle_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_1_dutycycle_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_1_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_1_dutycycle_counter[0]_i_4_n_0\
    );
\channel_1_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_1_dutycycle_counter_reg(10),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_1_dutycycle_counter_reg(11),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_1_dutycycle_counter_reg(12),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_1_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_1_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_1_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_1_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_1_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_1_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_1_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_1_dutycycle_counter_reg(15 downto 12)
    );
\channel_1_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_1_dutycycle_counter_reg(13),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_1_dutycycle_counter_reg(14),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_1_dutycycle_counter_reg(15),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_1_dutycycle_counter_reg(16),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_1_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_1_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_1_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_1_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_1_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_1_dutycycle_counter_reg(17 downto 16)
    );
\channel_1_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_1_dutycycle_counter_reg(17),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[0]_i_3_n_6\,
      Q => channel_1_dutycycle_counter_reg(1),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[0]_i_3_n_5\,
      Q => channel_1_dutycycle_counter_reg(2),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[0]_i_3_n_4\,
      Q => channel_1_dutycycle_counter_reg(3),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_1_dutycycle_counter_reg(4),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_1_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_1_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_1_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_1_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_1_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_1_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_1_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_1_dutycycle_counter_reg(7 downto 4)
    );
\channel_1_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_1_dutycycle_counter_reg(5),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_1_dutycycle_counter_reg(6),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_1_dutycycle_counter_reg(7),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_1_dutycycle_counter_reg(8),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_1_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_1_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_1_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_1_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_1_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_1_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_1_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_1_dutycycle_counter_reg(11 downto 8)
    );
\channel_1_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \channel_1_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_1_dutycycle_counter_reg(9),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_o0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_dutycycle_o0__0_carry_n_0\,
      CO(2) => \channel_1_dutycycle_o0__0_carry_n_1\,
      CO(1) => \channel_1_dutycycle_o0__0_carry_n_2\,
      CO(0) => \channel_1_dutycycle_o0__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__0_carry_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__0_carry_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_1_dutycycle_o0__0_carry_n_4\,
      O(2) => \channel_1_dutycycle_o0__0_carry_n_5\,
      O(1 downto 0) => \NLW_channel_1_dutycycle_o0__0_carry_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_1_dutycycle_o0__0_carry_i_4_n_0\,
      S(2) => \channel_1_dutycycle_o0__0_carry_i_5_n_0\,
      S(1) => \channel_1_dutycycle_o0__0_carry_i_6_n_0\,
      S(0) => \channel_1_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_1_dutycycle_o0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__0_carry_n_0\,
      CO(3) => \channel_1_dutycycle_o0__0_carry__0_n_0\,
      CO(2) => \channel_1_dutycycle_o0__0_carry__0_n_1\,
      CO(1) => \channel_1_dutycycle_o0__0_carry__0_n_2\,
      CO(0) => \channel_1_dutycycle_o0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__0_carry__0_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__0_carry__0_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__0_carry__0_i_3_n_0\,
      DI(0) => \channel_1_dutycycle_o0__0_carry__0_i_4_n_0\,
      O(3) => \channel_1_dutycycle_o0__0_carry__0_n_4\,
      O(2) => \channel_1_dutycycle_o0__0_carry__0_n_5\,
      O(1) => \channel_1_dutycycle_o0__0_carry__0_n_6\,
      O(0) => \channel_1_dutycycle_o0__0_carry__0_n_7\,
      S(3) => \channel_1_dutycycle_o0__0_carry__0_i_5_n_0\,
      S(2) => \channel_1_dutycycle_o0__0_carry__0_i_6_n_0\,
      S(1) => \channel_1_dutycycle_o0__0_carry__0_i_7_n_0\,
      S(0) => \channel_1_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_1_dutycycle_o0__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(6),
      I1 => channel_1_dutycycle_counter_reg(4),
      I2 => channel_1_dutycycle_counter_reg(8),
      O => \channel_1_dutycycle_o0__0_carry__0_i_1_n_0\
    );
\channel_1_dutycycle_o0__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(5),
      I1 => channel_1_dutycycle_counter_reg(3),
      I2 => channel_1_dutycycle_counter_reg(7),
      O => \channel_1_dutycycle_o0__0_carry__0_i_2_n_0\
    );
\channel_1_dutycycle_o0__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(4),
      I1 => channel_1_dutycycle_counter_reg(2),
      I2 => channel_1_dutycycle_counter_reg(6),
      O => \channel_1_dutycycle_o0__0_carry__0_i_3_n_0\
    );
\channel_1_dutycycle_o0__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(3),
      I1 => channel_1_dutycycle_counter_reg(1),
      I2 => channel_1_dutycycle_counter_reg(5),
      O => \channel_1_dutycycle_o0__0_carry__0_i_4_n_0\
    );
\channel_1_dutycycle_o0__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(8),
      I1 => channel_1_dutycycle_counter_reg(4),
      I2 => channel_1_dutycycle_counter_reg(6),
      I3 => channel_1_dutycycle_counter_reg(5),
      I4 => channel_1_dutycycle_counter_reg(7),
      I5 => channel_1_dutycycle_counter_reg(9),
      O => \channel_1_dutycycle_o0__0_carry__0_i_5_n_0\
    );
\channel_1_dutycycle_o0__0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(7),
      I1 => channel_1_dutycycle_counter_reg(3),
      I2 => channel_1_dutycycle_counter_reg(5),
      I3 => channel_1_dutycycle_counter_reg(4),
      I4 => channel_1_dutycycle_counter_reg(6),
      I5 => channel_1_dutycycle_counter_reg(8),
      O => \channel_1_dutycycle_o0__0_carry__0_i_6_n_0\
    );
\channel_1_dutycycle_o0__0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(6),
      I1 => channel_1_dutycycle_counter_reg(2),
      I2 => channel_1_dutycycle_counter_reg(4),
      I3 => channel_1_dutycycle_counter_reg(3),
      I4 => channel_1_dutycycle_counter_reg(5),
      I5 => channel_1_dutycycle_counter_reg(7),
      O => \channel_1_dutycycle_o0__0_carry__0_i_7_n_0\
    );
\channel_1_dutycycle_o0__0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(5),
      I1 => channel_1_dutycycle_counter_reg(1),
      I2 => channel_1_dutycycle_counter_reg(3),
      I3 => channel_1_dutycycle_counter_reg(4),
      I4 => channel_1_dutycycle_counter_reg(2),
      I5 => channel_1_dutycycle_counter_reg(6),
      O => \channel_1_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_1_dutycycle_o0__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__0_carry__0_n_0\,
      CO(3) => \channel_1_dutycycle_o0__0_carry__1_n_0\,
      CO(2) => \channel_1_dutycycle_o0__0_carry__1_n_1\,
      CO(1) => \channel_1_dutycycle_o0__0_carry__1_n_2\,
      CO(0) => \channel_1_dutycycle_o0__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__0_carry__1_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__0_carry__1_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__0_carry__1_i_3_n_0\,
      DI(0) => \channel_1_dutycycle_o0__0_carry__1_i_4_n_0\,
      O(3) => \channel_1_dutycycle_o0__0_carry__1_n_4\,
      O(2) => \channel_1_dutycycle_o0__0_carry__1_n_5\,
      O(1) => \channel_1_dutycycle_o0__0_carry__1_n_6\,
      O(0) => \channel_1_dutycycle_o0__0_carry__1_n_7\,
      S(3) => \channel_1_dutycycle_o0__0_carry__1_i_5_n_0\,
      S(2) => \channel_1_dutycycle_o0__0_carry__1_i_6_n_0\,
      S(1) => \channel_1_dutycycle_o0__0_carry__1_i_7_n_0\,
      S(0) => \channel_1_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_1_dutycycle_o0__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(10),
      I1 => channel_1_dutycycle_counter_reg(8),
      I2 => channel_1_dutycycle_counter_reg(12),
      O => \channel_1_dutycycle_o0__0_carry__1_i_1_n_0\
    );
\channel_1_dutycycle_o0__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(9),
      I1 => channel_1_dutycycle_counter_reg(7),
      I2 => channel_1_dutycycle_counter_reg(11),
      O => \channel_1_dutycycle_o0__0_carry__1_i_2_n_0\
    );
\channel_1_dutycycle_o0__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(8),
      I1 => channel_1_dutycycle_counter_reg(6),
      I2 => channel_1_dutycycle_counter_reg(10),
      O => \channel_1_dutycycle_o0__0_carry__1_i_3_n_0\
    );
\channel_1_dutycycle_o0__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(7),
      I1 => channel_1_dutycycle_counter_reg(5),
      I2 => channel_1_dutycycle_counter_reg(9),
      O => \channel_1_dutycycle_o0__0_carry__1_i_4_n_0\
    );
\channel_1_dutycycle_o0__0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(12),
      I1 => channel_1_dutycycle_counter_reg(8),
      I2 => channel_1_dutycycle_counter_reg(10),
      I3 => channel_1_dutycycle_counter_reg(9),
      I4 => channel_1_dutycycle_counter_reg(11),
      I5 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o0__0_carry__1_i_5_n_0\
    );
\channel_1_dutycycle_o0__0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(11),
      I1 => channel_1_dutycycle_counter_reg(7),
      I2 => channel_1_dutycycle_counter_reg(9),
      I3 => channel_1_dutycycle_counter_reg(8),
      I4 => channel_1_dutycycle_counter_reg(10),
      I5 => channel_1_dutycycle_counter_reg(12),
      O => \channel_1_dutycycle_o0__0_carry__1_i_6_n_0\
    );
\channel_1_dutycycle_o0__0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(10),
      I1 => channel_1_dutycycle_counter_reg(6),
      I2 => channel_1_dutycycle_counter_reg(8),
      I3 => channel_1_dutycycle_counter_reg(7),
      I4 => channel_1_dutycycle_counter_reg(9),
      I5 => channel_1_dutycycle_counter_reg(11),
      O => \channel_1_dutycycle_o0__0_carry__1_i_7_n_0\
    );
\channel_1_dutycycle_o0__0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(9),
      I1 => channel_1_dutycycle_counter_reg(5),
      I2 => channel_1_dutycycle_counter_reg(7),
      I3 => channel_1_dutycycle_counter_reg(6),
      I4 => channel_1_dutycycle_counter_reg(8),
      I5 => channel_1_dutycycle_counter_reg(10),
      O => \channel_1_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_1_dutycycle_o0__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__0_carry__1_n_0\,
      CO(3) => \channel_1_dutycycle_o0__0_carry__2_n_0\,
      CO(2) => \channel_1_dutycycle_o0__0_carry__2_n_1\,
      CO(1) => \channel_1_dutycycle_o0__0_carry__2_n_2\,
      CO(0) => \channel_1_dutycycle_o0__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__0_carry__2_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__0_carry__2_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__0_carry__2_i_3_n_0\,
      DI(0) => \channel_1_dutycycle_o0__0_carry__2_i_4_n_0\,
      O(3) => \channel_1_dutycycle_o0__0_carry__2_n_4\,
      O(2) => \channel_1_dutycycle_o0__0_carry__2_n_5\,
      O(1) => \channel_1_dutycycle_o0__0_carry__2_n_6\,
      O(0) => \channel_1_dutycycle_o0__0_carry__2_n_7\,
      S(3) => \channel_1_dutycycle_o0__0_carry__2_i_5_n_0\,
      S(2) => \channel_1_dutycycle_o0__0_carry__2_i_6_n_0\,
      S(1) => \channel_1_dutycycle_o0__0_carry__2_i_7_n_0\,
      S(0) => \channel_1_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_1_dutycycle_o0__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(14),
      I1 => channel_1_dutycycle_counter_reg(12),
      I2 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o0__0_carry__2_i_1_n_0\
    );
\channel_1_dutycycle_o0__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(13),
      I1 => channel_1_dutycycle_counter_reg(11),
      I2 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o0__0_carry__2_i_2_n_0\
    );
\channel_1_dutycycle_o0__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(12),
      I1 => channel_1_dutycycle_counter_reg(10),
      I2 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o0__0_carry__2_i_3_n_0\
    );
\channel_1_dutycycle_o0__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(11),
      I1 => channel_1_dutycycle_counter_reg(9),
      I2 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o0__0_carry__2_i_4_n_0\
    );
\channel_1_dutycycle_o0__0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(16),
      I1 => channel_1_dutycycle_counter_reg(12),
      I2 => channel_1_dutycycle_counter_reg(14),
      I3 => channel_1_dutycycle_counter_reg(13),
      I4 => channel_1_dutycycle_counter_reg(15),
      I5 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o0__0_carry__2_i_5_n_0\
    );
\channel_1_dutycycle_o0__0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(15),
      I1 => channel_1_dutycycle_counter_reg(11),
      I2 => channel_1_dutycycle_counter_reg(13),
      I3 => channel_1_dutycycle_counter_reg(12),
      I4 => channel_1_dutycycle_counter_reg(14),
      I5 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o0__0_carry__2_i_6_n_0\
    );
\channel_1_dutycycle_o0__0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(14),
      I1 => channel_1_dutycycle_counter_reg(10),
      I2 => channel_1_dutycycle_counter_reg(12),
      I3 => channel_1_dutycycle_counter_reg(11),
      I4 => channel_1_dutycycle_counter_reg(13),
      I5 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o0__0_carry__2_i_7_n_0\
    );
\channel_1_dutycycle_o0__0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(13),
      I1 => channel_1_dutycycle_counter_reg(9),
      I2 => channel_1_dutycycle_counter_reg(11),
      I3 => channel_1_dutycycle_counter_reg(10),
      I4 => channel_1_dutycycle_counter_reg(12),
      I5 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_1_dutycycle_o0__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__0_carry__2_n_0\,
      CO(3) => \channel_1_dutycycle_o0__0_carry__3_n_0\,
      CO(2) => \channel_1_dutycycle_o0__0_carry__3_n_1\,
      CO(1) => \channel_1_dutycycle_o0__0_carry__3_n_2\,
      CO(0) => \channel_1_dutycycle_o0__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => channel_1_dutycycle_counter_reg(16),
      DI(2) => \channel_1_dutycycle_o0__0_carry__3_i_1_n_0\,
      DI(1) => \channel_1_dutycycle_o0__0_carry__3_i_2_n_0\,
      DI(0) => \channel_1_dutycycle_o0__0_carry__3_i_3_n_0\,
      O(3) => \channel_1_dutycycle_o0__0_carry__3_n_4\,
      O(2) => \channel_1_dutycycle_o0__0_carry__3_n_5\,
      O(1) => \channel_1_dutycycle_o0__0_carry__3_n_6\,
      O(0) => \channel_1_dutycycle_o0__0_carry__3_n_7\,
      S(3) => \channel_1_dutycycle_o0__0_carry__3_i_4_n_0\,
      S(2) => \channel_1_dutycycle_o0__0_carry__3_i_5_n_0\,
      S(1) => \channel_1_dutycycle_o0__0_carry__3_i_6_n_0\,
      S(0) => \channel_1_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_1_dutycycle_o0__0_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(15),
      I1 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o0__0_carry__3_i_1_n_0\
    );
\channel_1_dutycycle_o0__0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(14),
      I1 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o0__0_carry__3_i_2_n_0\
    );
\channel_1_dutycycle_o0__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(15),
      I1 => channel_1_dutycycle_counter_reg(13),
      I2 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o0__0_carry__3_i_3_n_0\
    );
\channel_1_dutycycle_o0__0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(16),
      I1 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o0__0_carry__3_i_4_n_0\
    );
\channel_1_dutycycle_o0__0_carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(17),
      I1 => channel_1_dutycycle_counter_reg(15),
      I2 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o0__0_carry__3_i_5_n_0\
    );
\channel_1_dutycycle_o0__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(16),
      I1 => channel_1_dutycycle_counter_reg(14),
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o0__0_carry__3_i_6_n_0\
    );
\channel_1_dutycycle_o0__0_carry__3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(17),
      I1 => channel_1_dutycycle_counter_reg(13),
      I2 => channel_1_dutycycle_counter_reg(15),
      I3 => channel_1_dutycycle_counter_reg(16),
      I4 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_1_dutycycle_o0__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__0_carry__3_n_0\,
      CO(3 downto 2) => \NLW_channel_1_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_1_dutycycle_o0__0_carry__4_n_2\,
      CO(0) => \NLW_channel_1_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_1_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_1_dutycycle_o0__0_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_1_dutycycle_o0__0_carry__4_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_1_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_1_dutycycle_o0__0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_1_dutycycle_o0__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => channel_1_dutycycle_counter_reg(0),
      I2 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o0__0_carry_i_1_n_0\
    );
\channel_1_dutycycle_o0__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => channel_1_dutycycle_counter_reg(0),
      I2 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o0__0_carry_i_2_n_0\
    );
\channel_1_dutycycle_o0__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => channel_1_dutycycle_counter_reg(0),
      O => \channel_1_dutycycle_o0__0_carry_i_3_n_0\
    );
\channel_1_dutycycle_o0__0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(4),
      I1 => channel_1_dutycycle_counter_reg(0),
      I2 => channel_1_dutycycle_counter_reg(2),
      I3 => channel_1_dutycycle_counter_reg(3),
      I4 => channel_1_dutycycle_counter_reg(1),
      I5 => channel_1_dutycycle_counter_reg(5),
      O => \channel_1_dutycycle_o0__0_carry_i_4_n_0\
    );
\channel_1_dutycycle_o0__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => channel_1_dutycycle_counter_reg(0),
      I2 => channel_1_dutycycle_counter_reg(4),
      I3 => channel_1_dutycycle_counter_reg(1),
      I4 => channel_1_dutycycle_counter_reg(3),
      O => \channel_1_dutycycle_o0__0_carry_i_5_n_0\
    );
\channel_1_dutycycle_o0__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(0),
      I1 => channel_1_dutycycle_counter_reg(2),
      I2 => channel_1_dutycycle_counter_reg(1),
      I3 => channel_1_dutycycle_counter_reg(3),
      O => \channel_1_dutycycle_o0__0_carry_i_6_n_0\
    );
\channel_1_dutycycle_o0__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => channel_1_dutycycle_counter_reg(0),
      O => \channel_1_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_1_dutycycle_o0__129_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_dutycycle_o0__129_carry_n_0\,
      CO(2) => \channel_1_dutycycle_o0__129_carry_n_1\,
      CO(1) => \channel_1_dutycycle_o0__129_carry_n_2\,
      CO(0) => \channel_1_dutycycle_o0__129_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__0_carry__0_n_6\,
      DI(2) => \channel_1_dutycycle_o0__0_carry__0_n_7\,
      DI(1) => \channel_1_dutycycle_o0__0_carry_n_4\,
      DI(0) => \channel_1_dutycycle_o0__0_carry_n_5\,
      O(3 downto 0) => \NLW_channel_1_dutycycle_o0__129_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o0__129_carry_i_1_n_0\,
      S(2) => \channel_1_dutycycle_o0__129_carry_i_2_n_0\,
      S(1) => \channel_1_dutycycle_o0__129_carry_i_3_n_0\,
      S(0) => \channel_1_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_1_dutycycle_o0__129_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__129_carry_n_0\,
      CO(3) => \channel_1_dutycycle_o0__129_carry__0_n_0\,
      CO(2) => \channel_1_dutycycle_o0__129_carry__0_n_1\,
      CO(1) => \channel_1_dutycycle_o0__129_carry__0_n_2\,
      CO(0) => \channel_1_dutycycle_o0__129_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => channel_1_dutycycle_counter_reg(0),
      DI(2) => \channel_1_dutycycle_o0__0_carry__1_n_7\,
      DI(1) => \channel_1_dutycycle_o0__0_carry__0_n_4\,
      DI(0) => \channel_1_dutycycle_o0__0_carry__0_n_5\,
      O(3 downto 0) => \NLW_channel_1_dutycycle_o0__129_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o0__129_carry__0_i_1_n_0\,
      S(2) => \channel_1_dutycycle_o0__129_carry__0_i_2_n_0\,
      S(1) => \channel_1_dutycycle_o0__129_carry__0_i_3_n_0\,
      S(0) => \channel_1_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_1_dutycycle_o0__129_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__0_n_4\,
      I1 => \channel_1_dutycycle_o0__0_carry__1_n_6\,
      I2 => channel_1_dutycycle_counter_reg(0),
      O => \channel_1_dutycycle_o0__129_carry__0_i_1_n_0\
    );
\channel_1_dutycycle_o0__129_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry__1_n_7\,
      I1 => \channel_1_dutycycle_o0__58_carry__0_n_5\,
      O => \channel_1_dutycycle_o0__129_carry__0_i_2_n_0\
    );
\channel_1_dutycycle_o0__129_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry__0_n_4\,
      I1 => \channel_1_dutycycle_o0__58_carry__0_n_6\,
      O => \channel_1_dutycycle_o0__129_carry__0_i_3_n_0\
    );
\channel_1_dutycycle_o0__129_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry__0_n_5\,
      I1 => \channel_1_dutycycle_o0__58_carry__0_n_7\,
      O => \channel_1_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_1_dutycycle_o0__129_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__129_carry__0_n_0\,
      CO(3) => \channel_1_dutycycle_o0__129_carry__1_n_0\,
      CO(2) => \channel_1_dutycycle_o0__129_carry__1_n_1\,
      CO(1) => \channel_1_dutycycle_o0__129_carry__1_n_2\,
      CO(0) => \channel_1_dutycycle_o0__129_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__129_carry__1_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__129_carry__1_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__129_carry__1_i_3_n_0\,
      DI(0) => \channel_1_dutycycle_o0__129_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_1_dutycycle_o0__129_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o0__129_carry__1_i_5_n_0\,
      S(2) => \channel_1_dutycycle_o0__129_carry__1_i_6_n_0\,
      S(1) => \channel_1_dutycycle_o0__129_carry__1_i_7_n_0\,
      S(0) => \channel_1_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_1_dutycycle_o0__129_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_1_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_1_dutycycle_counter_reg(3),
      O => \channel_1_dutycycle_o0__129_carry__1_i_1_n_0\
    );
\channel_1_dutycycle_o0__129_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_1_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_1_dutycycle_counter_reg(2),
      O => \channel_1_dutycycle_o0__129_carry__1_i_2_n_0\
    );
\channel_1_dutycycle_o0__129_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_1_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_1_dutycycle_counter_reg(1),
      O => \channel_1_dutycycle_o0__129_carry__1_i_3_n_0\
    );
\channel_1_dutycycle_o0__129_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(1),
      I1 => \channel_1_dutycycle_o0__58_carry__1_n_7\,
      I2 => \channel_1_dutycycle_o0__0_carry__1_n_5\,
      O => \channel_1_dutycycle_o0__129_carry__1_i_4_n_0\
    );
\channel_1_dutycycle_o0__129_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_1_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_1_dutycycle_counter_reg(4),
      I3 => \channel_1_dutycycle_o0__129_carry__1_i_1_n_0\,
      O => \channel_1_dutycycle_o0__129_carry__1_i_5_n_0\
    );
\channel_1_dutycycle_o0__129_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_1_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_1_dutycycle_counter_reg(3),
      I3 => \channel_1_dutycycle_o0__129_carry__1_i_2_n_0\,
      O => \channel_1_dutycycle_o0__129_carry__1_i_6_n_0\
    );
\channel_1_dutycycle_o0__129_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_1_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_1_dutycycle_counter_reg(2),
      I3 => \channel_1_dutycycle_o0__129_carry__1_i_3_n_0\,
      O => \channel_1_dutycycle_o0__129_carry__1_i_7_n_0\
    );
\channel_1_dutycycle_o0__129_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_1_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_1_dutycycle_counter_reg(1),
      I3 => \channel_1_dutycycle_o0__0_carry__1_n_6\,
      I4 => \channel_1_dutycycle_o0__58_carry__0_n_4\,
      O => \channel_1_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_1_dutycycle_o0__129_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__129_carry__1_n_0\,
      CO(3) => \channel_1_dutycycle_o0__129_carry__2_n_0\,
      CO(2) => \channel_1_dutycycle_o0__129_carry__2_n_1\,
      CO(1) => \channel_1_dutycycle_o0__129_carry__2_n_2\,
      CO(0) => \channel_1_dutycycle_o0__129_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__129_carry__2_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__129_carry__2_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__129_carry__2_i_3_n_0\,
      DI(0) => \channel_1_dutycycle_o0__129_carry__2_i_4_n_0\,
      O(3) => \channel_1_dutycycle_o0__129_carry__2_n_4\,
      O(2) => \channel_1_dutycycle_o0__129_carry__2_n_5\,
      O(1 downto 0) => \NLW_channel_1_dutycycle_o0__129_carry__2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_1_dutycycle_o0__129_carry__2_i_5_n_0\,
      S(2) => \channel_1_dutycycle_o0__129_carry__2_i_6_n_0\,
      S(1) => \channel_1_dutycycle_o0__129_carry__2_i_7_n_0\,
      S(0) => \channel_1_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_1_dutycycle_o0__129_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_1_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_1_dutycycle_counter_reg(7),
      O => \channel_1_dutycycle_o0__129_carry__2_i_1_n_0\
    );
\channel_1_dutycycle_o0__129_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_1_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_1_dutycycle_counter_reg(6),
      O => \channel_1_dutycycle_o0__129_carry__2_i_2_n_0\
    );
\channel_1_dutycycle_o0__129_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_1_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_1_dutycycle_counter_reg(5),
      O => \channel_1_dutycycle_o0__129_carry__2_i_3_n_0\
    );
\channel_1_dutycycle_o0__129_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_1_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o0__129_carry__2_i_4_n_0\
    );
\channel_1_dutycycle_o0__129_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_1_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_1_dutycycle_counter_reg(8),
      I3 => \channel_1_dutycycle_o0__129_carry__2_i_1_n_0\,
      O => \channel_1_dutycycle_o0__129_carry__2_i_5_n_0\
    );
\channel_1_dutycycle_o0__129_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_1_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_1_dutycycle_counter_reg(7),
      I3 => \channel_1_dutycycle_o0__129_carry__2_i_2_n_0\,
      O => \channel_1_dutycycle_o0__129_carry__2_i_6_n_0\
    );
\channel_1_dutycycle_o0__129_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_1_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_1_dutycycle_counter_reg(6),
      I3 => \channel_1_dutycycle_o0__129_carry__2_i_3_n_0\,
      O => \channel_1_dutycycle_o0__129_carry__2_i_7_n_0\
    );
\channel_1_dutycycle_o0__129_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_1_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_1_dutycycle_counter_reg(5),
      I3 => \channel_1_dutycycle_o0__129_carry__2_i_4_n_0\,
      O => \channel_1_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_1_dutycycle_o0__129_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__129_carry__2_n_0\,
      CO(3) => \channel_1_dutycycle_o0__129_carry__3_n_0\,
      CO(2) => \channel_1_dutycycle_o0__129_carry__3_n_1\,
      CO(1) => \channel_1_dutycycle_o0__129_carry__3_n_2\,
      CO(0) => \channel_1_dutycycle_o0__129_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__129_carry__3_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__129_carry__3_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__129_carry__3_i_3_n_0\,
      DI(0) => \channel_1_dutycycle_o0__129_carry__3_i_4_n_0\,
      O(3) => \channel_1_dutycycle_o0__129_carry__3_n_4\,
      O(2) => \channel_1_dutycycle_o0__129_carry__3_n_5\,
      O(1) => \channel_1_dutycycle_o0__129_carry__3_n_6\,
      O(0) => \channel_1_dutycycle_o0__129_carry__3_n_7\,
      S(3) => \channel_1_dutycycle_o0__129_carry__3_i_5_n_0\,
      S(2) => \channel_1_dutycycle_o0__129_carry__3_i_6_n_0\,
      S(1) => \channel_1_dutycycle_o0__129_carry__3_i_7_n_0\,
      S(0) => \channel_1_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_1_dutycycle_o0__129_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_1_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_1_dutycycle_counter_reg(11),
      O => \channel_1_dutycycle_o0__129_carry__3_i_1_n_0\
    );
\channel_1_dutycycle_o0__129_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_1_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_1_dutycycle_counter_reg(10),
      O => \channel_1_dutycycle_o0__129_carry__3_i_2_n_0\
    );
\channel_1_dutycycle_o0__129_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_1_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_1_dutycycle_counter_reg(9),
      O => \channel_1_dutycycle_o0__129_carry__3_i_3_n_0\
    );
\channel_1_dutycycle_o0__129_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_1_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_1_dutycycle_counter_reg(8),
      O => \channel_1_dutycycle_o0__129_carry__3_i_4_n_0\
    );
\channel_1_dutycycle_o0__129_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_1_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_1_dutycycle_counter_reg(12),
      I3 => \channel_1_dutycycle_o0__129_carry__3_i_1_n_0\,
      O => \channel_1_dutycycle_o0__129_carry__3_i_5_n_0\
    );
\channel_1_dutycycle_o0__129_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_1_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_1_dutycycle_counter_reg(11),
      I3 => \channel_1_dutycycle_o0__129_carry__3_i_2_n_0\,
      O => \channel_1_dutycycle_o0__129_carry__3_i_6_n_0\
    );
\channel_1_dutycycle_o0__129_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_1_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_1_dutycycle_counter_reg(10),
      I3 => \channel_1_dutycycle_o0__129_carry__3_i_3_n_0\,
      O => \channel_1_dutycycle_o0__129_carry__3_i_7_n_0\
    );
\channel_1_dutycycle_o0__129_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_1_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_1_dutycycle_counter_reg(9),
      I3 => \channel_1_dutycycle_o0__129_carry__3_i_4_n_0\,
      O => \channel_1_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_1_dutycycle_o0__129_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__129_carry__3_n_0\,
      CO(3) => \channel_1_dutycycle_o0__129_carry__4_n_0\,
      CO(2) => \channel_1_dutycycle_o0__129_carry__4_n_1\,
      CO(1) => \channel_1_dutycycle_o0__129_carry__4_n_2\,
      CO(0) => \channel_1_dutycycle_o0__129_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__129_carry__4_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__129_carry__4_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__129_carry__4_i_3_n_0\,
      DI(0) => \channel_1_dutycycle_o0__129_carry__4_i_4_n_0\,
      O(3) => \channel_1_dutycycle_o0__129_carry__4_n_4\,
      O(2) => \channel_1_dutycycle_o0__129_carry__4_n_5\,
      O(1) => \channel_1_dutycycle_o0__129_carry__4_n_6\,
      O(0) => \channel_1_dutycycle_o0__129_carry__4_n_7\,
      S(3) => \channel_1_dutycycle_o0__129_carry__4_i_5_n_0\,
      S(2) => \channel_1_dutycycle_o0__129_carry__4_i_6_n_0\,
      S(1) => \channel_1_dutycycle_o0__129_carry__4_i_7_n_0\,
      S(0) => \channel_1_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_1_dutycycle_o0__129_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_1_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o0__129_carry__4_i_1_n_0\
    );
\channel_1_dutycycle_o0__129_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_1_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o0__129_carry__4_i_2_n_0\
    );
\channel_1_dutycycle_o0__129_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_1_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o0__129_carry__4_i_3_n_0\
    );
\channel_1_dutycycle_o0__129_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_1_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_1_dutycycle_counter_reg(12),
      O => \channel_1_dutycycle_o0__129_carry__4_i_4_n_0\
    );
\channel_1_dutycycle_o0__129_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_1_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_1_dutycycle_counter_reg(16),
      I3 => \channel_1_dutycycle_o0__129_carry__4_i_1_n_0\,
      O => \channel_1_dutycycle_o0__129_carry__4_i_5_n_0\
    );
\channel_1_dutycycle_o0__129_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_1_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_1_dutycycle_counter_reg(15),
      I3 => \channel_1_dutycycle_o0__129_carry__4_i_2_n_0\,
      O => \channel_1_dutycycle_o0__129_carry__4_i_6_n_0\
    );
\channel_1_dutycycle_o0__129_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_1_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_1_dutycycle_counter_reg(14),
      I3 => \channel_1_dutycycle_o0__129_carry__4_i_3_n_0\,
      O => \channel_1_dutycycle_o0__129_carry__4_i_7_n_0\
    );
\channel_1_dutycycle_o0__129_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_1_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_1_dutycycle_counter_reg(13),
      I3 => \channel_1_dutycycle_o0__129_carry__4_i_4_n_0\,
      O => \channel_1_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_1_dutycycle_o0__129_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__129_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_1_dutycycle_o0__129_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_1_dutycycle_o0__129_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_1_dutycycle_o0__129_carry__5_i_1_n_0\,
      O(3 downto 2) => \NLW_channel_1_dutycycle_o0__129_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_1_dutycycle_o0__129_carry__5_n_6\,
      O(0) => \channel_1_dutycycle_o0__129_carry__5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \channel_1_dutycycle_o0__129_carry__5_i_2_n_0\,
      S(0) => \channel_1_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_1_dutycycle_o0__129_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_1_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o0__129_carry__5_i_1_n_0\
    );
\channel_1_dutycycle_o0__129_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(17),
      I1 => \channel_1_dutycycle_o0__129_carry__5_i_4_n_3\,
      I2 => \channel_1_dutycycle_o0__0_carry__4_n_2\,
      O => \channel_1_dutycycle_o0__129_carry__5_i_2_n_0\
    );
\channel_1_dutycycle_o0__129_carry__5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__5_i_1_n_0\,
      I1 => \channel_1_dutycycle_o0__0_carry__4_n_2\,
      I2 => \channel_1_dutycycle_o0__129_carry__5_i_4_n_3\,
      I3 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_1_dutycycle_o0__129_carry__5_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__58_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_1_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_1_dutycycle_o0__129_carry__5_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_1_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_1_dutycycle_o0__129_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry__0_n_6\,
      I1 => \channel_1_dutycycle_o0__58_carry_n_4\,
      O => \channel_1_dutycycle_o0__129_carry_i_1_n_0\
    );
\channel_1_dutycycle_o0__129_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry__0_n_7\,
      I1 => \channel_1_dutycycle_o0__58_carry_n_5\,
      O => \channel_1_dutycycle_o0__129_carry_i_2_n_0\
    );
\channel_1_dutycycle_o0__129_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry_n_4\,
      I1 => \channel_1_dutycycle_o0__58_carry_n_6\,
      O => \channel_1_dutycycle_o0__129_carry_i_3_n_0\
    );
\channel_1_dutycycle_o0__129_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__0_carry_n_5\,
      I1 => \channel_1_dutycycle_o0__58_carry_n_7\,
      O => \channel_1_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_1_dutycycle_o0__192_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_dutycycle_o0__192_carry_n_0\,
      CO(2) => \channel_1_dutycycle_o0__192_carry_n_1\,
      CO(1) => \channel_1_dutycycle_o0__192_carry_n_2\,
      CO(0) => \channel_1_dutycycle_o0__192_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__192_carry_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__192_carry_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__192_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_1_dutycycle_o0__192_carry_n_4\,
      O(2) => \channel_1_dutycycle_o0__192_carry_n_5\,
      O(1) => \channel_1_dutycycle_o0__192_carry_n_6\,
      O(0) => \channel_1_dutycycle_o0__192_carry_n_7\,
      S(3) => \channel_1_dutycycle_o0__192_carry_i_4_n_0\,
      S(2) => \channel_1_dutycycle_o0__192_carry_i_5_n_0\,
      S(1) => \channel_1_dutycycle_o0__192_carry_i_6_n_0\,
      S(0) => \channel_1_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_1_dutycycle_o0__192_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__192_carry_n_0\,
      CO(3) => \channel_1_dutycycle_o0__192_carry__0_n_0\,
      CO(2) => \channel_1_dutycycle_o0__192_carry__0_n_1\,
      CO(1) => \channel_1_dutycycle_o0__192_carry__0_n_2\,
      CO(0) => \channel_1_dutycycle_o0__192_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__192_carry__0_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__192_carry__0_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__192_carry__0_i_3_n_0\,
      DI(0) => \channel_1_dutycycle_o0__192_carry__0_i_4_n_0\,
      O(3) => \channel_1_dutycycle_o0__192_carry__0_n_4\,
      O(2) => \channel_1_dutycycle_o0__192_carry__0_n_5\,
      O(1) => \channel_1_dutycycle_o0__192_carry__0_n_6\,
      O(0) => \channel_1_dutycycle_o0__192_carry__0_n_7\,
      S(3) => \channel_1_dutycycle_o0__192_carry__0_i_5_n_0\,
      S(2) => \channel_1_dutycycle_o0__192_carry__0_i_6_n_0\,
      S(1) => \channel_1_dutycycle_o0__192_carry__0_i_7_n_0\,
      S(0) => \channel_1_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_1_dutycycle_o0__192_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_1_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_1_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_1_dutycycle_o0__192_carry__0_i_1_n_0\
    );
\channel_1_dutycycle_o0__192_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_1_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_1_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_1_dutycycle_o0__192_carry__0_i_2_n_0\
    );
\channel_1_dutycycle_o0__192_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_1_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_1_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_1_dutycycle_o0__192_carry__0_i_3_n_0\
    );
\channel_1_dutycycle_o0__192_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_1_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_1_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_1_dutycycle_o0__192_carry__0_i_4_n_0\
    );
\channel_1_dutycycle_o0__192_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_1_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_1_dutycycle_o0__129_carry__4_n_7\,
      I3 => \channel_1_dutycycle_o0__129_carry__3_n_4\,
      I4 => \channel_1_dutycycle_o0__129_carry__4_n_6\,
      I5 => \channel_1_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_1_dutycycle_o0__192_carry__0_i_5_n_0\
    );
\channel_1_dutycycle_o0__192_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_1_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_1_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_1_dutycycle_o0__129_carry__3_n_5\,
      I4 => \channel_1_dutycycle_o0__129_carry__4_n_7\,
      I5 => \channel_1_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_1_dutycycle_o0__192_carry__0_i_6_n_0\
    );
\channel_1_dutycycle_o0__192_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_1_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_1_dutycycle_o0__129_carry__3_n_5\,
      I3 => \channel_1_dutycycle_o0__129_carry__3_n_6\,
      I4 => \channel_1_dutycycle_o0__129_carry__3_n_4\,
      I5 => \channel_1_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_1_dutycycle_o0__192_carry__0_i_7_n_0\
    );
\channel_1_dutycycle_o0__192_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_1_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_1_dutycycle_o0__129_carry__3_n_6\,
      I3 => \channel_1_dutycycle_o0__129_carry__3_n_7\,
      I4 => \channel_1_dutycycle_o0__129_carry__3_n_5\,
      I5 => \channel_1_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_1_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_1_dutycycle_o0__192_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__192_carry__0_n_0\,
      CO(3) => \channel_1_dutycycle_o0__192_carry__1_n_0\,
      CO(2) => \channel_1_dutycycle_o0__192_carry__1_n_1\,
      CO(1) => \channel_1_dutycycle_o0__192_carry__1_n_2\,
      CO(0) => \channel_1_dutycycle_o0__192_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__192_carry__1_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__192_carry__1_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__192_carry__1_i_3_n_0\,
      DI(0) => \channel_1_dutycycle_o0__192_carry__1_i_4_n_0\,
      O(3) => \channel_1_dutycycle_o0__192_carry__1_n_4\,
      O(2) => \channel_1_dutycycle_o0__192_carry__1_n_5\,
      O(1) => \channel_1_dutycycle_o0__192_carry__1_n_6\,
      O(0) => \channel_1_dutycycle_o0__192_carry__1_n_7\,
      S(3) => \channel_1_dutycycle_o0__192_carry__1_i_5_n_0\,
      S(2) => \channel_1_dutycycle_o0__192_carry__1_i_6_n_0\,
      S(1) => \channel_1_dutycycle_o0__192_carry__1_i_7_n_0\,
      S(0) => \channel_1_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_1_dutycycle_o0__192_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_1_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_1_dutycycle_o0__192_carry__1_i_1_n_0\
    );
\channel_1_dutycycle_o0__192_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_1_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_1_dutycycle_o0__192_carry__1_i_2_n_0\
    );
\channel_1_dutycycle_o0__192_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_1_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_1_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_1_dutycycle_o0__192_carry__1_i_3_n_0\
    );
\channel_1_dutycycle_o0__192_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_1_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_1_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_1_dutycycle_o0__192_carry__1_i_4_n_0\
    );
\channel_1_dutycycle_o0__192_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_1_dutycycle_o0__129_carry__4_n_5\,
      I2 => \channel_1_dutycycle_o0__129_carry__5_n_6\,
      I3 => \channel_1_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_1_dutycycle_o0__192_carry__1_i_5_n_0\
    );
\channel_1_dutycycle_o0__192_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_1_dutycycle_o0__129_carry__4_n_6\,
      I2 => \channel_1_dutycycle_o0__129_carry__5_n_7\,
      I3 => \channel_1_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_1_dutycycle_o0__192_carry__1_i_6_n_0\
    );
\channel_1_dutycycle_o0__192_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_1_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_1_dutycycle_o0__129_carry__4_n_5\,
      I3 => \channel_1_dutycycle_o0__129_carry__4_n_4\,
      I4 => \channel_1_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_1_dutycycle_o0__192_carry__1_i_7_n_0\
    );
\channel_1_dutycycle_o0__192_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_1_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_1_dutycycle_o0__129_carry__4_n_6\,
      I3 => \channel_1_dutycycle_o0__129_carry__4_n_7\,
      I4 => \channel_1_dutycycle_o0__129_carry__4_n_5\,
      I5 => \channel_1_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_1_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_1_dutycycle_o0__192_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__192_carry__1_n_0\,
      CO(3 downto 0) => \NLW_channel_1_dutycycle_o0__192_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_1_dutycycle_o0__192_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_1_dutycycle_o0__192_carry__2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_1_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_1_dutycycle_o0__192_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_1_dutycycle_o0__129_carry__4_n_4\,
      I2 => \channel_1_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_1_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_1_dutycycle_o0__192_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_1_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_1_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_1_dutycycle_o0__192_carry_i_1_n_0\
    );
\channel_1_dutycycle_o0__192_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_1_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_1_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_1_dutycycle_o0__192_carry_i_2_n_0\
    );
\channel_1_dutycycle_o0__192_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_1_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_1_dutycycle_o0__192_carry_i_3_n_0\
    );
\channel_1_dutycycle_o0__192_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_1_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_1_dutycycle_o0__129_carry__3_n_7\,
      I3 => \channel_1_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_1_dutycycle_o0__129_carry__3_n_6\,
      I5 => \channel_1_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_1_dutycycle_o0__192_carry_i_4_n_0\
    );
\channel_1_dutycycle_o0__192_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_1_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_1_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_1_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_1_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_1_dutycycle_o0__192_carry_i_5_n_0\
    );
\channel_1_dutycycle_o0__192_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_1_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_1_dutycycle_o0__129_carry__2_n_4\,
      I3 => \channel_1_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_1_dutycycle_o0__192_carry_i_6_n_0\
    );
\channel_1_dutycycle_o0__192_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_1_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_1_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_1_dutycycle_o0__229_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_dutycycle_o0__229_carry_n_0\,
      CO(2) => \channel_1_dutycycle_o0__229_carry_n_1\,
      CO(1) => \channel_1_dutycycle_o0__229_carry_n_2\,
      CO(0) => \channel_1_dutycycle_o0__229_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__229_carry_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__229_carry_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__229_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_1_dutycycle_o0__229_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o0__229_carry_i_4_n_0\,
      S(2) => \channel_1_dutycycle_o0__229_carry_i_5_n_0\,
      S(1) => \channel_1_dutycycle_o0__229_carry_i_6_n_0\,
      S(0) => \channel_1_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_1_dutycycle_o0__229_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__229_carry_n_0\,
      CO(3) => \channel_1_dutycycle_o0__229_carry__0_n_0\,
      CO(2) => \channel_1_dutycycle_o0__229_carry__0_n_1\,
      CO(1) => \channel_1_dutycycle_o0__229_carry__0_n_2\,
      CO(0) => \channel_1_dutycycle_o0__229_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__229_carry__0_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__229_carry__0_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__229_carry__0_i_3_n_0\,
      DI(0) => \channel_1_dutycycle_o0__229_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_1_dutycycle_o0__229_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o0__229_carry__0_i_5_n_0\,
      S(2) => \channel_1_dutycycle_o0__229_carry__0_i_6_n_0\,
      S(1) => \channel_1_dutycycle_o0__229_carry__0_i_7_n_0\,
      S(0) => \channel_1_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_1_dutycycle_o0__229_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__192_carry_n_4\,
      I1 => channel_1_dutycycle_counter_reg(8),
      O => \channel_1_dutycycle_o0__229_carry__0_i_1_n_0\
    );
\channel_1_dutycycle_o0__229_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__192_carry_n_5\,
      I1 => channel_1_dutycycle_counter_reg(7),
      O => \channel_1_dutycycle_o0__229_carry__0_i_2_n_0\
    );
\channel_1_dutycycle_o0__229_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__192_carry_n_6\,
      I1 => channel_1_dutycycle_counter_reg(6),
      O => \channel_1_dutycycle_o0__229_carry__0_i_3_n_0\
    );
\channel_1_dutycycle_o0__229_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__192_carry_n_7\,
      I1 => channel_1_dutycycle_counter_reg(5),
      O => \channel_1_dutycycle_o0__229_carry__0_i_4_n_0\
    );
\channel_1_dutycycle_o0__229_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(8),
      I1 => \channel_1_dutycycle_o0__192_carry_n_4\,
      I2 => \channel_1_dutycycle_o0__192_carry__0_n_7\,
      I3 => channel_1_dutycycle_counter_reg(9),
      O => \channel_1_dutycycle_o0__229_carry__0_i_5_n_0\
    );
\channel_1_dutycycle_o0__229_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(7),
      I1 => \channel_1_dutycycle_o0__192_carry_n_5\,
      I2 => \channel_1_dutycycle_o0__192_carry_n_4\,
      I3 => channel_1_dutycycle_counter_reg(8),
      O => \channel_1_dutycycle_o0__229_carry__0_i_6_n_0\
    );
\channel_1_dutycycle_o0__229_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(6),
      I1 => \channel_1_dutycycle_o0__192_carry_n_6\,
      I2 => \channel_1_dutycycle_o0__192_carry_n_5\,
      I3 => channel_1_dutycycle_counter_reg(7),
      O => \channel_1_dutycycle_o0__229_carry__0_i_7_n_0\
    );
\channel_1_dutycycle_o0__229_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(5),
      I1 => \channel_1_dutycycle_o0__192_carry_n_7\,
      I2 => \channel_1_dutycycle_o0__192_carry_n_6\,
      I3 => channel_1_dutycycle_counter_reg(6),
      O => \channel_1_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_1_dutycycle_o0__229_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__229_carry__0_n_0\,
      CO(3) => \channel_1_dutycycle_o0__229_carry__1_n_0\,
      CO(2) => \channel_1_dutycycle_o0__229_carry__1_n_1\,
      CO(1) => \channel_1_dutycycle_o0__229_carry__1_n_2\,
      CO(0) => \channel_1_dutycycle_o0__229_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__229_carry__1_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__229_carry__1_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__229_carry__1_i_3_n_0\,
      DI(0) => \channel_1_dutycycle_o0__229_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_1_dutycycle_o0__229_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o0__229_carry__1_i_5_n_0\,
      S(2) => \channel_1_dutycycle_o0__229_carry__1_i_6_n_0\,
      S(1) => \channel_1_dutycycle_o0__229_carry__1_i_7_n_0\,
      S(0) => \channel_1_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_1_dutycycle_o0__229_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__192_carry__0_n_4\,
      I1 => channel_1_dutycycle_counter_reg(12),
      O => \channel_1_dutycycle_o0__229_carry__1_i_1_n_0\
    );
\channel_1_dutycycle_o0__229_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__192_carry__0_n_5\,
      I1 => channel_1_dutycycle_counter_reg(11),
      O => \channel_1_dutycycle_o0__229_carry__1_i_2_n_0\
    );
\channel_1_dutycycle_o0__229_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__192_carry__0_n_6\,
      I1 => channel_1_dutycycle_counter_reg(10),
      O => \channel_1_dutycycle_o0__229_carry__1_i_3_n_0\
    );
\channel_1_dutycycle_o0__229_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__192_carry__0_n_7\,
      I1 => channel_1_dutycycle_counter_reg(9),
      O => \channel_1_dutycycle_o0__229_carry__1_i_4_n_0\
    );
\channel_1_dutycycle_o0__229_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(12),
      I1 => \channel_1_dutycycle_o0__192_carry__0_n_4\,
      I2 => \channel_1_dutycycle_o0__192_carry__1_n_7\,
      I3 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o0__229_carry__1_i_5_n_0\
    );
\channel_1_dutycycle_o0__229_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(11),
      I1 => \channel_1_dutycycle_o0__192_carry__0_n_5\,
      I2 => \channel_1_dutycycle_o0__192_carry__0_n_4\,
      I3 => channel_1_dutycycle_counter_reg(12),
      O => \channel_1_dutycycle_o0__229_carry__1_i_6_n_0\
    );
\channel_1_dutycycle_o0__229_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(10),
      I1 => \channel_1_dutycycle_o0__192_carry__0_n_6\,
      I2 => \channel_1_dutycycle_o0__192_carry__0_n_5\,
      I3 => channel_1_dutycycle_counter_reg(11),
      O => \channel_1_dutycycle_o0__229_carry__1_i_7_n_0\
    );
\channel_1_dutycycle_o0__229_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(9),
      I1 => \channel_1_dutycycle_o0__192_carry__0_n_7\,
      I2 => \channel_1_dutycycle_o0__192_carry__0_n_6\,
      I3 => channel_1_dutycycle_counter_reg(10),
      O => \channel_1_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_1_dutycycle_o0__229_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__229_carry__1_n_0\,
      CO(3) => \channel_1_dutycycle_o0__229_carry__2_n_0\,
      CO(2) => \channel_1_dutycycle_o0__229_carry__2_n_1\,
      CO(1) => \channel_1_dutycycle_o0__229_carry__2_n_2\,
      CO(0) => \channel_1_dutycycle_o0__229_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__229_carry__2_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__229_carry__2_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__229_carry__2_i_3_n_0\,
      DI(0) => \channel_1_dutycycle_o0__229_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_1_dutycycle_o0__229_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o0__229_carry__2_i_5_n_0\,
      S(2) => \channel_1_dutycycle_o0__229_carry__2_i_6_n_0\,
      S(1) => \channel_1_dutycycle_o0__229_carry__2_i_7_n_0\,
      S(0) => \channel_1_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_1_dutycycle_o0__229_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__192_carry__1_n_4\,
      I1 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o0__229_carry__2_i_1_n_0\
    );
\channel_1_dutycycle_o0__229_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__192_carry__1_n_5\,
      I1 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o0__229_carry__2_i_2_n_0\
    );
\channel_1_dutycycle_o0__229_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__192_carry__1_n_6\,
      I1 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o0__229_carry__2_i_3_n_0\
    );
\channel_1_dutycycle_o0__229_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__192_carry__1_n_7\,
      I1 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o0__229_carry__2_i_4_n_0\
    );
\channel_1_dutycycle_o0__229_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(16),
      I1 => \channel_1_dutycycle_o0__192_carry__1_n_4\,
      I2 => \channel_1_dutycycle_o0__192_carry__2_n_7\,
      I3 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o0__229_carry__2_i_5_n_0\
    );
\channel_1_dutycycle_o0__229_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(15),
      I1 => \channel_1_dutycycle_o0__192_carry__1_n_5\,
      I2 => \channel_1_dutycycle_o0__192_carry__1_n_4\,
      I3 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o0__229_carry__2_i_6_n_0\
    );
\channel_1_dutycycle_o0__229_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(14),
      I1 => \channel_1_dutycycle_o0__192_carry__1_n_6\,
      I2 => \channel_1_dutycycle_o0__192_carry__1_n_5\,
      I3 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o0__229_carry__2_i_7_n_0\
    );
\channel_1_dutycycle_o0__229_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(13),
      I1 => \channel_1_dutycycle_o0__192_carry__1_n_7\,
      I2 => \channel_1_dutycycle_o0__192_carry__1_n_6\,
      I3 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_1_dutycycle_o0__229_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__3_n_7\,
      I1 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o0__229_carry_i_1_n_0\
    );
\channel_1_dutycycle_o0__229_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__2_n_4\,
      I1 => channel_1_dutycycle_counter_reg(3),
      O => \channel_1_dutycycle_o0__229_carry_i_2_n_0\
    );
\channel_1_dutycycle_o0__229_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__2_n_5\,
      I1 => channel_1_dutycycle_counter_reg(2),
      O => \channel_1_dutycycle_o0__229_carry_i_3_n_0\
    );
\channel_1_dutycycle_o0__229_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(4),
      I1 => \channel_1_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_1_dutycycle_o0__192_carry_n_7\,
      I3 => channel_1_dutycycle_counter_reg(5),
      O => \channel_1_dutycycle_o0__229_carry_i_4_n_0\
    );
\channel_1_dutycycle_o0__229_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(3),
      I1 => \channel_1_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_1_dutycycle_o0__129_carry__3_n_7\,
      I3 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o0__229_carry_i_5_n_0\
    );
\channel_1_dutycycle_o0__229_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => \channel_1_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_1_dutycycle_o0__129_carry__2_n_4\,
      I3 => channel_1_dutycycle_counter_reg(3),
      O => \channel_1_dutycycle_o0__229_carry_i_6_n_0\
    );
\channel_1_dutycycle_o0__229_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => \channel_1_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_1_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_1_dutycycle_o0__260_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_dutycycle_o0__260_carry_n_0\,
      CO(2) => \channel_1_dutycycle_o0__260_carry_n_1\,
      CO(1) => \channel_1_dutycycle_o0__260_carry_n_2\,
      CO(0) => \channel_1_dutycycle_o0__260_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_1_dutycycle_o0__260_carry_n_4\,
      O(2) => \channel_1_dutycycle_o0__260_carry_n_5\,
      O(1) => \channel_1_dutycycle_o0__260_carry_n_6\,
      O(0) => \channel_1_dutycycle_o0__260_carry_n_7\,
      S(3) => \channel_1_dutycycle_o0__129_carry__3_n_6\,
      S(2) => \channel_1_dutycycle_o0__129_carry__3_n_7\,
      S(1) => \channel_1_dutycycle_o0__129_carry__2_n_4\,
      S(0) => \channel_1_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_1_dutycycle_o0__260_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__260_carry_n_0\,
      CO(3) => \channel_1_dutycycle_o0__260_carry__0_n_0\,
      CO(2) => \channel_1_dutycycle_o0__260_carry__0_n_1\,
      CO(1) => \channel_1_dutycycle_o0__260_carry__0_n_2\,
      CO(0) => \channel_1_dutycycle_o0__260_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_dutycycle_o0__260_carry__0_n_4\,
      O(2) => \channel_1_dutycycle_o0__260_carry__0_n_5\,
      O(1) => \channel_1_dutycycle_o0__260_carry__0_n_6\,
      O(0) => \channel_1_dutycycle_o0__260_carry__0_n_7\,
      S(3) => \channel_1_dutycycle_o0__129_carry__4_n_6\,
      S(2) => \channel_1_dutycycle_o0__129_carry__4_n_7\,
      S(1) => \channel_1_dutycycle_o0__129_carry__3_n_4\,
      S(0) => \channel_1_dutycycle_o0__129_carry__3_n_5\
    );
\channel_1_dutycycle_o0__260_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__260_carry__0_n_0\,
      CO(3) => \NLW_channel_1_dutycycle_o0__260_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \channel_1_dutycycle_o0__260_carry__1_n_1\,
      CO(1) => \channel_1_dutycycle_o0__260_carry__1_n_2\,
      CO(0) => \channel_1_dutycycle_o0__260_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_dutycycle_o0__260_carry__1_n_4\,
      O(2) => \channel_1_dutycycle_o0__260_carry__1_n_5\,
      O(1) => \channel_1_dutycycle_o0__260_carry__1_n_6\,
      O(0) => \channel_1_dutycycle_o0__260_carry__1_n_7\,
      S(3) => \channel_1_dutycycle_o0__129_carry__5_n_6\,
      S(2) => \channel_1_dutycycle_o0__129_carry__5_n_7\,
      S(1) => \channel_1_dutycycle_o0__129_carry__4_n_4\,
      S(0) => \channel_1_dutycycle_o0__129_carry__4_n_5\
    );
\channel_1_dutycycle_o0__260_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_1_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_1_dutycycle_o0__58_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_dutycycle_o0__58_carry_n_0\,
      CO(2) => \channel_1_dutycycle_o0__58_carry_n_1\,
      CO(1) => \channel_1_dutycycle_o0__58_carry_n_2\,
      CO(0) => \channel_1_dutycycle_o0__58_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_1_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \channel_1_dutycycle_o0__58_carry_n_4\,
      O(2) => \channel_1_dutycycle_o0__58_carry_n_5\,
      O(1) => \channel_1_dutycycle_o0__58_carry_n_6\,
      O(0) => \channel_1_dutycycle_o0__58_carry_n_7\,
      S(3) => \channel_1_dutycycle_o0__58_carry_i_1_n_0\,
      S(2) => \channel_1_dutycycle_o0__58_carry_i_2_n_0\,
      S(1) => \channel_1_dutycycle_o0__58_carry_i_3_n_0\,
      S(0) => channel_1_dutycycle_counter_reg(0)
    );
\channel_1_dutycycle_o0__58_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__58_carry_n_0\,
      CO(3) => \channel_1_dutycycle_o0__58_carry__0_n_0\,
      CO(2) => \channel_1_dutycycle_o0__58_carry__0_n_1\,
      CO(1) => \channel_1_dutycycle_o0__58_carry__0_n_2\,
      CO(0) => \channel_1_dutycycle_o0__58_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__58_carry__0_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__58_carry__0_i_2_n_0\,
      DI(1 downto 0) => channel_1_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_1_dutycycle_o0__58_carry__0_n_4\,
      O(2) => \channel_1_dutycycle_o0__58_carry__0_n_5\,
      O(1) => \channel_1_dutycycle_o0__58_carry__0_n_6\,
      O(0) => \channel_1_dutycycle_o0__58_carry__0_n_7\,
      S(3) => \channel_1_dutycycle_o0__58_carry__0_i_3_n_0\,
      S(2) => \channel_1_dutycycle_o0__58_carry__0_i_4_n_0\,
      S(1) => \channel_1_dutycycle_o0__58_carry__0_i_5_n_0\,
      S(0) => \channel_1_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_1_dutycycle_o0__58_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(6),
      I1 => channel_1_dutycycle_counter_reg(1),
      I2 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o0__58_carry__0_i_1_n_0\
    );
\channel_1_dutycycle_o0__58_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(6),
      I1 => channel_1_dutycycle_counter_reg(1),
      I2 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o0__58_carry__0_i_2_n_0\
    );
\channel_1_dutycycle_o0__58_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(4),
      I1 => channel_1_dutycycle_counter_reg(1),
      I2 => channel_1_dutycycle_counter_reg(6),
      I3 => channel_1_dutycycle_counter_reg(7),
      I4 => channel_1_dutycycle_counter_reg(2),
      I5 => channel_1_dutycycle_counter_reg(5),
      O => \channel_1_dutycycle_o0__58_carry__0_i_3_n_0\
    );
\channel_1_dutycycle_o0__58_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(6),
      I1 => channel_1_dutycycle_counter_reg(1),
      I2 => channel_1_dutycycle_counter_reg(4),
      I3 => channel_1_dutycycle_counter_reg(5),
      I4 => channel_1_dutycycle_counter_reg(0),
      O => \channel_1_dutycycle_o0__58_carry__0_i_4_n_0\
    );
\channel_1_dutycycle_o0__58_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(0),
      I1 => channel_1_dutycycle_counter_reg(5),
      I2 => channel_1_dutycycle_counter_reg(3),
      O => \channel_1_dutycycle_o0__58_carry__0_i_5_n_0\
    );
\channel_1_dutycycle_o0__58_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_1_dutycycle_o0__58_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__58_carry__0_n_0\,
      CO(3) => \channel_1_dutycycle_o0__58_carry__1_n_0\,
      CO(2) => \channel_1_dutycycle_o0__58_carry__1_n_1\,
      CO(1) => \channel_1_dutycycle_o0__58_carry__1_n_2\,
      CO(0) => \channel_1_dutycycle_o0__58_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__58_carry__1_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__58_carry__1_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__58_carry__1_i_3_n_0\,
      DI(0) => \channel_1_dutycycle_o0__58_carry__1_i_4_n_0\,
      O(3) => \channel_1_dutycycle_o0__58_carry__1_n_4\,
      O(2) => \channel_1_dutycycle_o0__58_carry__1_n_5\,
      O(1) => \channel_1_dutycycle_o0__58_carry__1_n_6\,
      O(0) => \channel_1_dutycycle_o0__58_carry__1_n_7\,
      S(3) => \channel_1_dutycycle_o0__58_carry__1_i_5_n_0\,
      S(2) => \channel_1_dutycycle_o0__58_carry__1_i_6_n_0\,
      S(1) => \channel_1_dutycycle_o0__58_carry__1_i_7_n_0\,
      S(0) => \channel_1_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_1_dutycycle_o0__58_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(10),
      I1 => channel_1_dutycycle_counter_reg(5),
      I2 => channel_1_dutycycle_counter_reg(8),
      O => \channel_1_dutycycle_o0__58_carry__1_i_1_n_0\
    );
\channel_1_dutycycle_o0__58_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(9),
      I1 => channel_1_dutycycle_counter_reg(4),
      I2 => channel_1_dutycycle_counter_reg(7),
      O => \channel_1_dutycycle_o0__58_carry__1_i_2_n_0\
    );
\channel_1_dutycycle_o0__58_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(8),
      I1 => channel_1_dutycycle_counter_reg(3),
      I2 => channel_1_dutycycle_counter_reg(6),
      O => \channel_1_dutycycle_o0__58_carry__1_i_3_n_0\
    );
\channel_1_dutycycle_o0__58_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(7),
      I1 => channel_1_dutycycle_counter_reg(2),
      I2 => channel_1_dutycycle_counter_reg(5),
      O => \channel_1_dutycycle_o0__58_carry__1_i_4_n_0\
    );
\channel_1_dutycycle_o0__58_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(8),
      I1 => channel_1_dutycycle_counter_reg(5),
      I2 => channel_1_dutycycle_counter_reg(10),
      I3 => channel_1_dutycycle_counter_reg(11),
      I4 => channel_1_dutycycle_counter_reg(6),
      I5 => channel_1_dutycycle_counter_reg(9),
      O => \channel_1_dutycycle_o0__58_carry__1_i_5_n_0\
    );
\channel_1_dutycycle_o0__58_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(7),
      I1 => channel_1_dutycycle_counter_reg(4),
      I2 => channel_1_dutycycle_counter_reg(9),
      I3 => channel_1_dutycycle_counter_reg(10),
      I4 => channel_1_dutycycle_counter_reg(5),
      I5 => channel_1_dutycycle_counter_reg(8),
      O => \channel_1_dutycycle_o0__58_carry__1_i_6_n_0\
    );
\channel_1_dutycycle_o0__58_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(6),
      I1 => channel_1_dutycycle_counter_reg(3),
      I2 => channel_1_dutycycle_counter_reg(8),
      I3 => channel_1_dutycycle_counter_reg(9),
      I4 => channel_1_dutycycle_counter_reg(4),
      I5 => channel_1_dutycycle_counter_reg(7),
      O => \channel_1_dutycycle_o0__58_carry__1_i_7_n_0\
    );
\channel_1_dutycycle_o0__58_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(5),
      I1 => channel_1_dutycycle_counter_reg(2),
      I2 => channel_1_dutycycle_counter_reg(7),
      I3 => channel_1_dutycycle_counter_reg(8),
      I4 => channel_1_dutycycle_counter_reg(3),
      I5 => channel_1_dutycycle_counter_reg(6),
      O => \channel_1_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_1_dutycycle_o0__58_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__58_carry__1_n_0\,
      CO(3) => \channel_1_dutycycle_o0__58_carry__2_n_0\,
      CO(2) => \channel_1_dutycycle_o0__58_carry__2_n_1\,
      CO(1) => \channel_1_dutycycle_o0__58_carry__2_n_2\,
      CO(0) => \channel_1_dutycycle_o0__58_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__58_carry__2_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__58_carry__2_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__58_carry__2_i_3_n_0\,
      DI(0) => \channel_1_dutycycle_o0__58_carry__2_i_4_n_0\,
      O(3) => \channel_1_dutycycle_o0__58_carry__2_n_4\,
      O(2) => \channel_1_dutycycle_o0__58_carry__2_n_5\,
      O(1) => \channel_1_dutycycle_o0__58_carry__2_n_6\,
      O(0) => \channel_1_dutycycle_o0__58_carry__2_n_7\,
      S(3) => \channel_1_dutycycle_o0__58_carry__2_i_5_n_0\,
      S(2) => \channel_1_dutycycle_o0__58_carry__2_i_6_n_0\,
      S(1) => \channel_1_dutycycle_o0__58_carry__2_i_7_n_0\,
      S(0) => \channel_1_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_1_dutycycle_o0__58_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(14),
      I1 => channel_1_dutycycle_counter_reg(9),
      I2 => channel_1_dutycycle_counter_reg(12),
      O => \channel_1_dutycycle_o0__58_carry__2_i_1_n_0\
    );
\channel_1_dutycycle_o0__58_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(13),
      I1 => channel_1_dutycycle_counter_reg(8),
      I2 => channel_1_dutycycle_counter_reg(11),
      O => \channel_1_dutycycle_o0__58_carry__2_i_2_n_0\
    );
\channel_1_dutycycle_o0__58_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(12),
      I1 => channel_1_dutycycle_counter_reg(7),
      I2 => channel_1_dutycycle_counter_reg(10),
      O => \channel_1_dutycycle_o0__58_carry__2_i_3_n_0\
    );
\channel_1_dutycycle_o0__58_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(11),
      I1 => channel_1_dutycycle_counter_reg(6),
      I2 => channel_1_dutycycle_counter_reg(9),
      O => \channel_1_dutycycle_o0__58_carry__2_i_4_n_0\
    );
\channel_1_dutycycle_o0__58_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(12),
      I1 => channel_1_dutycycle_counter_reg(9),
      I2 => channel_1_dutycycle_counter_reg(14),
      I3 => channel_1_dutycycle_counter_reg(15),
      I4 => channel_1_dutycycle_counter_reg(10),
      I5 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o0__58_carry__2_i_5_n_0\
    );
\channel_1_dutycycle_o0__58_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(11),
      I1 => channel_1_dutycycle_counter_reg(8),
      I2 => channel_1_dutycycle_counter_reg(13),
      I3 => channel_1_dutycycle_counter_reg(14),
      I4 => channel_1_dutycycle_counter_reg(9),
      I5 => channel_1_dutycycle_counter_reg(12),
      O => \channel_1_dutycycle_o0__58_carry__2_i_6_n_0\
    );
\channel_1_dutycycle_o0__58_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(10),
      I1 => channel_1_dutycycle_counter_reg(7),
      I2 => channel_1_dutycycle_counter_reg(12),
      I3 => channel_1_dutycycle_counter_reg(13),
      I4 => channel_1_dutycycle_counter_reg(8),
      I5 => channel_1_dutycycle_counter_reg(11),
      O => \channel_1_dutycycle_o0__58_carry__2_i_7_n_0\
    );
\channel_1_dutycycle_o0__58_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(9),
      I1 => channel_1_dutycycle_counter_reg(6),
      I2 => channel_1_dutycycle_counter_reg(11),
      I3 => channel_1_dutycycle_counter_reg(12),
      I4 => channel_1_dutycycle_counter_reg(7),
      I5 => channel_1_dutycycle_counter_reg(10),
      O => \channel_1_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_1_dutycycle_o0__58_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__58_carry__2_n_0\,
      CO(3) => \channel_1_dutycycle_o0__58_carry__3_n_0\,
      CO(2) => \channel_1_dutycycle_o0__58_carry__3_n_1\,
      CO(1) => \channel_1_dutycycle_o0__58_carry__3_n_2\,
      CO(0) => \channel_1_dutycycle_o0__58_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o0__58_carry__3_i_1_n_0\,
      DI(2) => \channel_1_dutycycle_o0__58_carry__3_i_2_n_0\,
      DI(1) => \channel_1_dutycycle_o0__58_carry__3_i_3_n_0\,
      DI(0) => \channel_1_dutycycle_o0__58_carry__3_i_4_n_0\,
      O(3) => \channel_1_dutycycle_o0__58_carry__3_n_4\,
      O(2) => \channel_1_dutycycle_o0__58_carry__3_n_5\,
      O(1) => \channel_1_dutycycle_o0__58_carry__3_n_6\,
      O(0) => \channel_1_dutycycle_o0__58_carry__3_n_7\,
      S(3) => \channel_1_dutycycle_o0__58_carry__3_i_5_n_0\,
      S(2) => \channel_1_dutycycle_o0__58_carry__3_i_6_n_0\,
      S(1) => \channel_1_dutycycle_o0__58_carry__3_i_7_n_0\,
      S(0) => \channel_1_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_1_dutycycle_o0__58_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(16),
      I1 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o0__58_carry__3_i_1_n_0\
    );
\channel_1_dutycycle_o0__58_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(17),
      I1 => channel_1_dutycycle_counter_reg(12),
      I2 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o0__58_carry__3_i_2_n_0\
    );
\channel_1_dutycycle_o0__58_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(16),
      I1 => channel_1_dutycycle_counter_reg(11),
      I2 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o0__58_carry__3_i_3_n_0\
    );
\channel_1_dutycycle_o0__58_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(15),
      I1 => channel_1_dutycycle_counter_reg(10),
      I2 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o0__58_carry__3_i_4_n_0\
    );
\channel_1_dutycycle_o0__58_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(13),
      I1 => channel_1_dutycycle_counter_reg(16),
      I2 => channel_1_dutycycle_counter_reg(14),
      I3 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o0__58_carry__3_i_5_n_0\
    );
\channel_1_dutycycle_o0__58_carry__3_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(15),
      I1 => channel_1_dutycycle_counter_reg(12),
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => channel_1_dutycycle_counter_reg(13),
      I4 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o0__58_carry__3_i_6_n_0\
    );
\channel_1_dutycycle_o0__58_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(14),
      I1 => channel_1_dutycycle_counter_reg(11),
      I2 => channel_1_dutycycle_counter_reg(16),
      I3 => channel_1_dutycycle_counter_reg(17),
      I4 => channel_1_dutycycle_counter_reg(12),
      I5 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o0__58_carry__3_i_7_n_0\
    );
\channel_1_dutycycle_o0__58_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(13),
      I1 => channel_1_dutycycle_counter_reg(10),
      I2 => channel_1_dutycycle_counter_reg(15),
      I3 => channel_1_dutycycle_counter_reg(16),
      I4 => channel_1_dutycycle_counter_reg(11),
      I5 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_1_dutycycle_o0__58_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o0__58_carry__3_n_0\,
      CO(3) => \channel_1_dutycycle_o0__58_carry__4_n_0\,
      CO(2) => \channel_1_dutycycle_o0__58_carry__4_n_1\,
      CO(1) => \channel_1_dutycycle_o0__58_carry__4_n_2\,
      CO(0) => \channel_1_dutycycle_o0__58_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_1_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_1_dutycycle_o0__58_carry__4_i_1_n_0\,
      O(3) => \channel_1_dutycycle_o0__58_carry__4_n_4\,
      O(2) => \channel_1_dutycycle_o0__58_carry__4_n_5\,
      O(1) => \channel_1_dutycycle_o0__58_carry__4_n_6\,
      O(0) => \channel_1_dutycycle_o0__58_carry__4_n_7\,
      S(3) => \channel_1_dutycycle_o0__58_carry__4_i_2_n_0\,
      S(2) => \channel_1_dutycycle_o0__58_carry__4_i_3_n_0\,
      S(1) => \channel_1_dutycycle_o0__58_carry__4_i_4_n_0\,
      S(0) => \channel_1_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_1_dutycycle_o0__58_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(17),
      I1 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o0__58_carry__4_i_1_n_0\
    );
\channel_1_dutycycle_o0__58_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o0__58_carry__4_i_2_n_0\
    );
\channel_1_dutycycle_o0__58_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(16),
      I1 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o0__58_carry__4_i_3_n_0\
    );
\channel_1_dutycycle_o0__58_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(15),
      I1 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o0__58_carry__4_i_4_n_0\
    );
\channel_1_dutycycle_o0__58_carry__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(14),
      I1 => channel_1_dutycycle_counter_reg(17),
      I2 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_1_dutycycle_o0__58_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(1),
      I1 => channel_1_dutycycle_counter_reg(3),
      O => \channel_1_dutycycle_o0__58_carry_i_1_n_0\
    );
\channel_1_dutycycle_o0__58_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(0),
      I1 => channel_1_dutycycle_counter_reg(2),
      O => \channel_1_dutycycle_o0__58_carry_i_2_n_0\
    );
\channel_1_dutycycle_o0__58_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(1),
      O => \channel_1_dutycycle_o0__58_carry_i_3_n_0\
    );
\channel_1_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_1_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_1_dutycycle_o0__260_carry_n_7\,
      O => p_1_in(0)
    );
\channel_1_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_1_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_1_dutycycle_o0__260_carry__1_n_5\,
      O => p_1_in(10)
    );
\channel_1_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_1_stage_2,
      I1 => channel_1_stage_1,
      O => \channel_1_dutycycle_o[11]_i_1_n_0\
    );
\channel_1_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_1_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_1_dutycycle_o0__260_carry__1_n_4\,
      O => p_1_in(11)
    );
\channel_1_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__2_n_4\,
      I1 => \channel_1_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_1_dutycycle_o0__260_carry_n_6\,
      O => p_1_in(1)
    );
\channel_1_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_1_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_1_dutycycle_o0__260_carry_n_5\,
      O => p_1_in(2)
    );
\channel_1_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_1_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_1_dutycycle_o0__260_carry_n_4\,
      O => p_1_in(3)
    );
\channel_1_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_1_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_1_dutycycle_o0__260_carry__0_n_7\,
      O => p_1_in(4)
    );
\channel_1_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_1_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_1_dutycycle_o0__260_carry__0_n_6\,
      O => p_1_in(5)
    );
\channel_1_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_1_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_1_dutycycle_o0__260_carry__0_n_5\,
      O => p_1_in(6)
    );
\channel_1_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_1_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_1_dutycycle_o0__260_carry__0_n_4\,
      O => p_1_in(7)
    );
\channel_1_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_1_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_1_dutycycle_o0__260_carry__1_n_7\,
      O => p_1_in(8)
    );
\channel_1_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_1_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_1_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_1_dutycycle_o0__260_carry__1_n_6\,
      O => p_1_in(9)
    );
\channel_1_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_1_n_0\,
      D => p_1_in(0),
      Q => \channel_1_dutycycle_o_reg[11]_0\(0),
      R => '0'
    );
\channel_1_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_1_n_0\,
      D => p_1_in(10),
      Q => \channel_1_dutycycle_o_reg[11]_0\(10),
      R => '0'
    );
\channel_1_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_1_n_0\,
      D => p_1_in(11),
      Q => \channel_1_dutycycle_o_reg[11]_0\(11),
      R => '0'
    );
\channel_1_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_1_n_0\,
      D => p_1_in(1),
      Q => \channel_1_dutycycle_o_reg[11]_0\(1),
      R => '0'
    );
\channel_1_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_1_n_0\,
      D => p_1_in(2),
      Q => \channel_1_dutycycle_o_reg[11]_0\(2),
      R => '0'
    );
\channel_1_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_1_n_0\,
      D => p_1_in(3),
      Q => \channel_1_dutycycle_o_reg[11]_0\(3),
      R => '0'
    );
\channel_1_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_1_n_0\,
      D => p_1_in(4),
      Q => \channel_1_dutycycle_o_reg[11]_0\(4),
      R => '0'
    );
\channel_1_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_1_n_0\,
      D => p_1_in(5),
      Q => \channel_1_dutycycle_o_reg[11]_0\(5),
      R => '0'
    );
\channel_1_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_1_n_0\,
      D => p_1_in(6),
      Q => \channel_1_dutycycle_o_reg[11]_0\(6),
      R => '0'
    );
\channel_1_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_1_n_0\,
      D => p_1_in(7),
      Q => \channel_1_dutycycle_o_reg[11]_0\(7),
      R => '0'
    );
\channel_1_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_1_n_0\,
      D => p_1_in(8),
      Q => \channel_1_dutycycle_o_reg[11]_0\(8),
      R => '0'
    );
\channel_1_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_1_n_0\,
      D => p_1_in(9),
      Q => \channel_1_dutycycle_o_reg[11]_0\(9),
      R => '0'
    );
channel_1_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_1_i,
      Q => channel_1_stage_1,
      R => '0'
    );
channel_1_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_1_stage_1,
      Q => channel_1_stage_2,
      R => '0'
    );
\channel_2_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_2_stage_1,
      I1 => channel_2_stage_2,
      O => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_2_stage_1,
      I1 => channel_2_stage_2,
      O => \channel_2_dutycycle_counter[0]_i_2_n_0\
    );
\channel_2_dutycycle_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(0),
      O => \channel_2_dutycycle_counter[0]_i_4_n_0\
    );
\channel_2_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[0]_i_3_n_7\,
      Q => channel_2_dutycycle_counter_reg(0),
      S => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_2_dutycycle_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_2_dutycycle_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_2_dutycycle_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_2_dutycycle_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_2_dutycycle_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_2_dutycycle_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_2_dutycycle_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_2_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_2_dutycycle_counter[0]_i_4_n_0\
    );
\channel_2_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_2_dutycycle_counter_reg(10),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_2_dutycycle_counter_reg(11),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_2_dutycycle_counter_reg(12),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_2_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_2_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_2_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_2_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_2_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_2_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_2_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_2_dutycycle_counter_reg(15 downto 12)
    );
\channel_2_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_2_dutycycle_counter_reg(13),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_2_dutycycle_counter_reg(14),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_2_dutycycle_counter_reg(15),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_2_dutycycle_counter_reg(16),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_2_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_2_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_2_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_2_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_2_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_2_dutycycle_counter_reg(17 downto 16)
    );
\channel_2_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_2_dutycycle_counter_reg(17),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[0]_i_3_n_6\,
      Q => channel_2_dutycycle_counter_reg(1),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[0]_i_3_n_5\,
      Q => channel_2_dutycycle_counter_reg(2),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[0]_i_3_n_4\,
      Q => channel_2_dutycycle_counter_reg(3),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_2_dutycycle_counter_reg(4),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_2_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_2_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_2_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_2_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_2_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_2_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_2_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_2_dutycycle_counter_reg(7 downto 4)
    );
\channel_2_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_2_dutycycle_counter_reg(5),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_2_dutycycle_counter_reg(6),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_2_dutycycle_counter_reg(7),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_2_dutycycle_counter_reg(8),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_2_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_2_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_2_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_2_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_2_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_2_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_2_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_2_dutycycle_counter_reg(11 downto 8)
    );
\channel_2_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_2_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_2_dutycycle_counter_reg(9),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_o0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_dutycycle_o0__0_carry_n_0\,
      CO(2) => \channel_2_dutycycle_o0__0_carry_n_1\,
      CO(1) => \channel_2_dutycycle_o0__0_carry_n_2\,
      CO(0) => \channel_2_dutycycle_o0__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__0_carry_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__0_carry_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_2_dutycycle_o0__0_carry_n_4\,
      O(2) => \channel_2_dutycycle_o0__0_carry_n_5\,
      O(1 downto 0) => \NLW_channel_2_dutycycle_o0__0_carry_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_2_dutycycle_o0__0_carry_i_4_n_0\,
      S(2) => \channel_2_dutycycle_o0__0_carry_i_5_n_0\,
      S(1) => \channel_2_dutycycle_o0__0_carry_i_6_n_0\,
      S(0) => \channel_2_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_2_dutycycle_o0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__0_carry_n_0\,
      CO(3) => \channel_2_dutycycle_o0__0_carry__0_n_0\,
      CO(2) => \channel_2_dutycycle_o0__0_carry__0_n_1\,
      CO(1) => \channel_2_dutycycle_o0__0_carry__0_n_2\,
      CO(0) => \channel_2_dutycycle_o0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__0_carry__0_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__0_carry__0_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__0_carry__0_i_3_n_0\,
      DI(0) => \channel_2_dutycycle_o0__0_carry__0_i_4_n_0\,
      O(3) => \channel_2_dutycycle_o0__0_carry__0_n_4\,
      O(2) => \channel_2_dutycycle_o0__0_carry__0_n_5\,
      O(1) => \channel_2_dutycycle_o0__0_carry__0_n_6\,
      O(0) => \channel_2_dutycycle_o0__0_carry__0_n_7\,
      S(3) => \channel_2_dutycycle_o0__0_carry__0_i_5_n_0\,
      S(2) => \channel_2_dutycycle_o0__0_carry__0_i_6_n_0\,
      S(1) => \channel_2_dutycycle_o0__0_carry__0_i_7_n_0\,
      S(0) => \channel_2_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_2_dutycycle_o0__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(6),
      I1 => channel_2_dutycycle_counter_reg(4),
      I2 => channel_2_dutycycle_counter_reg(8),
      O => \channel_2_dutycycle_o0__0_carry__0_i_1_n_0\
    );
\channel_2_dutycycle_o0__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(5),
      I1 => channel_2_dutycycle_counter_reg(3),
      I2 => channel_2_dutycycle_counter_reg(7),
      O => \channel_2_dutycycle_o0__0_carry__0_i_2_n_0\
    );
\channel_2_dutycycle_o0__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(4),
      I1 => channel_2_dutycycle_counter_reg(2),
      I2 => channel_2_dutycycle_counter_reg(6),
      O => \channel_2_dutycycle_o0__0_carry__0_i_3_n_0\
    );
\channel_2_dutycycle_o0__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(3),
      I1 => channel_2_dutycycle_counter_reg(1),
      I2 => channel_2_dutycycle_counter_reg(5),
      O => \channel_2_dutycycle_o0__0_carry__0_i_4_n_0\
    );
\channel_2_dutycycle_o0__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(8),
      I1 => channel_2_dutycycle_counter_reg(4),
      I2 => channel_2_dutycycle_counter_reg(6),
      I3 => channel_2_dutycycle_counter_reg(5),
      I4 => channel_2_dutycycle_counter_reg(7),
      I5 => channel_2_dutycycle_counter_reg(9),
      O => \channel_2_dutycycle_o0__0_carry__0_i_5_n_0\
    );
\channel_2_dutycycle_o0__0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(7),
      I1 => channel_2_dutycycle_counter_reg(3),
      I2 => channel_2_dutycycle_counter_reg(5),
      I3 => channel_2_dutycycle_counter_reg(4),
      I4 => channel_2_dutycycle_counter_reg(6),
      I5 => channel_2_dutycycle_counter_reg(8),
      O => \channel_2_dutycycle_o0__0_carry__0_i_6_n_0\
    );
\channel_2_dutycycle_o0__0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(6),
      I1 => channel_2_dutycycle_counter_reg(2),
      I2 => channel_2_dutycycle_counter_reg(4),
      I3 => channel_2_dutycycle_counter_reg(3),
      I4 => channel_2_dutycycle_counter_reg(5),
      I5 => channel_2_dutycycle_counter_reg(7),
      O => \channel_2_dutycycle_o0__0_carry__0_i_7_n_0\
    );
\channel_2_dutycycle_o0__0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(5),
      I1 => channel_2_dutycycle_counter_reg(1),
      I2 => channel_2_dutycycle_counter_reg(3),
      I3 => channel_2_dutycycle_counter_reg(4),
      I4 => channel_2_dutycycle_counter_reg(2),
      I5 => channel_2_dutycycle_counter_reg(6),
      O => \channel_2_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_2_dutycycle_o0__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__0_carry__0_n_0\,
      CO(3) => \channel_2_dutycycle_o0__0_carry__1_n_0\,
      CO(2) => \channel_2_dutycycle_o0__0_carry__1_n_1\,
      CO(1) => \channel_2_dutycycle_o0__0_carry__1_n_2\,
      CO(0) => \channel_2_dutycycle_o0__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__0_carry__1_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__0_carry__1_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__0_carry__1_i_3_n_0\,
      DI(0) => \channel_2_dutycycle_o0__0_carry__1_i_4_n_0\,
      O(3) => \channel_2_dutycycle_o0__0_carry__1_n_4\,
      O(2) => \channel_2_dutycycle_o0__0_carry__1_n_5\,
      O(1) => \channel_2_dutycycle_o0__0_carry__1_n_6\,
      O(0) => \channel_2_dutycycle_o0__0_carry__1_n_7\,
      S(3) => \channel_2_dutycycle_o0__0_carry__1_i_5_n_0\,
      S(2) => \channel_2_dutycycle_o0__0_carry__1_i_6_n_0\,
      S(1) => \channel_2_dutycycle_o0__0_carry__1_i_7_n_0\,
      S(0) => \channel_2_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_2_dutycycle_o0__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(10),
      I1 => channel_2_dutycycle_counter_reg(8),
      I2 => channel_2_dutycycle_counter_reg(12),
      O => \channel_2_dutycycle_o0__0_carry__1_i_1_n_0\
    );
\channel_2_dutycycle_o0__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(9),
      I1 => channel_2_dutycycle_counter_reg(7),
      I2 => channel_2_dutycycle_counter_reg(11),
      O => \channel_2_dutycycle_o0__0_carry__1_i_2_n_0\
    );
\channel_2_dutycycle_o0__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(8),
      I1 => channel_2_dutycycle_counter_reg(6),
      I2 => channel_2_dutycycle_counter_reg(10),
      O => \channel_2_dutycycle_o0__0_carry__1_i_3_n_0\
    );
\channel_2_dutycycle_o0__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(7),
      I1 => channel_2_dutycycle_counter_reg(5),
      I2 => channel_2_dutycycle_counter_reg(9),
      O => \channel_2_dutycycle_o0__0_carry__1_i_4_n_0\
    );
\channel_2_dutycycle_o0__0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(12),
      I1 => channel_2_dutycycle_counter_reg(8),
      I2 => channel_2_dutycycle_counter_reg(10),
      I3 => channel_2_dutycycle_counter_reg(9),
      I4 => channel_2_dutycycle_counter_reg(11),
      I5 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o0__0_carry__1_i_5_n_0\
    );
\channel_2_dutycycle_o0__0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(11),
      I1 => channel_2_dutycycle_counter_reg(7),
      I2 => channel_2_dutycycle_counter_reg(9),
      I3 => channel_2_dutycycle_counter_reg(8),
      I4 => channel_2_dutycycle_counter_reg(10),
      I5 => channel_2_dutycycle_counter_reg(12),
      O => \channel_2_dutycycle_o0__0_carry__1_i_6_n_0\
    );
\channel_2_dutycycle_o0__0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(10),
      I1 => channel_2_dutycycle_counter_reg(6),
      I2 => channel_2_dutycycle_counter_reg(8),
      I3 => channel_2_dutycycle_counter_reg(7),
      I4 => channel_2_dutycycle_counter_reg(9),
      I5 => channel_2_dutycycle_counter_reg(11),
      O => \channel_2_dutycycle_o0__0_carry__1_i_7_n_0\
    );
\channel_2_dutycycle_o0__0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(9),
      I1 => channel_2_dutycycle_counter_reg(5),
      I2 => channel_2_dutycycle_counter_reg(7),
      I3 => channel_2_dutycycle_counter_reg(6),
      I4 => channel_2_dutycycle_counter_reg(8),
      I5 => channel_2_dutycycle_counter_reg(10),
      O => \channel_2_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_2_dutycycle_o0__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__0_carry__1_n_0\,
      CO(3) => \channel_2_dutycycle_o0__0_carry__2_n_0\,
      CO(2) => \channel_2_dutycycle_o0__0_carry__2_n_1\,
      CO(1) => \channel_2_dutycycle_o0__0_carry__2_n_2\,
      CO(0) => \channel_2_dutycycle_o0__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__0_carry__2_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__0_carry__2_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__0_carry__2_i_3_n_0\,
      DI(0) => \channel_2_dutycycle_o0__0_carry__2_i_4_n_0\,
      O(3) => \channel_2_dutycycle_o0__0_carry__2_n_4\,
      O(2) => \channel_2_dutycycle_o0__0_carry__2_n_5\,
      O(1) => \channel_2_dutycycle_o0__0_carry__2_n_6\,
      O(0) => \channel_2_dutycycle_o0__0_carry__2_n_7\,
      S(3) => \channel_2_dutycycle_o0__0_carry__2_i_5_n_0\,
      S(2) => \channel_2_dutycycle_o0__0_carry__2_i_6_n_0\,
      S(1) => \channel_2_dutycycle_o0__0_carry__2_i_7_n_0\,
      S(0) => \channel_2_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_2_dutycycle_o0__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(14),
      I1 => channel_2_dutycycle_counter_reg(12),
      I2 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o0__0_carry__2_i_1_n_0\
    );
\channel_2_dutycycle_o0__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(13),
      I1 => channel_2_dutycycle_counter_reg(11),
      I2 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o0__0_carry__2_i_2_n_0\
    );
\channel_2_dutycycle_o0__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(12),
      I1 => channel_2_dutycycle_counter_reg(10),
      I2 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o0__0_carry__2_i_3_n_0\
    );
\channel_2_dutycycle_o0__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(11),
      I1 => channel_2_dutycycle_counter_reg(9),
      I2 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o0__0_carry__2_i_4_n_0\
    );
\channel_2_dutycycle_o0__0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(16),
      I1 => channel_2_dutycycle_counter_reg(12),
      I2 => channel_2_dutycycle_counter_reg(14),
      I3 => channel_2_dutycycle_counter_reg(13),
      I4 => channel_2_dutycycle_counter_reg(15),
      I5 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o0__0_carry__2_i_5_n_0\
    );
\channel_2_dutycycle_o0__0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(15),
      I1 => channel_2_dutycycle_counter_reg(11),
      I2 => channel_2_dutycycle_counter_reg(13),
      I3 => channel_2_dutycycle_counter_reg(12),
      I4 => channel_2_dutycycle_counter_reg(14),
      I5 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o0__0_carry__2_i_6_n_0\
    );
\channel_2_dutycycle_o0__0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(14),
      I1 => channel_2_dutycycle_counter_reg(10),
      I2 => channel_2_dutycycle_counter_reg(12),
      I3 => channel_2_dutycycle_counter_reg(11),
      I4 => channel_2_dutycycle_counter_reg(13),
      I5 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o0__0_carry__2_i_7_n_0\
    );
\channel_2_dutycycle_o0__0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(13),
      I1 => channel_2_dutycycle_counter_reg(9),
      I2 => channel_2_dutycycle_counter_reg(11),
      I3 => channel_2_dutycycle_counter_reg(10),
      I4 => channel_2_dutycycle_counter_reg(12),
      I5 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_2_dutycycle_o0__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__0_carry__2_n_0\,
      CO(3) => \channel_2_dutycycle_o0__0_carry__3_n_0\,
      CO(2) => \channel_2_dutycycle_o0__0_carry__3_n_1\,
      CO(1) => \channel_2_dutycycle_o0__0_carry__3_n_2\,
      CO(0) => \channel_2_dutycycle_o0__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => channel_2_dutycycle_counter_reg(16),
      DI(2) => \channel_2_dutycycle_o0__0_carry__3_i_1_n_0\,
      DI(1) => \channel_2_dutycycle_o0__0_carry__3_i_2_n_0\,
      DI(0) => \channel_2_dutycycle_o0__0_carry__3_i_3_n_0\,
      O(3) => \channel_2_dutycycle_o0__0_carry__3_n_4\,
      O(2) => \channel_2_dutycycle_o0__0_carry__3_n_5\,
      O(1) => \channel_2_dutycycle_o0__0_carry__3_n_6\,
      O(0) => \channel_2_dutycycle_o0__0_carry__3_n_7\,
      S(3) => \channel_2_dutycycle_o0__0_carry__3_i_4_n_0\,
      S(2) => \channel_2_dutycycle_o0__0_carry__3_i_5_n_0\,
      S(1) => \channel_2_dutycycle_o0__0_carry__3_i_6_n_0\,
      S(0) => \channel_2_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_2_dutycycle_o0__0_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(15),
      I1 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o0__0_carry__3_i_1_n_0\
    );
\channel_2_dutycycle_o0__0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(14),
      I1 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o0__0_carry__3_i_2_n_0\
    );
\channel_2_dutycycle_o0__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(15),
      I1 => channel_2_dutycycle_counter_reg(13),
      I2 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o0__0_carry__3_i_3_n_0\
    );
\channel_2_dutycycle_o0__0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(16),
      I1 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o0__0_carry__3_i_4_n_0\
    );
\channel_2_dutycycle_o0__0_carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(17),
      I1 => channel_2_dutycycle_counter_reg(15),
      I2 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o0__0_carry__3_i_5_n_0\
    );
\channel_2_dutycycle_o0__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(16),
      I1 => channel_2_dutycycle_counter_reg(14),
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o0__0_carry__3_i_6_n_0\
    );
\channel_2_dutycycle_o0__0_carry__3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(17),
      I1 => channel_2_dutycycle_counter_reg(13),
      I2 => channel_2_dutycycle_counter_reg(15),
      I3 => channel_2_dutycycle_counter_reg(16),
      I4 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_2_dutycycle_o0__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__0_carry__3_n_0\,
      CO(3 downto 2) => \NLW_channel_2_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_2_dutycycle_o0__0_carry__4_n_2\,
      CO(0) => \NLW_channel_2_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_2_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_2_dutycycle_o0__0_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_2_dutycycle_o0__0_carry__4_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_2_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_2_dutycycle_o0__0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_2_dutycycle_o0__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => channel_2_dutycycle_counter_reg(0),
      I2 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o0__0_carry_i_1_n_0\
    );
\channel_2_dutycycle_o0__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => channel_2_dutycycle_counter_reg(0),
      I2 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o0__0_carry_i_2_n_0\
    );
\channel_2_dutycycle_o0__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => channel_2_dutycycle_counter_reg(0),
      O => \channel_2_dutycycle_o0__0_carry_i_3_n_0\
    );
\channel_2_dutycycle_o0__0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(4),
      I1 => channel_2_dutycycle_counter_reg(0),
      I2 => channel_2_dutycycle_counter_reg(2),
      I3 => channel_2_dutycycle_counter_reg(3),
      I4 => channel_2_dutycycle_counter_reg(1),
      I5 => channel_2_dutycycle_counter_reg(5),
      O => \channel_2_dutycycle_o0__0_carry_i_4_n_0\
    );
\channel_2_dutycycle_o0__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => channel_2_dutycycle_counter_reg(0),
      I2 => channel_2_dutycycle_counter_reg(4),
      I3 => channel_2_dutycycle_counter_reg(1),
      I4 => channel_2_dutycycle_counter_reg(3),
      O => \channel_2_dutycycle_o0__0_carry_i_5_n_0\
    );
\channel_2_dutycycle_o0__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(0),
      I1 => channel_2_dutycycle_counter_reg(2),
      I2 => channel_2_dutycycle_counter_reg(1),
      I3 => channel_2_dutycycle_counter_reg(3),
      O => \channel_2_dutycycle_o0__0_carry_i_6_n_0\
    );
\channel_2_dutycycle_o0__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => channel_2_dutycycle_counter_reg(0),
      O => \channel_2_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_2_dutycycle_o0__129_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_dutycycle_o0__129_carry_n_0\,
      CO(2) => \channel_2_dutycycle_o0__129_carry_n_1\,
      CO(1) => \channel_2_dutycycle_o0__129_carry_n_2\,
      CO(0) => \channel_2_dutycycle_o0__129_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__0_carry__0_n_6\,
      DI(2) => \channel_2_dutycycle_o0__0_carry__0_n_7\,
      DI(1) => \channel_2_dutycycle_o0__0_carry_n_4\,
      DI(0) => \channel_2_dutycycle_o0__0_carry_n_5\,
      O(3 downto 0) => \NLW_channel_2_dutycycle_o0__129_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o0__129_carry_i_1_n_0\,
      S(2) => \channel_2_dutycycle_o0__129_carry_i_2_n_0\,
      S(1) => \channel_2_dutycycle_o0__129_carry_i_3_n_0\,
      S(0) => \channel_2_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_2_dutycycle_o0__129_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__129_carry_n_0\,
      CO(3) => \channel_2_dutycycle_o0__129_carry__0_n_0\,
      CO(2) => \channel_2_dutycycle_o0__129_carry__0_n_1\,
      CO(1) => \channel_2_dutycycle_o0__129_carry__0_n_2\,
      CO(0) => \channel_2_dutycycle_o0__129_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => channel_2_dutycycle_counter_reg(0),
      DI(2) => \channel_2_dutycycle_o0__0_carry__1_n_7\,
      DI(1) => \channel_2_dutycycle_o0__0_carry__0_n_4\,
      DI(0) => \channel_2_dutycycle_o0__0_carry__0_n_5\,
      O(3 downto 0) => \NLW_channel_2_dutycycle_o0__129_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o0__129_carry__0_i_1_n_0\,
      S(2) => \channel_2_dutycycle_o0__129_carry__0_i_2_n_0\,
      S(1) => \channel_2_dutycycle_o0__129_carry__0_i_3_n_0\,
      S(0) => \channel_2_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_2_dutycycle_o0__129_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__0_n_4\,
      I1 => \channel_2_dutycycle_o0__0_carry__1_n_6\,
      I2 => channel_2_dutycycle_counter_reg(0),
      O => \channel_2_dutycycle_o0__129_carry__0_i_1_n_0\
    );
\channel_2_dutycycle_o0__129_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry__1_n_7\,
      I1 => \channel_2_dutycycle_o0__58_carry__0_n_5\,
      O => \channel_2_dutycycle_o0__129_carry__0_i_2_n_0\
    );
\channel_2_dutycycle_o0__129_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry__0_n_4\,
      I1 => \channel_2_dutycycle_o0__58_carry__0_n_6\,
      O => \channel_2_dutycycle_o0__129_carry__0_i_3_n_0\
    );
\channel_2_dutycycle_o0__129_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry__0_n_5\,
      I1 => \channel_2_dutycycle_o0__58_carry__0_n_7\,
      O => \channel_2_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_2_dutycycle_o0__129_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__129_carry__0_n_0\,
      CO(3) => \channel_2_dutycycle_o0__129_carry__1_n_0\,
      CO(2) => \channel_2_dutycycle_o0__129_carry__1_n_1\,
      CO(1) => \channel_2_dutycycle_o0__129_carry__1_n_2\,
      CO(0) => \channel_2_dutycycle_o0__129_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__129_carry__1_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__129_carry__1_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__129_carry__1_i_3_n_0\,
      DI(0) => \channel_2_dutycycle_o0__129_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_2_dutycycle_o0__129_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o0__129_carry__1_i_5_n_0\,
      S(2) => \channel_2_dutycycle_o0__129_carry__1_i_6_n_0\,
      S(1) => \channel_2_dutycycle_o0__129_carry__1_i_7_n_0\,
      S(0) => \channel_2_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_2_dutycycle_o0__129_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_2_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_2_dutycycle_counter_reg(3),
      O => \channel_2_dutycycle_o0__129_carry__1_i_1_n_0\
    );
\channel_2_dutycycle_o0__129_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_2_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_2_dutycycle_counter_reg(2),
      O => \channel_2_dutycycle_o0__129_carry__1_i_2_n_0\
    );
\channel_2_dutycycle_o0__129_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_2_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_2_dutycycle_counter_reg(1),
      O => \channel_2_dutycycle_o0__129_carry__1_i_3_n_0\
    );
\channel_2_dutycycle_o0__129_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(1),
      I1 => \channel_2_dutycycle_o0__58_carry__1_n_7\,
      I2 => \channel_2_dutycycle_o0__0_carry__1_n_5\,
      O => \channel_2_dutycycle_o0__129_carry__1_i_4_n_0\
    );
\channel_2_dutycycle_o0__129_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_2_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_2_dutycycle_counter_reg(4),
      I3 => \channel_2_dutycycle_o0__129_carry__1_i_1_n_0\,
      O => \channel_2_dutycycle_o0__129_carry__1_i_5_n_0\
    );
\channel_2_dutycycle_o0__129_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_2_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_2_dutycycle_counter_reg(3),
      I3 => \channel_2_dutycycle_o0__129_carry__1_i_2_n_0\,
      O => \channel_2_dutycycle_o0__129_carry__1_i_6_n_0\
    );
\channel_2_dutycycle_o0__129_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_2_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_2_dutycycle_counter_reg(2),
      I3 => \channel_2_dutycycle_o0__129_carry__1_i_3_n_0\,
      O => \channel_2_dutycycle_o0__129_carry__1_i_7_n_0\
    );
\channel_2_dutycycle_o0__129_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_2_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_2_dutycycle_counter_reg(1),
      I3 => \channel_2_dutycycle_o0__0_carry__1_n_6\,
      I4 => \channel_2_dutycycle_o0__58_carry__0_n_4\,
      O => \channel_2_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_2_dutycycle_o0__129_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__129_carry__1_n_0\,
      CO(3) => \channel_2_dutycycle_o0__129_carry__2_n_0\,
      CO(2) => \channel_2_dutycycle_o0__129_carry__2_n_1\,
      CO(1) => \channel_2_dutycycle_o0__129_carry__2_n_2\,
      CO(0) => \channel_2_dutycycle_o0__129_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__129_carry__2_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__129_carry__2_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__129_carry__2_i_3_n_0\,
      DI(0) => \channel_2_dutycycle_o0__129_carry__2_i_4_n_0\,
      O(3) => \channel_2_dutycycle_o0__129_carry__2_n_4\,
      O(2) => \channel_2_dutycycle_o0__129_carry__2_n_5\,
      O(1 downto 0) => \NLW_channel_2_dutycycle_o0__129_carry__2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_2_dutycycle_o0__129_carry__2_i_5_n_0\,
      S(2) => \channel_2_dutycycle_o0__129_carry__2_i_6_n_0\,
      S(1) => \channel_2_dutycycle_o0__129_carry__2_i_7_n_0\,
      S(0) => \channel_2_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_2_dutycycle_o0__129_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_2_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_2_dutycycle_counter_reg(7),
      O => \channel_2_dutycycle_o0__129_carry__2_i_1_n_0\
    );
\channel_2_dutycycle_o0__129_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_2_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_2_dutycycle_counter_reg(6),
      O => \channel_2_dutycycle_o0__129_carry__2_i_2_n_0\
    );
\channel_2_dutycycle_o0__129_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_2_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_2_dutycycle_counter_reg(5),
      O => \channel_2_dutycycle_o0__129_carry__2_i_3_n_0\
    );
\channel_2_dutycycle_o0__129_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_2_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o0__129_carry__2_i_4_n_0\
    );
\channel_2_dutycycle_o0__129_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_2_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_2_dutycycle_counter_reg(8),
      I3 => \channel_2_dutycycle_o0__129_carry__2_i_1_n_0\,
      O => \channel_2_dutycycle_o0__129_carry__2_i_5_n_0\
    );
\channel_2_dutycycle_o0__129_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_2_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_2_dutycycle_counter_reg(7),
      I3 => \channel_2_dutycycle_o0__129_carry__2_i_2_n_0\,
      O => \channel_2_dutycycle_o0__129_carry__2_i_6_n_0\
    );
\channel_2_dutycycle_o0__129_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_2_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_2_dutycycle_counter_reg(6),
      I3 => \channel_2_dutycycle_o0__129_carry__2_i_3_n_0\,
      O => \channel_2_dutycycle_o0__129_carry__2_i_7_n_0\
    );
\channel_2_dutycycle_o0__129_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_2_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_2_dutycycle_counter_reg(5),
      I3 => \channel_2_dutycycle_o0__129_carry__2_i_4_n_0\,
      O => \channel_2_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_2_dutycycle_o0__129_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__129_carry__2_n_0\,
      CO(3) => \channel_2_dutycycle_o0__129_carry__3_n_0\,
      CO(2) => \channel_2_dutycycle_o0__129_carry__3_n_1\,
      CO(1) => \channel_2_dutycycle_o0__129_carry__3_n_2\,
      CO(0) => \channel_2_dutycycle_o0__129_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__129_carry__3_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__129_carry__3_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__129_carry__3_i_3_n_0\,
      DI(0) => \channel_2_dutycycle_o0__129_carry__3_i_4_n_0\,
      O(3) => \channel_2_dutycycle_o0__129_carry__3_n_4\,
      O(2) => \channel_2_dutycycle_o0__129_carry__3_n_5\,
      O(1) => \channel_2_dutycycle_o0__129_carry__3_n_6\,
      O(0) => \channel_2_dutycycle_o0__129_carry__3_n_7\,
      S(3) => \channel_2_dutycycle_o0__129_carry__3_i_5_n_0\,
      S(2) => \channel_2_dutycycle_o0__129_carry__3_i_6_n_0\,
      S(1) => \channel_2_dutycycle_o0__129_carry__3_i_7_n_0\,
      S(0) => \channel_2_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_2_dutycycle_o0__129_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_2_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_2_dutycycle_counter_reg(11),
      O => \channel_2_dutycycle_o0__129_carry__3_i_1_n_0\
    );
\channel_2_dutycycle_o0__129_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_2_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_2_dutycycle_counter_reg(10),
      O => \channel_2_dutycycle_o0__129_carry__3_i_2_n_0\
    );
\channel_2_dutycycle_o0__129_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_2_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_2_dutycycle_counter_reg(9),
      O => \channel_2_dutycycle_o0__129_carry__3_i_3_n_0\
    );
\channel_2_dutycycle_o0__129_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_2_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_2_dutycycle_counter_reg(8),
      O => \channel_2_dutycycle_o0__129_carry__3_i_4_n_0\
    );
\channel_2_dutycycle_o0__129_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_2_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_2_dutycycle_counter_reg(12),
      I3 => \channel_2_dutycycle_o0__129_carry__3_i_1_n_0\,
      O => \channel_2_dutycycle_o0__129_carry__3_i_5_n_0\
    );
\channel_2_dutycycle_o0__129_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_2_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_2_dutycycle_counter_reg(11),
      I3 => \channel_2_dutycycle_o0__129_carry__3_i_2_n_0\,
      O => \channel_2_dutycycle_o0__129_carry__3_i_6_n_0\
    );
\channel_2_dutycycle_o0__129_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_2_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_2_dutycycle_counter_reg(10),
      I3 => \channel_2_dutycycle_o0__129_carry__3_i_3_n_0\,
      O => \channel_2_dutycycle_o0__129_carry__3_i_7_n_0\
    );
\channel_2_dutycycle_o0__129_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_2_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_2_dutycycle_counter_reg(9),
      I3 => \channel_2_dutycycle_o0__129_carry__3_i_4_n_0\,
      O => \channel_2_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_2_dutycycle_o0__129_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__129_carry__3_n_0\,
      CO(3) => \channel_2_dutycycle_o0__129_carry__4_n_0\,
      CO(2) => \channel_2_dutycycle_o0__129_carry__4_n_1\,
      CO(1) => \channel_2_dutycycle_o0__129_carry__4_n_2\,
      CO(0) => \channel_2_dutycycle_o0__129_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__129_carry__4_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__129_carry__4_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__129_carry__4_i_3_n_0\,
      DI(0) => \channel_2_dutycycle_o0__129_carry__4_i_4_n_0\,
      O(3) => \channel_2_dutycycle_o0__129_carry__4_n_4\,
      O(2) => \channel_2_dutycycle_o0__129_carry__4_n_5\,
      O(1) => \channel_2_dutycycle_o0__129_carry__4_n_6\,
      O(0) => \channel_2_dutycycle_o0__129_carry__4_n_7\,
      S(3) => \channel_2_dutycycle_o0__129_carry__4_i_5_n_0\,
      S(2) => \channel_2_dutycycle_o0__129_carry__4_i_6_n_0\,
      S(1) => \channel_2_dutycycle_o0__129_carry__4_i_7_n_0\,
      S(0) => \channel_2_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_2_dutycycle_o0__129_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_2_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o0__129_carry__4_i_1_n_0\
    );
\channel_2_dutycycle_o0__129_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_2_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o0__129_carry__4_i_2_n_0\
    );
\channel_2_dutycycle_o0__129_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_2_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o0__129_carry__4_i_3_n_0\
    );
\channel_2_dutycycle_o0__129_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_2_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_2_dutycycle_counter_reg(12),
      O => \channel_2_dutycycle_o0__129_carry__4_i_4_n_0\
    );
\channel_2_dutycycle_o0__129_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_2_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_2_dutycycle_counter_reg(16),
      I3 => \channel_2_dutycycle_o0__129_carry__4_i_1_n_0\,
      O => \channel_2_dutycycle_o0__129_carry__4_i_5_n_0\
    );
\channel_2_dutycycle_o0__129_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_2_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_2_dutycycle_counter_reg(15),
      I3 => \channel_2_dutycycle_o0__129_carry__4_i_2_n_0\,
      O => \channel_2_dutycycle_o0__129_carry__4_i_6_n_0\
    );
\channel_2_dutycycle_o0__129_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_2_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_2_dutycycle_counter_reg(14),
      I3 => \channel_2_dutycycle_o0__129_carry__4_i_3_n_0\,
      O => \channel_2_dutycycle_o0__129_carry__4_i_7_n_0\
    );
\channel_2_dutycycle_o0__129_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_2_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_2_dutycycle_counter_reg(13),
      I3 => \channel_2_dutycycle_o0__129_carry__4_i_4_n_0\,
      O => \channel_2_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_2_dutycycle_o0__129_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__129_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_2_dutycycle_o0__129_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_2_dutycycle_o0__129_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_2_dutycycle_o0__129_carry__5_i_1_n_0\,
      O(3 downto 2) => \NLW_channel_2_dutycycle_o0__129_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_2_dutycycle_o0__129_carry__5_n_6\,
      O(0) => \channel_2_dutycycle_o0__129_carry__5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \channel_2_dutycycle_o0__129_carry__5_i_2_n_0\,
      S(0) => \channel_2_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_2_dutycycle_o0__129_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_2_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o0__129_carry__5_i_1_n_0\
    );
\channel_2_dutycycle_o0__129_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(17),
      I1 => \channel_2_dutycycle_o0__129_carry__5_i_4_n_3\,
      I2 => \channel_2_dutycycle_o0__0_carry__4_n_2\,
      O => \channel_2_dutycycle_o0__129_carry__5_i_2_n_0\
    );
\channel_2_dutycycle_o0__129_carry__5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__5_i_1_n_0\,
      I1 => \channel_2_dutycycle_o0__0_carry__4_n_2\,
      I2 => \channel_2_dutycycle_o0__129_carry__5_i_4_n_3\,
      I3 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_2_dutycycle_o0__129_carry__5_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__58_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_2_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_2_dutycycle_o0__129_carry__5_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_2_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_2_dutycycle_o0__129_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry__0_n_6\,
      I1 => \channel_2_dutycycle_o0__58_carry_n_4\,
      O => \channel_2_dutycycle_o0__129_carry_i_1_n_0\
    );
\channel_2_dutycycle_o0__129_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry__0_n_7\,
      I1 => \channel_2_dutycycle_o0__58_carry_n_5\,
      O => \channel_2_dutycycle_o0__129_carry_i_2_n_0\
    );
\channel_2_dutycycle_o0__129_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry_n_4\,
      I1 => \channel_2_dutycycle_o0__58_carry_n_6\,
      O => \channel_2_dutycycle_o0__129_carry_i_3_n_0\
    );
\channel_2_dutycycle_o0__129_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__0_carry_n_5\,
      I1 => \channel_2_dutycycle_o0__58_carry_n_7\,
      O => \channel_2_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_2_dutycycle_o0__192_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_dutycycle_o0__192_carry_n_0\,
      CO(2) => \channel_2_dutycycle_o0__192_carry_n_1\,
      CO(1) => \channel_2_dutycycle_o0__192_carry_n_2\,
      CO(0) => \channel_2_dutycycle_o0__192_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__192_carry_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__192_carry_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__192_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_2_dutycycle_o0__192_carry_n_4\,
      O(2) => \channel_2_dutycycle_o0__192_carry_n_5\,
      O(1) => \channel_2_dutycycle_o0__192_carry_n_6\,
      O(0) => \channel_2_dutycycle_o0__192_carry_n_7\,
      S(3) => \channel_2_dutycycle_o0__192_carry_i_4_n_0\,
      S(2) => \channel_2_dutycycle_o0__192_carry_i_5_n_0\,
      S(1) => \channel_2_dutycycle_o0__192_carry_i_6_n_0\,
      S(0) => \channel_2_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_2_dutycycle_o0__192_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__192_carry_n_0\,
      CO(3) => \channel_2_dutycycle_o0__192_carry__0_n_0\,
      CO(2) => \channel_2_dutycycle_o0__192_carry__0_n_1\,
      CO(1) => \channel_2_dutycycle_o0__192_carry__0_n_2\,
      CO(0) => \channel_2_dutycycle_o0__192_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__192_carry__0_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__192_carry__0_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__192_carry__0_i_3_n_0\,
      DI(0) => \channel_2_dutycycle_o0__192_carry__0_i_4_n_0\,
      O(3) => \channel_2_dutycycle_o0__192_carry__0_n_4\,
      O(2) => \channel_2_dutycycle_o0__192_carry__0_n_5\,
      O(1) => \channel_2_dutycycle_o0__192_carry__0_n_6\,
      O(0) => \channel_2_dutycycle_o0__192_carry__0_n_7\,
      S(3) => \channel_2_dutycycle_o0__192_carry__0_i_5_n_0\,
      S(2) => \channel_2_dutycycle_o0__192_carry__0_i_6_n_0\,
      S(1) => \channel_2_dutycycle_o0__192_carry__0_i_7_n_0\,
      S(0) => \channel_2_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_2_dutycycle_o0__192_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_2_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_2_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_2_dutycycle_o0__192_carry__0_i_1_n_0\
    );
\channel_2_dutycycle_o0__192_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_2_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_2_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_2_dutycycle_o0__192_carry__0_i_2_n_0\
    );
\channel_2_dutycycle_o0__192_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_2_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_2_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_2_dutycycle_o0__192_carry__0_i_3_n_0\
    );
\channel_2_dutycycle_o0__192_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_2_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_2_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_2_dutycycle_o0__192_carry__0_i_4_n_0\
    );
\channel_2_dutycycle_o0__192_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_2_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_2_dutycycle_o0__129_carry__4_n_7\,
      I3 => \channel_2_dutycycle_o0__129_carry__3_n_4\,
      I4 => \channel_2_dutycycle_o0__129_carry__4_n_6\,
      I5 => \channel_2_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_2_dutycycle_o0__192_carry__0_i_5_n_0\
    );
\channel_2_dutycycle_o0__192_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_2_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_2_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_2_dutycycle_o0__129_carry__3_n_5\,
      I4 => \channel_2_dutycycle_o0__129_carry__4_n_7\,
      I5 => \channel_2_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_2_dutycycle_o0__192_carry__0_i_6_n_0\
    );
\channel_2_dutycycle_o0__192_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_2_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_2_dutycycle_o0__129_carry__3_n_5\,
      I3 => \channel_2_dutycycle_o0__129_carry__3_n_6\,
      I4 => \channel_2_dutycycle_o0__129_carry__3_n_4\,
      I5 => \channel_2_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_2_dutycycle_o0__192_carry__0_i_7_n_0\
    );
\channel_2_dutycycle_o0__192_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_2_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_2_dutycycle_o0__129_carry__3_n_6\,
      I3 => \channel_2_dutycycle_o0__129_carry__3_n_7\,
      I4 => \channel_2_dutycycle_o0__129_carry__3_n_5\,
      I5 => \channel_2_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_2_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_2_dutycycle_o0__192_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__192_carry__0_n_0\,
      CO(3) => \channel_2_dutycycle_o0__192_carry__1_n_0\,
      CO(2) => \channel_2_dutycycle_o0__192_carry__1_n_1\,
      CO(1) => \channel_2_dutycycle_o0__192_carry__1_n_2\,
      CO(0) => \channel_2_dutycycle_o0__192_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__192_carry__1_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__192_carry__1_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__192_carry__1_i_3_n_0\,
      DI(0) => \channel_2_dutycycle_o0__192_carry__1_i_4_n_0\,
      O(3) => \channel_2_dutycycle_o0__192_carry__1_n_4\,
      O(2) => \channel_2_dutycycle_o0__192_carry__1_n_5\,
      O(1) => \channel_2_dutycycle_o0__192_carry__1_n_6\,
      O(0) => \channel_2_dutycycle_o0__192_carry__1_n_7\,
      S(3) => \channel_2_dutycycle_o0__192_carry__1_i_5_n_0\,
      S(2) => \channel_2_dutycycle_o0__192_carry__1_i_6_n_0\,
      S(1) => \channel_2_dutycycle_o0__192_carry__1_i_7_n_0\,
      S(0) => \channel_2_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_2_dutycycle_o0__192_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_2_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_2_dutycycle_o0__192_carry__1_i_1_n_0\
    );
\channel_2_dutycycle_o0__192_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_2_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_2_dutycycle_o0__192_carry__1_i_2_n_0\
    );
\channel_2_dutycycle_o0__192_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_2_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_2_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_2_dutycycle_o0__192_carry__1_i_3_n_0\
    );
\channel_2_dutycycle_o0__192_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_2_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_2_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_2_dutycycle_o0__192_carry__1_i_4_n_0\
    );
\channel_2_dutycycle_o0__192_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_2_dutycycle_o0__129_carry__4_n_5\,
      I2 => \channel_2_dutycycle_o0__129_carry__5_n_6\,
      I3 => \channel_2_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_2_dutycycle_o0__192_carry__1_i_5_n_0\
    );
\channel_2_dutycycle_o0__192_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_2_dutycycle_o0__129_carry__4_n_6\,
      I2 => \channel_2_dutycycle_o0__129_carry__5_n_7\,
      I3 => \channel_2_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_2_dutycycle_o0__192_carry__1_i_6_n_0\
    );
\channel_2_dutycycle_o0__192_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_2_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_2_dutycycle_o0__129_carry__4_n_5\,
      I3 => \channel_2_dutycycle_o0__129_carry__4_n_4\,
      I4 => \channel_2_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_2_dutycycle_o0__192_carry__1_i_7_n_0\
    );
\channel_2_dutycycle_o0__192_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_2_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_2_dutycycle_o0__129_carry__4_n_6\,
      I3 => \channel_2_dutycycle_o0__129_carry__4_n_7\,
      I4 => \channel_2_dutycycle_o0__129_carry__4_n_5\,
      I5 => \channel_2_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_2_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_2_dutycycle_o0__192_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__192_carry__1_n_0\,
      CO(3 downto 0) => \NLW_channel_2_dutycycle_o0__192_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_2_dutycycle_o0__192_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_2_dutycycle_o0__192_carry__2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_2_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_2_dutycycle_o0__192_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_2_dutycycle_o0__129_carry__4_n_4\,
      I2 => \channel_2_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_2_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_2_dutycycle_o0__192_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_2_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_2_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_2_dutycycle_o0__192_carry_i_1_n_0\
    );
\channel_2_dutycycle_o0__192_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_2_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_2_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_2_dutycycle_o0__192_carry_i_2_n_0\
    );
\channel_2_dutycycle_o0__192_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_2_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_2_dutycycle_o0__192_carry_i_3_n_0\
    );
\channel_2_dutycycle_o0__192_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_2_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_2_dutycycle_o0__129_carry__3_n_7\,
      I3 => \channel_2_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_2_dutycycle_o0__129_carry__3_n_6\,
      I5 => \channel_2_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_2_dutycycle_o0__192_carry_i_4_n_0\
    );
\channel_2_dutycycle_o0__192_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_2_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_2_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_2_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_2_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_2_dutycycle_o0__192_carry_i_5_n_0\
    );
\channel_2_dutycycle_o0__192_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_2_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_2_dutycycle_o0__129_carry__2_n_4\,
      I3 => \channel_2_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_2_dutycycle_o0__192_carry_i_6_n_0\
    );
\channel_2_dutycycle_o0__192_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_2_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_2_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_2_dutycycle_o0__229_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_dutycycle_o0__229_carry_n_0\,
      CO(2) => \channel_2_dutycycle_o0__229_carry_n_1\,
      CO(1) => \channel_2_dutycycle_o0__229_carry_n_2\,
      CO(0) => \channel_2_dutycycle_o0__229_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__229_carry_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__229_carry_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__229_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_2_dutycycle_o0__229_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o0__229_carry_i_4_n_0\,
      S(2) => \channel_2_dutycycle_o0__229_carry_i_5_n_0\,
      S(1) => \channel_2_dutycycle_o0__229_carry_i_6_n_0\,
      S(0) => \channel_2_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_2_dutycycle_o0__229_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__229_carry_n_0\,
      CO(3) => \channel_2_dutycycle_o0__229_carry__0_n_0\,
      CO(2) => \channel_2_dutycycle_o0__229_carry__0_n_1\,
      CO(1) => \channel_2_dutycycle_o0__229_carry__0_n_2\,
      CO(0) => \channel_2_dutycycle_o0__229_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__229_carry__0_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__229_carry__0_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__229_carry__0_i_3_n_0\,
      DI(0) => \channel_2_dutycycle_o0__229_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_2_dutycycle_o0__229_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o0__229_carry__0_i_5_n_0\,
      S(2) => \channel_2_dutycycle_o0__229_carry__0_i_6_n_0\,
      S(1) => \channel_2_dutycycle_o0__229_carry__0_i_7_n_0\,
      S(0) => \channel_2_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_2_dutycycle_o0__229_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__192_carry_n_4\,
      I1 => channel_2_dutycycle_counter_reg(8),
      O => \channel_2_dutycycle_o0__229_carry__0_i_1_n_0\
    );
\channel_2_dutycycle_o0__229_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__192_carry_n_5\,
      I1 => channel_2_dutycycle_counter_reg(7),
      O => \channel_2_dutycycle_o0__229_carry__0_i_2_n_0\
    );
\channel_2_dutycycle_o0__229_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__192_carry_n_6\,
      I1 => channel_2_dutycycle_counter_reg(6),
      O => \channel_2_dutycycle_o0__229_carry__0_i_3_n_0\
    );
\channel_2_dutycycle_o0__229_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__192_carry_n_7\,
      I1 => channel_2_dutycycle_counter_reg(5),
      O => \channel_2_dutycycle_o0__229_carry__0_i_4_n_0\
    );
\channel_2_dutycycle_o0__229_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(8),
      I1 => \channel_2_dutycycle_o0__192_carry_n_4\,
      I2 => \channel_2_dutycycle_o0__192_carry__0_n_7\,
      I3 => channel_2_dutycycle_counter_reg(9),
      O => \channel_2_dutycycle_o0__229_carry__0_i_5_n_0\
    );
\channel_2_dutycycle_o0__229_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(7),
      I1 => \channel_2_dutycycle_o0__192_carry_n_5\,
      I2 => \channel_2_dutycycle_o0__192_carry_n_4\,
      I3 => channel_2_dutycycle_counter_reg(8),
      O => \channel_2_dutycycle_o0__229_carry__0_i_6_n_0\
    );
\channel_2_dutycycle_o0__229_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(6),
      I1 => \channel_2_dutycycle_o0__192_carry_n_6\,
      I2 => \channel_2_dutycycle_o0__192_carry_n_5\,
      I3 => channel_2_dutycycle_counter_reg(7),
      O => \channel_2_dutycycle_o0__229_carry__0_i_7_n_0\
    );
\channel_2_dutycycle_o0__229_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(5),
      I1 => \channel_2_dutycycle_o0__192_carry_n_7\,
      I2 => \channel_2_dutycycle_o0__192_carry_n_6\,
      I3 => channel_2_dutycycle_counter_reg(6),
      O => \channel_2_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_2_dutycycle_o0__229_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__229_carry__0_n_0\,
      CO(3) => \channel_2_dutycycle_o0__229_carry__1_n_0\,
      CO(2) => \channel_2_dutycycle_o0__229_carry__1_n_1\,
      CO(1) => \channel_2_dutycycle_o0__229_carry__1_n_2\,
      CO(0) => \channel_2_dutycycle_o0__229_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__229_carry__1_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__229_carry__1_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__229_carry__1_i_3_n_0\,
      DI(0) => \channel_2_dutycycle_o0__229_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_2_dutycycle_o0__229_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o0__229_carry__1_i_5_n_0\,
      S(2) => \channel_2_dutycycle_o0__229_carry__1_i_6_n_0\,
      S(1) => \channel_2_dutycycle_o0__229_carry__1_i_7_n_0\,
      S(0) => \channel_2_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_2_dutycycle_o0__229_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__192_carry__0_n_4\,
      I1 => channel_2_dutycycle_counter_reg(12),
      O => \channel_2_dutycycle_o0__229_carry__1_i_1_n_0\
    );
\channel_2_dutycycle_o0__229_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__192_carry__0_n_5\,
      I1 => channel_2_dutycycle_counter_reg(11),
      O => \channel_2_dutycycle_o0__229_carry__1_i_2_n_0\
    );
\channel_2_dutycycle_o0__229_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__192_carry__0_n_6\,
      I1 => channel_2_dutycycle_counter_reg(10),
      O => \channel_2_dutycycle_o0__229_carry__1_i_3_n_0\
    );
\channel_2_dutycycle_o0__229_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__192_carry__0_n_7\,
      I1 => channel_2_dutycycle_counter_reg(9),
      O => \channel_2_dutycycle_o0__229_carry__1_i_4_n_0\
    );
\channel_2_dutycycle_o0__229_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(12),
      I1 => \channel_2_dutycycle_o0__192_carry__0_n_4\,
      I2 => \channel_2_dutycycle_o0__192_carry__1_n_7\,
      I3 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o0__229_carry__1_i_5_n_0\
    );
\channel_2_dutycycle_o0__229_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(11),
      I1 => \channel_2_dutycycle_o0__192_carry__0_n_5\,
      I2 => \channel_2_dutycycle_o0__192_carry__0_n_4\,
      I3 => channel_2_dutycycle_counter_reg(12),
      O => \channel_2_dutycycle_o0__229_carry__1_i_6_n_0\
    );
\channel_2_dutycycle_o0__229_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(10),
      I1 => \channel_2_dutycycle_o0__192_carry__0_n_6\,
      I2 => \channel_2_dutycycle_o0__192_carry__0_n_5\,
      I3 => channel_2_dutycycle_counter_reg(11),
      O => \channel_2_dutycycle_o0__229_carry__1_i_7_n_0\
    );
\channel_2_dutycycle_o0__229_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(9),
      I1 => \channel_2_dutycycle_o0__192_carry__0_n_7\,
      I2 => \channel_2_dutycycle_o0__192_carry__0_n_6\,
      I3 => channel_2_dutycycle_counter_reg(10),
      O => \channel_2_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_2_dutycycle_o0__229_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__229_carry__1_n_0\,
      CO(3) => \channel_2_dutycycle_o0__229_carry__2_n_0\,
      CO(2) => \channel_2_dutycycle_o0__229_carry__2_n_1\,
      CO(1) => \channel_2_dutycycle_o0__229_carry__2_n_2\,
      CO(0) => \channel_2_dutycycle_o0__229_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__229_carry__2_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__229_carry__2_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__229_carry__2_i_3_n_0\,
      DI(0) => \channel_2_dutycycle_o0__229_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_2_dutycycle_o0__229_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o0__229_carry__2_i_5_n_0\,
      S(2) => \channel_2_dutycycle_o0__229_carry__2_i_6_n_0\,
      S(1) => \channel_2_dutycycle_o0__229_carry__2_i_7_n_0\,
      S(0) => \channel_2_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_2_dutycycle_o0__229_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__192_carry__1_n_4\,
      I1 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o0__229_carry__2_i_1_n_0\
    );
\channel_2_dutycycle_o0__229_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__192_carry__1_n_5\,
      I1 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o0__229_carry__2_i_2_n_0\
    );
\channel_2_dutycycle_o0__229_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__192_carry__1_n_6\,
      I1 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o0__229_carry__2_i_3_n_0\
    );
\channel_2_dutycycle_o0__229_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__192_carry__1_n_7\,
      I1 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o0__229_carry__2_i_4_n_0\
    );
\channel_2_dutycycle_o0__229_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(16),
      I1 => \channel_2_dutycycle_o0__192_carry__1_n_4\,
      I2 => \channel_2_dutycycle_o0__192_carry__2_n_7\,
      I3 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o0__229_carry__2_i_5_n_0\
    );
\channel_2_dutycycle_o0__229_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(15),
      I1 => \channel_2_dutycycle_o0__192_carry__1_n_5\,
      I2 => \channel_2_dutycycle_o0__192_carry__1_n_4\,
      I3 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o0__229_carry__2_i_6_n_0\
    );
\channel_2_dutycycle_o0__229_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(14),
      I1 => \channel_2_dutycycle_o0__192_carry__1_n_6\,
      I2 => \channel_2_dutycycle_o0__192_carry__1_n_5\,
      I3 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o0__229_carry__2_i_7_n_0\
    );
\channel_2_dutycycle_o0__229_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(13),
      I1 => \channel_2_dutycycle_o0__192_carry__1_n_7\,
      I2 => \channel_2_dutycycle_o0__192_carry__1_n_6\,
      I3 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_2_dutycycle_o0__229_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__3_n_7\,
      I1 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o0__229_carry_i_1_n_0\
    );
\channel_2_dutycycle_o0__229_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__2_n_4\,
      I1 => channel_2_dutycycle_counter_reg(3),
      O => \channel_2_dutycycle_o0__229_carry_i_2_n_0\
    );
\channel_2_dutycycle_o0__229_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__2_n_5\,
      I1 => channel_2_dutycycle_counter_reg(2),
      O => \channel_2_dutycycle_o0__229_carry_i_3_n_0\
    );
\channel_2_dutycycle_o0__229_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(4),
      I1 => \channel_2_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_2_dutycycle_o0__192_carry_n_7\,
      I3 => channel_2_dutycycle_counter_reg(5),
      O => \channel_2_dutycycle_o0__229_carry_i_4_n_0\
    );
\channel_2_dutycycle_o0__229_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(3),
      I1 => \channel_2_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_2_dutycycle_o0__129_carry__3_n_7\,
      I3 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o0__229_carry_i_5_n_0\
    );
\channel_2_dutycycle_o0__229_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => \channel_2_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_2_dutycycle_o0__129_carry__2_n_4\,
      I3 => channel_2_dutycycle_counter_reg(3),
      O => \channel_2_dutycycle_o0__229_carry_i_6_n_0\
    );
\channel_2_dutycycle_o0__229_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => \channel_2_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_2_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_2_dutycycle_o0__260_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_dutycycle_o0__260_carry_n_0\,
      CO(2) => \channel_2_dutycycle_o0__260_carry_n_1\,
      CO(1) => \channel_2_dutycycle_o0__260_carry_n_2\,
      CO(0) => \channel_2_dutycycle_o0__260_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_2_dutycycle_o0__260_carry_n_4\,
      O(2) => \channel_2_dutycycle_o0__260_carry_n_5\,
      O(1) => \channel_2_dutycycle_o0__260_carry_n_6\,
      O(0) => \channel_2_dutycycle_o0__260_carry_n_7\,
      S(3) => \channel_2_dutycycle_o0__129_carry__3_n_6\,
      S(2) => \channel_2_dutycycle_o0__129_carry__3_n_7\,
      S(1) => \channel_2_dutycycle_o0__129_carry__2_n_4\,
      S(0) => \channel_2_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_2_dutycycle_o0__260_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__260_carry_n_0\,
      CO(3) => \channel_2_dutycycle_o0__260_carry__0_n_0\,
      CO(2) => \channel_2_dutycycle_o0__260_carry__0_n_1\,
      CO(1) => \channel_2_dutycycle_o0__260_carry__0_n_2\,
      CO(0) => \channel_2_dutycycle_o0__260_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_dutycycle_o0__260_carry__0_n_4\,
      O(2) => \channel_2_dutycycle_o0__260_carry__0_n_5\,
      O(1) => \channel_2_dutycycle_o0__260_carry__0_n_6\,
      O(0) => \channel_2_dutycycle_o0__260_carry__0_n_7\,
      S(3) => \channel_2_dutycycle_o0__129_carry__4_n_6\,
      S(2) => \channel_2_dutycycle_o0__129_carry__4_n_7\,
      S(1) => \channel_2_dutycycle_o0__129_carry__3_n_4\,
      S(0) => \channel_2_dutycycle_o0__129_carry__3_n_5\
    );
\channel_2_dutycycle_o0__260_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__260_carry__0_n_0\,
      CO(3) => \NLW_channel_2_dutycycle_o0__260_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \channel_2_dutycycle_o0__260_carry__1_n_1\,
      CO(1) => \channel_2_dutycycle_o0__260_carry__1_n_2\,
      CO(0) => \channel_2_dutycycle_o0__260_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_dutycycle_o0__260_carry__1_n_4\,
      O(2) => \channel_2_dutycycle_o0__260_carry__1_n_5\,
      O(1) => \channel_2_dutycycle_o0__260_carry__1_n_6\,
      O(0) => \channel_2_dutycycle_o0__260_carry__1_n_7\,
      S(3) => \channel_2_dutycycle_o0__129_carry__5_n_6\,
      S(2) => \channel_2_dutycycle_o0__129_carry__5_n_7\,
      S(1) => \channel_2_dutycycle_o0__129_carry__4_n_4\,
      S(0) => \channel_2_dutycycle_o0__129_carry__4_n_5\
    );
\channel_2_dutycycle_o0__260_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_2_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_2_dutycycle_o0__58_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_dutycycle_o0__58_carry_n_0\,
      CO(2) => \channel_2_dutycycle_o0__58_carry_n_1\,
      CO(1) => \channel_2_dutycycle_o0__58_carry_n_2\,
      CO(0) => \channel_2_dutycycle_o0__58_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_2_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \channel_2_dutycycle_o0__58_carry_n_4\,
      O(2) => \channel_2_dutycycle_o0__58_carry_n_5\,
      O(1) => \channel_2_dutycycle_o0__58_carry_n_6\,
      O(0) => \channel_2_dutycycle_o0__58_carry_n_7\,
      S(3) => \channel_2_dutycycle_o0__58_carry_i_1_n_0\,
      S(2) => \channel_2_dutycycle_o0__58_carry_i_2_n_0\,
      S(1) => \channel_2_dutycycle_o0__58_carry_i_3_n_0\,
      S(0) => channel_2_dutycycle_counter_reg(0)
    );
\channel_2_dutycycle_o0__58_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__58_carry_n_0\,
      CO(3) => \channel_2_dutycycle_o0__58_carry__0_n_0\,
      CO(2) => \channel_2_dutycycle_o0__58_carry__0_n_1\,
      CO(1) => \channel_2_dutycycle_o0__58_carry__0_n_2\,
      CO(0) => \channel_2_dutycycle_o0__58_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__58_carry__0_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__58_carry__0_i_2_n_0\,
      DI(1 downto 0) => channel_2_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_2_dutycycle_o0__58_carry__0_n_4\,
      O(2) => \channel_2_dutycycle_o0__58_carry__0_n_5\,
      O(1) => \channel_2_dutycycle_o0__58_carry__0_n_6\,
      O(0) => \channel_2_dutycycle_o0__58_carry__0_n_7\,
      S(3) => \channel_2_dutycycle_o0__58_carry__0_i_3_n_0\,
      S(2) => \channel_2_dutycycle_o0__58_carry__0_i_4_n_0\,
      S(1) => \channel_2_dutycycle_o0__58_carry__0_i_5_n_0\,
      S(0) => \channel_2_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_2_dutycycle_o0__58_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(6),
      I1 => channel_2_dutycycle_counter_reg(1),
      I2 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o0__58_carry__0_i_1_n_0\
    );
\channel_2_dutycycle_o0__58_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(6),
      I1 => channel_2_dutycycle_counter_reg(1),
      I2 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o0__58_carry__0_i_2_n_0\
    );
\channel_2_dutycycle_o0__58_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(4),
      I1 => channel_2_dutycycle_counter_reg(1),
      I2 => channel_2_dutycycle_counter_reg(6),
      I3 => channel_2_dutycycle_counter_reg(7),
      I4 => channel_2_dutycycle_counter_reg(2),
      I5 => channel_2_dutycycle_counter_reg(5),
      O => \channel_2_dutycycle_o0__58_carry__0_i_3_n_0\
    );
\channel_2_dutycycle_o0__58_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(6),
      I1 => channel_2_dutycycle_counter_reg(1),
      I2 => channel_2_dutycycle_counter_reg(4),
      I3 => channel_2_dutycycle_counter_reg(5),
      I4 => channel_2_dutycycle_counter_reg(0),
      O => \channel_2_dutycycle_o0__58_carry__0_i_4_n_0\
    );
\channel_2_dutycycle_o0__58_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(0),
      I1 => channel_2_dutycycle_counter_reg(5),
      I2 => channel_2_dutycycle_counter_reg(3),
      O => \channel_2_dutycycle_o0__58_carry__0_i_5_n_0\
    );
\channel_2_dutycycle_o0__58_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_2_dutycycle_o0__58_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__58_carry__0_n_0\,
      CO(3) => \channel_2_dutycycle_o0__58_carry__1_n_0\,
      CO(2) => \channel_2_dutycycle_o0__58_carry__1_n_1\,
      CO(1) => \channel_2_dutycycle_o0__58_carry__1_n_2\,
      CO(0) => \channel_2_dutycycle_o0__58_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__58_carry__1_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__58_carry__1_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__58_carry__1_i_3_n_0\,
      DI(0) => \channel_2_dutycycle_o0__58_carry__1_i_4_n_0\,
      O(3) => \channel_2_dutycycle_o0__58_carry__1_n_4\,
      O(2) => \channel_2_dutycycle_o0__58_carry__1_n_5\,
      O(1) => \channel_2_dutycycle_o0__58_carry__1_n_6\,
      O(0) => \channel_2_dutycycle_o0__58_carry__1_n_7\,
      S(3) => \channel_2_dutycycle_o0__58_carry__1_i_5_n_0\,
      S(2) => \channel_2_dutycycle_o0__58_carry__1_i_6_n_0\,
      S(1) => \channel_2_dutycycle_o0__58_carry__1_i_7_n_0\,
      S(0) => \channel_2_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_2_dutycycle_o0__58_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(10),
      I1 => channel_2_dutycycle_counter_reg(5),
      I2 => channel_2_dutycycle_counter_reg(8),
      O => \channel_2_dutycycle_o0__58_carry__1_i_1_n_0\
    );
\channel_2_dutycycle_o0__58_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(9),
      I1 => channel_2_dutycycle_counter_reg(4),
      I2 => channel_2_dutycycle_counter_reg(7),
      O => \channel_2_dutycycle_o0__58_carry__1_i_2_n_0\
    );
\channel_2_dutycycle_o0__58_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(8),
      I1 => channel_2_dutycycle_counter_reg(3),
      I2 => channel_2_dutycycle_counter_reg(6),
      O => \channel_2_dutycycle_o0__58_carry__1_i_3_n_0\
    );
\channel_2_dutycycle_o0__58_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(7),
      I1 => channel_2_dutycycle_counter_reg(2),
      I2 => channel_2_dutycycle_counter_reg(5),
      O => \channel_2_dutycycle_o0__58_carry__1_i_4_n_0\
    );
\channel_2_dutycycle_o0__58_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(8),
      I1 => channel_2_dutycycle_counter_reg(5),
      I2 => channel_2_dutycycle_counter_reg(10),
      I3 => channel_2_dutycycle_counter_reg(11),
      I4 => channel_2_dutycycle_counter_reg(6),
      I5 => channel_2_dutycycle_counter_reg(9),
      O => \channel_2_dutycycle_o0__58_carry__1_i_5_n_0\
    );
\channel_2_dutycycle_o0__58_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(7),
      I1 => channel_2_dutycycle_counter_reg(4),
      I2 => channel_2_dutycycle_counter_reg(9),
      I3 => channel_2_dutycycle_counter_reg(10),
      I4 => channel_2_dutycycle_counter_reg(5),
      I5 => channel_2_dutycycle_counter_reg(8),
      O => \channel_2_dutycycle_o0__58_carry__1_i_6_n_0\
    );
\channel_2_dutycycle_o0__58_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(6),
      I1 => channel_2_dutycycle_counter_reg(3),
      I2 => channel_2_dutycycle_counter_reg(8),
      I3 => channel_2_dutycycle_counter_reg(9),
      I4 => channel_2_dutycycle_counter_reg(4),
      I5 => channel_2_dutycycle_counter_reg(7),
      O => \channel_2_dutycycle_o0__58_carry__1_i_7_n_0\
    );
\channel_2_dutycycle_o0__58_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(5),
      I1 => channel_2_dutycycle_counter_reg(2),
      I2 => channel_2_dutycycle_counter_reg(7),
      I3 => channel_2_dutycycle_counter_reg(8),
      I4 => channel_2_dutycycle_counter_reg(3),
      I5 => channel_2_dutycycle_counter_reg(6),
      O => \channel_2_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_2_dutycycle_o0__58_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__58_carry__1_n_0\,
      CO(3) => \channel_2_dutycycle_o0__58_carry__2_n_0\,
      CO(2) => \channel_2_dutycycle_o0__58_carry__2_n_1\,
      CO(1) => \channel_2_dutycycle_o0__58_carry__2_n_2\,
      CO(0) => \channel_2_dutycycle_o0__58_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__58_carry__2_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__58_carry__2_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__58_carry__2_i_3_n_0\,
      DI(0) => \channel_2_dutycycle_o0__58_carry__2_i_4_n_0\,
      O(3) => \channel_2_dutycycle_o0__58_carry__2_n_4\,
      O(2) => \channel_2_dutycycle_o0__58_carry__2_n_5\,
      O(1) => \channel_2_dutycycle_o0__58_carry__2_n_6\,
      O(0) => \channel_2_dutycycle_o0__58_carry__2_n_7\,
      S(3) => \channel_2_dutycycle_o0__58_carry__2_i_5_n_0\,
      S(2) => \channel_2_dutycycle_o0__58_carry__2_i_6_n_0\,
      S(1) => \channel_2_dutycycle_o0__58_carry__2_i_7_n_0\,
      S(0) => \channel_2_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_2_dutycycle_o0__58_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(14),
      I1 => channel_2_dutycycle_counter_reg(9),
      I2 => channel_2_dutycycle_counter_reg(12),
      O => \channel_2_dutycycle_o0__58_carry__2_i_1_n_0\
    );
\channel_2_dutycycle_o0__58_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(13),
      I1 => channel_2_dutycycle_counter_reg(8),
      I2 => channel_2_dutycycle_counter_reg(11),
      O => \channel_2_dutycycle_o0__58_carry__2_i_2_n_0\
    );
\channel_2_dutycycle_o0__58_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(12),
      I1 => channel_2_dutycycle_counter_reg(7),
      I2 => channel_2_dutycycle_counter_reg(10),
      O => \channel_2_dutycycle_o0__58_carry__2_i_3_n_0\
    );
\channel_2_dutycycle_o0__58_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(11),
      I1 => channel_2_dutycycle_counter_reg(6),
      I2 => channel_2_dutycycle_counter_reg(9),
      O => \channel_2_dutycycle_o0__58_carry__2_i_4_n_0\
    );
\channel_2_dutycycle_o0__58_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(12),
      I1 => channel_2_dutycycle_counter_reg(9),
      I2 => channel_2_dutycycle_counter_reg(14),
      I3 => channel_2_dutycycle_counter_reg(15),
      I4 => channel_2_dutycycle_counter_reg(10),
      I5 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o0__58_carry__2_i_5_n_0\
    );
\channel_2_dutycycle_o0__58_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(11),
      I1 => channel_2_dutycycle_counter_reg(8),
      I2 => channel_2_dutycycle_counter_reg(13),
      I3 => channel_2_dutycycle_counter_reg(14),
      I4 => channel_2_dutycycle_counter_reg(9),
      I5 => channel_2_dutycycle_counter_reg(12),
      O => \channel_2_dutycycle_o0__58_carry__2_i_6_n_0\
    );
\channel_2_dutycycle_o0__58_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(10),
      I1 => channel_2_dutycycle_counter_reg(7),
      I2 => channel_2_dutycycle_counter_reg(12),
      I3 => channel_2_dutycycle_counter_reg(13),
      I4 => channel_2_dutycycle_counter_reg(8),
      I5 => channel_2_dutycycle_counter_reg(11),
      O => \channel_2_dutycycle_o0__58_carry__2_i_7_n_0\
    );
\channel_2_dutycycle_o0__58_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(9),
      I1 => channel_2_dutycycle_counter_reg(6),
      I2 => channel_2_dutycycle_counter_reg(11),
      I3 => channel_2_dutycycle_counter_reg(12),
      I4 => channel_2_dutycycle_counter_reg(7),
      I5 => channel_2_dutycycle_counter_reg(10),
      O => \channel_2_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_2_dutycycle_o0__58_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__58_carry__2_n_0\,
      CO(3) => \channel_2_dutycycle_o0__58_carry__3_n_0\,
      CO(2) => \channel_2_dutycycle_o0__58_carry__3_n_1\,
      CO(1) => \channel_2_dutycycle_o0__58_carry__3_n_2\,
      CO(0) => \channel_2_dutycycle_o0__58_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o0__58_carry__3_i_1_n_0\,
      DI(2) => \channel_2_dutycycle_o0__58_carry__3_i_2_n_0\,
      DI(1) => \channel_2_dutycycle_o0__58_carry__3_i_3_n_0\,
      DI(0) => \channel_2_dutycycle_o0__58_carry__3_i_4_n_0\,
      O(3) => \channel_2_dutycycle_o0__58_carry__3_n_4\,
      O(2) => \channel_2_dutycycle_o0__58_carry__3_n_5\,
      O(1) => \channel_2_dutycycle_o0__58_carry__3_n_6\,
      O(0) => \channel_2_dutycycle_o0__58_carry__3_n_7\,
      S(3) => \channel_2_dutycycle_o0__58_carry__3_i_5_n_0\,
      S(2) => \channel_2_dutycycle_o0__58_carry__3_i_6_n_0\,
      S(1) => \channel_2_dutycycle_o0__58_carry__3_i_7_n_0\,
      S(0) => \channel_2_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_2_dutycycle_o0__58_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(16),
      I1 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o0__58_carry__3_i_1_n_0\
    );
\channel_2_dutycycle_o0__58_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(17),
      I1 => channel_2_dutycycle_counter_reg(12),
      I2 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o0__58_carry__3_i_2_n_0\
    );
\channel_2_dutycycle_o0__58_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(16),
      I1 => channel_2_dutycycle_counter_reg(11),
      I2 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o0__58_carry__3_i_3_n_0\
    );
\channel_2_dutycycle_o0__58_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(15),
      I1 => channel_2_dutycycle_counter_reg(10),
      I2 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o0__58_carry__3_i_4_n_0\
    );
\channel_2_dutycycle_o0__58_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(13),
      I1 => channel_2_dutycycle_counter_reg(16),
      I2 => channel_2_dutycycle_counter_reg(14),
      I3 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o0__58_carry__3_i_5_n_0\
    );
\channel_2_dutycycle_o0__58_carry__3_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(15),
      I1 => channel_2_dutycycle_counter_reg(12),
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => channel_2_dutycycle_counter_reg(13),
      I4 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o0__58_carry__3_i_6_n_0\
    );
\channel_2_dutycycle_o0__58_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(14),
      I1 => channel_2_dutycycle_counter_reg(11),
      I2 => channel_2_dutycycle_counter_reg(16),
      I3 => channel_2_dutycycle_counter_reg(17),
      I4 => channel_2_dutycycle_counter_reg(12),
      I5 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o0__58_carry__3_i_7_n_0\
    );
\channel_2_dutycycle_o0__58_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(13),
      I1 => channel_2_dutycycle_counter_reg(10),
      I2 => channel_2_dutycycle_counter_reg(15),
      I3 => channel_2_dutycycle_counter_reg(16),
      I4 => channel_2_dutycycle_counter_reg(11),
      I5 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_2_dutycycle_o0__58_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o0__58_carry__3_n_0\,
      CO(3) => \channel_2_dutycycle_o0__58_carry__4_n_0\,
      CO(2) => \channel_2_dutycycle_o0__58_carry__4_n_1\,
      CO(1) => \channel_2_dutycycle_o0__58_carry__4_n_2\,
      CO(0) => \channel_2_dutycycle_o0__58_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_2_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_2_dutycycle_o0__58_carry__4_i_1_n_0\,
      O(3) => \channel_2_dutycycle_o0__58_carry__4_n_4\,
      O(2) => \channel_2_dutycycle_o0__58_carry__4_n_5\,
      O(1) => \channel_2_dutycycle_o0__58_carry__4_n_6\,
      O(0) => \channel_2_dutycycle_o0__58_carry__4_n_7\,
      S(3) => \channel_2_dutycycle_o0__58_carry__4_i_2_n_0\,
      S(2) => \channel_2_dutycycle_o0__58_carry__4_i_3_n_0\,
      S(1) => \channel_2_dutycycle_o0__58_carry__4_i_4_n_0\,
      S(0) => \channel_2_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_2_dutycycle_o0__58_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(17),
      I1 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o0__58_carry__4_i_1_n_0\
    );
\channel_2_dutycycle_o0__58_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o0__58_carry__4_i_2_n_0\
    );
\channel_2_dutycycle_o0__58_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(16),
      I1 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o0__58_carry__4_i_3_n_0\
    );
\channel_2_dutycycle_o0__58_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(15),
      I1 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o0__58_carry__4_i_4_n_0\
    );
\channel_2_dutycycle_o0__58_carry__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(14),
      I1 => channel_2_dutycycle_counter_reg(17),
      I2 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_2_dutycycle_o0__58_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(1),
      I1 => channel_2_dutycycle_counter_reg(3),
      O => \channel_2_dutycycle_o0__58_carry_i_1_n_0\
    );
\channel_2_dutycycle_o0__58_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(0),
      I1 => channel_2_dutycycle_counter_reg(2),
      O => \channel_2_dutycycle_o0__58_carry_i_2_n_0\
    );
\channel_2_dutycycle_o0__58_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(1),
      O => \channel_2_dutycycle_o0__58_carry_i_3_n_0\
    );
\channel_2_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_2_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_2_dutycycle_o0__260_carry_n_7\,
      O => \channel_2_dutycycle_o[0]_i_1_n_0\
    );
\channel_2_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_2_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_2_dutycycle_o0__260_carry__1_n_5\,
      O => \channel_2_dutycycle_o[10]_i_1_n_0\
    );
\channel_2_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_2_stage_2,
      I1 => channel_2_stage_1,
      O => \channel_2_dutycycle_o[11]_i_1_n_0\
    );
\channel_2_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_2_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_2_dutycycle_o0__260_carry__1_n_4\,
      O => \channel_2_dutycycle_o[11]_i_2_n_0\
    );
\channel_2_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__2_n_4\,
      I1 => \channel_2_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_2_dutycycle_o0__260_carry_n_6\,
      O => \channel_2_dutycycle_o[1]_i_1_n_0\
    );
\channel_2_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_2_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_2_dutycycle_o0__260_carry_n_5\,
      O => \channel_2_dutycycle_o[2]_i_1_n_0\
    );
\channel_2_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_2_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_2_dutycycle_o0__260_carry_n_4\,
      O => \channel_2_dutycycle_o[3]_i_1_n_0\
    );
\channel_2_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_2_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_2_dutycycle_o0__260_carry__0_n_7\,
      O => \channel_2_dutycycle_o[4]_i_1_n_0\
    );
\channel_2_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_2_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_2_dutycycle_o0__260_carry__0_n_6\,
      O => \channel_2_dutycycle_o[5]_i_1_n_0\
    );
\channel_2_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_2_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_2_dutycycle_o0__260_carry__0_n_5\,
      O => \channel_2_dutycycle_o[6]_i_1_n_0\
    );
\channel_2_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_2_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_2_dutycycle_o0__260_carry__0_n_4\,
      O => \channel_2_dutycycle_o[7]_i_1_n_0\
    );
\channel_2_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_2_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_2_dutycycle_o0__260_carry__1_n_7\,
      O => \channel_2_dutycycle_o[8]_i_1_n_0\
    );
\channel_2_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_2_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_2_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_2_dutycycle_o0__260_carry__1_n_6\,
      O => \channel_2_dutycycle_o[9]_i_1_n_0\
    );
\channel_2_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_1_n_0\,
      D => \channel_2_dutycycle_o[0]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(0),
      R => '0'
    );
\channel_2_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_1_n_0\,
      D => \channel_2_dutycycle_o[10]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(10),
      R => '0'
    );
\channel_2_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_1_n_0\,
      D => \channel_2_dutycycle_o[11]_i_2_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(11),
      R => '0'
    );
\channel_2_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_1_n_0\,
      D => \channel_2_dutycycle_o[1]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(1),
      R => '0'
    );
\channel_2_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_1_n_0\,
      D => \channel_2_dutycycle_o[2]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(2),
      R => '0'
    );
\channel_2_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_1_n_0\,
      D => \channel_2_dutycycle_o[3]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(3),
      R => '0'
    );
\channel_2_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_1_n_0\,
      D => \channel_2_dutycycle_o[4]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(4),
      R => '0'
    );
\channel_2_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_1_n_0\,
      D => \channel_2_dutycycle_o[5]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(5),
      R => '0'
    );
\channel_2_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_1_n_0\,
      D => \channel_2_dutycycle_o[6]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(6),
      R => '0'
    );
\channel_2_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_1_n_0\,
      D => \channel_2_dutycycle_o[7]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(7),
      R => '0'
    );
\channel_2_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_1_n_0\,
      D => \channel_2_dutycycle_o[8]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(8),
      R => '0'
    );
\channel_2_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_1_n_0\,
      D => \channel_2_dutycycle_o[9]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(9),
      R => '0'
    );
channel_2_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_2_i,
      Q => channel_2_stage_1,
      R => '0'
    );
channel_2_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_2_stage_1,
      Q => channel_2_stage_2,
      R => '0'
    );
\channel_3_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_3_stage_1,
      I1 => channel_3_stage_2,
      O => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_3_stage_1,
      I1 => channel_3_stage_2,
      O => \channel_3_dutycycle_counter[0]_i_2_n_0\
    );
\channel_3_dutycycle_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(0),
      O => \channel_3_dutycycle_counter[0]_i_4_n_0\
    );
\channel_3_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[0]_i_3_n_7\,
      Q => channel_3_dutycycle_counter_reg(0),
      S => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_3_dutycycle_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_3_dutycycle_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_3_dutycycle_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_3_dutycycle_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_3_dutycycle_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_3_dutycycle_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_3_dutycycle_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_3_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_3_dutycycle_counter[0]_i_4_n_0\
    );
\channel_3_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_3_dutycycle_counter_reg(10),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_3_dutycycle_counter_reg(11),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_3_dutycycle_counter_reg(12),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_3_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_3_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_3_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_3_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_3_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_3_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_3_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_3_dutycycle_counter_reg(15 downto 12)
    );
\channel_3_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_3_dutycycle_counter_reg(13),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_3_dutycycle_counter_reg(14),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_3_dutycycle_counter_reg(15),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_3_dutycycle_counter_reg(16),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_3_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_3_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_3_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_3_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_3_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_3_dutycycle_counter_reg(17 downto 16)
    );
\channel_3_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_3_dutycycle_counter_reg(17),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[0]_i_3_n_6\,
      Q => channel_3_dutycycle_counter_reg(1),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[0]_i_3_n_5\,
      Q => channel_3_dutycycle_counter_reg(2),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[0]_i_3_n_4\,
      Q => channel_3_dutycycle_counter_reg(3),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_3_dutycycle_counter_reg(4),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_3_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_3_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_3_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_3_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_3_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_3_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_3_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_3_dutycycle_counter_reg(7 downto 4)
    );
\channel_3_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_3_dutycycle_counter_reg(5),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_3_dutycycle_counter_reg(6),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_3_dutycycle_counter_reg(7),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_3_dutycycle_counter_reg(8),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_3_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_3_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_3_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_3_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_3_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_3_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_3_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_3_dutycycle_counter_reg(11 downto 8)
    );
\channel_3_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_3_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_3_dutycycle_counter_reg(9),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_o0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_dutycycle_o0__0_carry_n_0\,
      CO(2) => \channel_3_dutycycle_o0__0_carry_n_1\,
      CO(1) => \channel_3_dutycycle_o0__0_carry_n_2\,
      CO(0) => \channel_3_dutycycle_o0__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__0_carry_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__0_carry_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_3_dutycycle_o0__0_carry_n_4\,
      O(2) => \channel_3_dutycycle_o0__0_carry_n_5\,
      O(1 downto 0) => \NLW_channel_3_dutycycle_o0__0_carry_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_3_dutycycle_o0__0_carry_i_4_n_0\,
      S(2) => \channel_3_dutycycle_o0__0_carry_i_5_n_0\,
      S(1) => \channel_3_dutycycle_o0__0_carry_i_6_n_0\,
      S(0) => \channel_3_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_3_dutycycle_o0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__0_carry_n_0\,
      CO(3) => \channel_3_dutycycle_o0__0_carry__0_n_0\,
      CO(2) => \channel_3_dutycycle_o0__0_carry__0_n_1\,
      CO(1) => \channel_3_dutycycle_o0__0_carry__0_n_2\,
      CO(0) => \channel_3_dutycycle_o0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__0_carry__0_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__0_carry__0_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__0_carry__0_i_3_n_0\,
      DI(0) => \channel_3_dutycycle_o0__0_carry__0_i_4_n_0\,
      O(3) => \channel_3_dutycycle_o0__0_carry__0_n_4\,
      O(2) => \channel_3_dutycycle_o0__0_carry__0_n_5\,
      O(1) => \channel_3_dutycycle_o0__0_carry__0_n_6\,
      O(0) => \channel_3_dutycycle_o0__0_carry__0_n_7\,
      S(3) => \channel_3_dutycycle_o0__0_carry__0_i_5_n_0\,
      S(2) => \channel_3_dutycycle_o0__0_carry__0_i_6_n_0\,
      S(1) => \channel_3_dutycycle_o0__0_carry__0_i_7_n_0\,
      S(0) => \channel_3_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_3_dutycycle_o0__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(6),
      I1 => channel_3_dutycycle_counter_reg(4),
      I2 => channel_3_dutycycle_counter_reg(8),
      O => \channel_3_dutycycle_o0__0_carry__0_i_1_n_0\
    );
\channel_3_dutycycle_o0__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(5),
      I1 => channel_3_dutycycle_counter_reg(3),
      I2 => channel_3_dutycycle_counter_reg(7),
      O => \channel_3_dutycycle_o0__0_carry__0_i_2_n_0\
    );
\channel_3_dutycycle_o0__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(4),
      I1 => channel_3_dutycycle_counter_reg(2),
      I2 => channel_3_dutycycle_counter_reg(6),
      O => \channel_3_dutycycle_o0__0_carry__0_i_3_n_0\
    );
\channel_3_dutycycle_o0__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(3),
      I1 => channel_3_dutycycle_counter_reg(1),
      I2 => channel_3_dutycycle_counter_reg(5),
      O => \channel_3_dutycycle_o0__0_carry__0_i_4_n_0\
    );
\channel_3_dutycycle_o0__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(8),
      I1 => channel_3_dutycycle_counter_reg(4),
      I2 => channel_3_dutycycle_counter_reg(6),
      I3 => channel_3_dutycycle_counter_reg(5),
      I4 => channel_3_dutycycle_counter_reg(7),
      I5 => channel_3_dutycycle_counter_reg(9),
      O => \channel_3_dutycycle_o0__0_carry__0_i_5_n_0\
    );
\channel_3_dutycycle_o0__0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(7),
      I1 => channel_3_dutycycle_counter_reg(3),
      I2 => channel_3_dutycycle_counter_reg(5),
      I3 => channel_3_dutycycle_counter_reg(4),
      I4 => channel_3_dutycycle_counter_reg(6),
      I5 => channel_3_dutycycle_counter_reg(8),
      O => \channel_3_dutycycle_o0__0_carry__0_i_6_n_0\
    );
\channel_3_dutycycle_o0__0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(6),
      I1 => channel_3_dutycycle_counter_reg(2),
      I2 => channel_3_dutycycle_counter_reg(4),
      I3 => channel_3_dutycycle_counter_reg(3),
      I4 => channel_3_dutycycle_counter_reg(5),
      I5 => channel_3_dutycycle_counter_reg(7),
      O => \channel_3_dutycycle_o0__0_carry__0_i_7_n_0\
    );
\channel_3_dutycycle_o0__0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(5),
      I1 => channel_3_dutycycle_counter_reg(1),
      I2 => channel_3_dutycycle_counter_reg(3),
      I3 => channel_3_dutycycle_counter_reg(4),
      I4 => channel_3_dutycycle_counter_reg(2),
      I5 => channel_3_dutycycle_counter_reg(6),
      O => \channel_3_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_3_dutycycle_o0__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__0_carry__0_n_0\,
      CO(3) => \channel_3_dutycycle_o0__0_carry__1_n_0\,
      CO(2) => \channel_3_dutycycle_o0__0_carry__1_n_1\,
      CO(1) => \channel_3_dutycycle_o0__0_carry__1_n_2\,
      CO(0) => \channel_3_dutycycle_o0__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__0_carry__1_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__0_carry__1_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__0_carry__1_i_3_n_0\,
      DI(0) => \channel_3_dutycycle_o0__0_carry__1_i_4_n_0\,
      O(3) => \channel_3_dutycycle_o0__0_carry__1_n_4\,
      O(2) => \channel_3_dutycycle_o0__0_carry__1_n_5\,
      O(1) => \channel_3_dutycycle_o0__0_carry__1_n_6\,
      O(0) => \channel_3_dutycycle_o0__0_carry__1_n_7\,
      S(3) => \channel_3_dutycycle_o0__0_carry__1_i_5_n_0\,
      S(2) => \channel_3_dutycycle_o0__0_carry__1_i_6_n_0\,
      S(1) => \channel_3_dutycycle_o0__0_carry__1_i_7_n_0\,
      S(0) => \channel_3_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_3_dutycycle_o0__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(10),
      I1 => channel_3_dutycycle_counter_reg(8),
      I2 => channel_3_dutycycle_counter_reg(12),
      O => \channel_3_dutycycle_o0__0_carry__1_i_1_n_0\
    );
\channel_3_dutycycle_o0__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(9),
      I1 => channel_3_dutycycle_counter_reg(7),
      I2 => channel_3_dutycycle_counter_reg(11),
      O => \channel_3_dutycycle_o0__0_carry__1_i_2_n_0\
    );
\channel_3_dutycycle_o0__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(8),
      I1 => channel_3_dutycycle_counter_reg(6),
      I2 => channel_3_dutycycle_counter_reg(10),
      O => \channel_3_dutycycle_o0__0_carry__1_i_3_n_0\
    );
\channel_3_dutycycle_o0__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(7),
      I1 => channel_3_dutycycle_counter_reg(5),
      I2 => channel_3_dutycycle_counter_reg(9),
      O => \channel_3_dutycycle_o0__0_carry__1_i_4_n_0\
    );
\channel_3_dutycycle_o0__0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(12),
      I1 => channel_3_dutycycle_counter_reg(8),
      I2 => channel_3_dutycycle_counter_reg(10),
      I3 => channel_3_dutycycle_counter_reg(9),
      I4 => channel_3_dutycycle_counter_reg(11),
      I5 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o0__0_carry__1_i_5_n_0\
    );
\channel_3_dutycycle_o0__0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(11),
      I1 => channel_3_dutycycle_counter_reg(7),
      I2 => channel_3_dutycycle_counter_reg(9),
      I3 => channel_3_dutycycle_counter_reg(8),
      I4 => channel_3_dutycycle_counter_reg(10),
      I5 => channel_3_dutycycle_counter_reg(12),
      O => \channel_3_dutycycle_o0__0_carry__1_i_6_n_0\
    );
\channel_3_dutycycle_o0__0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(10),
      I1 => channel_3_dutycycle_counter_reg(6),
      I2 => channel_3_dutycycle_counter_reg(8),
      I3 => channel_3_dutycycle_counter_reg(7),
      I4 => channel_3_dutycycle_counter_reg(9),
      I5 => channel_3_dutycycle_counter_reg(11),
      O => \channel_3_dutycycle_o0__0_carry__1_i_7_n_0\
    );
\channel_3_dutycycle_o0__0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(9),
      I1 => channel_3_dutycycle_counter_reg(5),
      I2 => channel_3_dutycycle_counter_reg(7),
      I3 => channel_3_dutycycle_counter_reg(6),
      I4 => channel_3_dutycycle_counter_reg(8),
      I5 => channel_3_dutycycle_counter_reg(10),
      O => \channel_3_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_3_dutycycle_o0__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__0_carry__1_n_0\,
      CO(3) => \channel_3_dutycycle_o0__0_carry__2_n_0\,
      CO(2) => \channel_3_dutycycle_o0__0_carry__2_n_1\,
      CO(1) => \channel_3_dutycycle_o0__0_carry__2_n_2\,
      CO(0) => \channel_3_dutycycle_o0__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__0_carry__2_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__0_carry__2_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__0_carry__2_i_3_n_0\,
      DI(0) => \channel_3_dutycycle_o0__0_carry__2_i_4_n_0\,
      O(3) => \channel_3_dutycycle_o0__0_carry__2_n_4\,
      O(2) => \channel_3_dutycycle_o0__0_carry__2_n_5\,
      O(1) => \channel_3_dutycycle_o0__0_carry__2_n_6\,
      O(0) => \channel_3_dutycycle_o0__0_carry__2_n_7\,
      S(3) => \channel_3_dutycycle_o0__0_carry__2_i_5_n_0\,
      S(2) => \channel_3_dutycycle_o0__0_carry__2_i_6_n_0\,
      S(1) => \channel_3_dutycycle_o0__0_carry__2_i_7_n_0\,
      S(0) => \channel_3_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_3_dutycycle_o0__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(14),
      I1 => channel_3_dutycycle_counter_reg(12),
      I2 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o0__0_carry__2_i_1_n_0\
    );
\channel_3_dutycycle_o0__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(13),
      I1 => channel_3_dutycycle_counter_reg(11),
      I2 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o0__0_carry__2_i_2_n_0\
    );
\channel_3_dutycycle_o0__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(12),
      I1 => channel_3_dutycycle_counter_reg(10),
      I2 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o0__0_carry__2_i_3_n_0\
    );
\channel_3_dutycycle_o0__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(11),
      I1 => channel_3_dutycycle_counter_reg(9),
      I2 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o0__0_carry__2_i_4_n_0\
    );
\channel_3_dutycycle_o0__0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(16),
      I1 => channel_3_dutycycle_counter_reg(12),
      I2 => channel_3_dutycycle_counter_reg(14),
      I3 => channel_3_dutycycle_counter_reg(13),
      I4 => channel_3_dutycycle_counter_reg(15),
      I5 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o0__0_carry__2_i_5_n_0\
    );
\channel_3_dutycycle_o0__0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(15),
      I1 => channel_3_dutycycle_counter_reg(11),
      I2 => channel_3_dutycycle_counter_reg(13),
      I3 => channel_3_dutycycle_counter_reg(12),
      I4 => channel_3_dutycycle_counter_reg(14),
      I5 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o0__0_carry__2_i_6_n_0\
    );
\channel_3_dutycycle_o0__0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(14),
      I1 => channel_3_dutycycle_counter_reg(10),
      I2 => channel_3_dutycycle_counter_reg(12),
      I3 => channel_3_dutycycle_counter_reg(11),
      I4 => channel_3_dutycycle_counter_reg(13),
      I5 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o0__0_carry__2_i_7_n_0\
    );
\channel_3_dutycycle_o0__0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(13),
      I1 => channel_3_dutycycle_counter_reg(9),
      I2 => channel_3_dutycycle_counter_reg(11),
      I3 => channel_3_dutycycle_counter_reg(10),
      I4 => channel_3_dutycycle_counter_reg(12),
      I5 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_3_dutycycle_o0__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__0_carry__2_n_0\,
      CO(3) => \channel_3_dutycycle_o0__0_carry__3_n_0\,
      CO(2) => \channel_3_dutycycle_o0__0_carry__3_n_1\,
      CO(1) => \channel_3_dutycycle_o0__0_carry__3_n_2\,
      CO(0) => \channel_3_dutycycle_o0__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => channel_3_dutycycle_counter_reg(16),
      DI(2) => \channel_3_dutycycle_o0__0_carry__3_i_1_n_0\,
      DI(1) => \channel_3_dutycycle_o0__0_carry__3_i_2_n_0\,
      DI(0) => \channel_3_dutycycle_o0__0_carry__3_i_3_n_0\,
      O(3) => \channel_3_dutycycle_o0__0_carry__3_n_4\,
      O(2) => \channel_3_dutycycle_o0__0_carry__3_n_5\,
      O(1) => \channel_3_dutycycle_o0__0_carry__3_n_6\,
      O(0) => \channel_3_dutycycle_o0__0_carry__3_n_7\,
      S(3) => \channel_3_dutycycle_o0__0_carry__3_i_4_n_0\,
      S(2) => \channel_3_dutycycle_o0__0_carry__3_i_5_n_0\,
      S(1) => \channel_3_dutycycle_o0__0_carry__3_i_6_n_0\,
      S(0) => \channel_3_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_3_dutycycle_o0__0_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(15),
      I1 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o0__0_carry__3_i_1_n_0\
    );
\channel_3_dutycycle_o0__0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(14),
      I1 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o0__0_carry__3_i_2_n_0\
    );
\channel_3_dutycycle_o0__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(15),
      I1 => channel_3_dutycycle_counter_reg(13),
      I2 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o0__0_carry__3_i_3_n_0\
    );
\channel_3_dutycycle_o0__0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(16),
      I1 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o0__0_carry__3_i_4_n_0\
    );
\channel_3_dutycycle_o0__0_carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(17),
      I1 => channel_3_dutycycle_counter_reg(15),
      I2 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o0__0_carry__3_i_5_n_0\
    );
\channel_3_dutycycle_o0__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(16),
      I1 => channel_3_dutycycle_counter_reg(14),
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o0__0_carry__3_i_6_n_0\
    );
\channel_3_dutycycle_o0__0_carry__3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(17),
      I1 => channel_3_dutycycle_counter_reg(13),
      I2 => channel_3_dutycycle_counter_reg(15),
      I3 => channel_3_dutycycle_counter_reg(16),
      I4 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_3_dutycycle_o0__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__0_carry__3_n_0\,
      CO(3 downto 2) => \NLW_channel_3_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_3_dutycycle_o0__0_carry__4_n_2\,
      CO(0) => \NLW_channel_3_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_3_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_3_dutycycle_o0__0_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_3_dutycycle_o0__0_carry__4_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_3_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_3_dutycycle_o0__0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_3_dutycycle_o0__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => channel_3_dutycycle_counter_reg(0),
      I2 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o0__0_carry_i_1_n_0\
    );
\channel_3_dutycycle_o0__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => channel_3_dutycycle_counter_reg(0),
      I2 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o0__0_carry_i_2_n_0\
    );
\channel_3_dutycycle_o0__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => channel_3_dutycycle_counter_reg(0),
      O => \channel_3_dutycycle_o0__0_carry_i_3_n_0\
    );
\channel_3_dutycycle_o0__0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(4),
      I1 => channel_3_dutycycle_counter_reg(0),
      I2 => channel_3_dutycycle_counter_reg(2),
      I3 => channel_3_dutycycle_counter_reg(3),
      I4 => channel_3_dutycycle_counter_reg(1),
      I5 => channel_3_dutycycle_counter_reg(5),
      O => \channel_3_dutycycle_o0__0_carry_i_4_n_0\
    );
\channel_3_dutycycle_o0__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => channel_3_dutycycle_counter_reg(0),
      I2 => channel_3_dutycycle_counter_reg(4),
      I3 => channel_3_dutycycle_counter_reg(1),
      I4 => channel_3_dutycycle_counter_reg(3),
      O => \channel_3_dutycycle_o0__0_carry_i_5_n_0\
    );
\channel_3_dutycycle_o0__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(0),
      I1 => channel_3_dutycycle_counter_reg(2),
      I2 => channel_3_dutycycle_counter_reg(1),
      I3 => channel_3_dutycycle_counter_reg(3),
      O => \channel_3_dutycycle_o0__0_carry_i_6_n_0\
    );
\channel_3_dutycycle_o0__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => channel_3_dutycycle_counter_reg(0),
      O => \channel_3_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_3_dutycycle_o0__129_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_dutycycle_o0__129_carry_n_0\,
      CO(2) => \channel_3_dutycycle_o0__129_carry_n_1\,
      CO(1) => \channel_3_dutycycle_o0__129_carry_n_2\,
      CO(0) => \channel_3_dutycycle_o0__129_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__0_carry__0_n_6\,
      DI(2) => \channel_3_dutycycle_o0__0_carry__0_n_7\,
      DI(1) => \channel_3_dutycycle_o0__0_carry_n_4\,
      DI(0) => \channel_3_dutycycle_o0__0_carry_n_5\,
      O(3 downto 0) => \NLW_channel_3_dutycycle_o0__129_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o0__129_carry_i_1_n_0\,
      S(2) => \channel_3_dutycycle_o0__129_carry_i_2_n_0\,
      S(1) => \channel_3_dutycycle_o0__129_carry_i_3_n_0\,
      S(0) => \channel_3_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_3_dutycycle_o0__129_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__129_carry_n_0\,
      CO(3) => \channel_3_dutycycle_o0__129_carry__0_n_0\,
      CO(2) => \channel_3_dutycycle_o0__129_carry__0_n_1\,
      CO(1) => \channel_3_dutycycle_o0__129_carry__0_n_2\,
      CO(0) => \channel_3_dutycycle_o0__129_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => channel_3_dutycycle_counter_reg(0),
      DI(2) => \channel_3_dutycycle_o0__0_carry__1_n_7\,
      DI(1) => \channel_3_dutycycle_o0__0_carry__0_n_4\,
      DI(0) => \channel_3_dutycycle_o0__0_carry__0_n_5\,
      O(3 downto 0) => \NLW_channel_3_dutycycle_o0__129_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o0__129_carry__0_i_1_n_0\,
      S(2) => \channel_3_dutycycle_o0__129_carry__0_i_2_n_0\,
      S(1) => \channel_3_dutycycle_o0__129_carry__0_i_3_n_0\,
      S(0) => \channel_3_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_3_dutycycle_o0__129_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__0_n_4\,
      I1 => \channel_3_dutycycle_o0__0_carry__1_n_6\,
      I2 => channel_3_dutycycle_counter_reg(0),
      O => \channel_3_dutycycle_o0__129_carry__0_i_1_n_0\
    );
\channel_3_dutycycle_o0__129_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry__1_n_7\,
      I1 => \channel_3_dutycycle_o0__58_carry__0_n_5\,
      O => \channel_3_dutycycle_o0__129_carry__0_i_2_n_0\
    );
\channel_3_dutycycle_o0__129_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry__0_n_4\,
      I1 => \channel_3_dutycycle_o0__58_carry__0_n_6\,
      O => \channel_3_dutycycle_o0__129_carry__0_i_3_n_0\
    );
\channel_3_dutycycle_o0__129_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry__0_n_5\,
      I1 => \channel_3_dutycycle_o0__58_carry__0_n_7\,
      O => \channel_3_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_3_dutycycle_o0__129_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__129_carry__0_n_0\,
      CO(3) => \channel_3_dutycycle_o0__129_carry__1_n_0\,
      CO(2) => \channel_3_dutycycle_o0__129_carry__1_n_1\,
      CO(1) => \channel_3_dutycycle_o0__129_carry__1_n_2\,
      CO(0) => \channel_3_dutycycle_o0__129_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__129_carry__1_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__129_carry__1_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__129_carry__1_i_3_n_0\,
      DI(0) => \channel_3_dutycycle_o0__129_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_3_dutycycle_o0__129_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o0__129_carry__1_i_5_n_0\,
      S(2) => \channel_3_dutycycle_o0__129_carry__1_i_6_n_0\,
      S(1) => \channel_3_dutycycle_o0__129_carry__1_i_7_n_0\,
      S(0) => \channel_3_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_3_dutycycle_o0__129_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_3_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_3_dutycycle_counter_reg(3),
      O => \channel_3_dutycycle_o0__129_carry__1_i_1_n_0\
    );
\channel_3_dutycycle_o0__129_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_3_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_3_dutycycle_counter_reg(2),
      O => \channel_3_dutycycle_o0__129_carry__1_i_2_n_0\
    );
\channel_3_dutycycle_o0__129_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_3_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_3_dutycycle_counter_reg(1),
      O => \channel_3_dutycycle_o0__129_carry__1_i_3_n_0\
    );
\channel_3_dutycycle_o0__129_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(1),
      I1 => \channel_3_dutycycle_o0__58_carry__1_n_7\,
      I2 => \channel_3_dutycycle_o0__0_carry__1_n_5\,
      O => \channel_3_dutycycle_o0__129_carry__1_i_4_n_0\
    );
\channel_3_dutycycle_o0__129_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_3_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_3_dutycycle_counter_reg(4),
      I3 => \channel_3_dutycycle_o0__129_carry__1_i_1_n_0\,
      O => \channel_3_dutycycle_o0__129_carry__1_i_5_n_0\
    );
\channel_3_dutycycle_o0__129_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_3_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_3_dutycycle_counter_reg(3),
      I3 => \channel_3_dutycycle_o0__129_carry__1_i_2_n_0\,
      O => \channel_3_dutycycle_o0__129_carry__1_i_6_n_0\
    );
\channel_3_dutycycle_o0__129_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_3_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_3_dutycycle_counter_reg(2),
      I3 => \channel_3_dutycycle_o0__129_carry__1_i_3_n_0\,
      O => \channel_3_dutycycle_o0__129_carry__1_i_7_n_0\
    );
\channel_3_dutycycle_o0__129_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_3_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_3_dutycycle_counter_reg(1),
      I3 => \channel_3_dutycycle_o0__0_carry__1_n_6\,
      I4 => \channel_3_dutycycle_o0__58_carry__0_n_4\,
      O => \channel_3_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_3_dutycycle_o0__129_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__129_carry__1_n_0\,
      CO(3) => \channel_3_dutycycle_o0__129_carry__2_n_0\,
      CO(2) => \channel_3_dutycycle_o0__129_carry__2_n_1\,
      CO(1) => \channel_3_dutycycle_o0__129_carry__2_n_2\,
      CO(0) => \channel_3_dutycycle_o0__129_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__129_carry__2_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__129_carry__2_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__129_carry__2_i_3_n_0\,
      DI(0) => \channel_3_dutycycle_o0__129_carry__2_i_4_n_0\,
      O(3) => \channel_3_dutycycle_o0__129_carry__2_n_4\,
      O(2) => \channel_3_dutycycle_o0__129_carry__2_n_5\,
      O(1 downto 0) => \NLW_channel_3_dutycycle_o0__129_carry__2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_3_dutycycle_o0__129_carry__2_i_5_n_0\,
      S(2) => \channel_3_dutycycle_o0__129_carry__2_i_6_n_0\,
      S(1) => \channel_3_dutycycle_o0__129_carry__2_i_7_n_0\,
      S(0) => \channel_3_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_3_dutycycle_o0__129_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_3_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_3_dutycycle_counter_reg(7),
      O => \channel_3_dutycycle_o0__129_carry__2_i_1_n_0\
    );
\channel_3_dutycycle_o0__129_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_3_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_3_dutycycle_counter_reg(6),
      O => \channel_3_dutycycle_o0__129_carry__2_i_2_n_0\
    );
\channel_3_dutycycle_o0__129_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_3_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_3_dutycycle_counter_reg(5),
      O => \channel_3_dutycycle_o0__129_carry__2_i_3_n_0\
    );
\channel_3_dutycycle_o0__129_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_3_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o0__129_carry__2_i_4_n_0\
    );
\channel_3_dutycycle_o0__129_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_3_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_3_dutycycle_counter_reg(8),
      I3 => \channel_3_dutycycle_o0__129_carry__2_i_1_n_0\,
      O => \channel_3_dutycycle_o0__129_carry__2_i_5_n_0\
    );
\channel_3_dutycycle_o0__129_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_3_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_3_dutycycle_counter_reg(7),
      I3 => \channel_3_dutycycle_o0__129_carry__2_i_2_n_0\,
      O => \channel_3_dutycycle_o0__129_carry__2_i_6_n_0\
    );
\channel_3_dutycycle_o0__129_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_3_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_3_dutycycle_counter_reg(6),
      I3 => \channel_3_dutycycle_o0__129_carry__2_i_3_n_0\,
      O => \channel_3_dutycycle_o0__129_carry__2_i_7_n_0\
    );
\channel_3_dutycycle_o0__129_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_3_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_3_dutycycle_counter_reg(5),
      I3 => \channel_3_dutycycle_o0__129_carry__2_i_4_n_0\,
      O => \channel_3_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_3_dutycycle_o0__129_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__129_carry__2_n_0\,
      CO(3) => \channel_3_dutycycle_o0__129_carry__3_n_0\,
      CO(2) => \channel_3_dutycycle_o0__129_carry__3_n_1\,
      CO(1) => \channel_3_dutycycle_o0__129_carry__3_n_2\,
      CO(0) => \channel_3_dutycycle_o0__129_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__129_carry__3_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__129_carry__3_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__129_carry__3_i_3_n_0\,
      DI(0) => \channel_3_dutycycle_o0__129_carry__3_i_4_n_0\,
      O(3) => \channel_3_dutycycle_o0__129_carry__3_n_4\,
      O(2) => \channel_3_dutycycle_o0__129_carry__3_n_5\,
      O(1) => \channel_3_dutycycle_o0__129_carry__3_n_6\,
      O(0) => \channel_3_dutycycle_o0__129_carry__3_n_7\,
      S(3) => \channel_3_dutycycle_o0__129_carry__3_i_5_n_0\,
      S(2) => \channel_3_dutycycle_o0__129_carry__3_i_6_n_0\,
      S(1) => \channel_3_dutycycle_o0__129_carry__3_i_7_n_0\,
      S(0) => \channel_3_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_3_dutycycle_o0__129_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_3_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_3_dutycycle_counter_reg(11),
      O => \channel_3_dutycycle_o0__129_carry__3_i_1_n_0\
    );
\channel_3_dutycycle_o0__129_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_3_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_3_dutycycle_counter_reg(10),
      O => \channel_3_dutycycle_o0__129_carry__3_i_2_n_0\
    );
\channel_3_dutycycle_o0__129_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_3_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_3_dutycycle_counter_reg(9),
      O => \channel_3_dutycycle_o0__129_carry__3_i_3_n_0\
    );
\channel_3_dutycycle_o0__129_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_3_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_3_dutycycle_counter_reg(8),
      O => \channel_3_dutycycle_o0__129_carry__3_i_4_n_0\
    );
\channel_3_dutycycle_o0__129_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_3_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_3_dutycycle_counter_reg(12),
      I3 => \channel_3_dutycycle_o0__129_carry__3_i_1_n_0\,
      O => \channel_3_dutycycle_o0__129_carry__3_i_5_n_0\
    );
\channel_3_dutycycle_o0__129_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_3_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_3_dutycycle_counter_reg(11),
      I3 => \channel_3_dutycycle_o0__129_carry__3_i_2_n_0\,
      O => \channel_3_dutycycle_o0__129_carry__3_i_6_n_0\
    );
\channel_3_dutycycle_o0__129_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_3_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_3_dutycycle_counter_reg(10),
      I3 => \channel_3_dutycycle_o0__129_carry__3_i_3_n_0\,
      O => \channel_3_dutycycle_o0__129_carry__3_i_7_n_0\
    );
\channel_3_dutycycle_o0__129_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_3_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_3_dutycycle_counter_reg(9),
      I3 => \channel_3_dutycycle_o0__129_carry__3_i_4_n_0\,
      O => \channel_3_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_3_dutycycle_o0__129_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__129_carry__3_n_0\,
      CO(3) => \channel_3_dutycycle_o0__129_carry__4_n_0\,
      CO(2) => \channel_3_dutycycle_o0__129_carry__4_n_1\,
      CO(1) => \channel_3_dutycycle_o0__129_carry__4_n_2\,
      CO(0) => \channel_3_dutycycle_o0__129_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__129_carry__4_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__129_carry__4_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__129_carry__4_i_3_n_0\,
      DI(0) => \channel_3_dutycycle_o0__129_carry__4_i_4_n_0\,
      O(3) => \channel_3_dutycycle_o0__129_carry__4_n_4\,
      O(2) => \channel_3_dutycycle_o0__129_carry__4_n_5\,
      O(1) => \channel_3_dutycycle_o0__129_carry__4_n_6\,
      O(0) => \channel_3_dutycycle_o0__129_carry__4_n_7\,
      S(3) => \channel_3_dutycycle_o0__129_carry__4_i_5_n_0\,
      S(2) => \channel_3_dutycycle_o0__129_carry__4_i_6_n_0\,
      S(1) => \channel_3_dutycycle_o0__129_carry__4_i_7_n_0\,
      S(0) => \channel_3_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_3_dutycycle_o0__129_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_3_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o0__129_carry__4_i_1_n_0\
    );
\channel_3_dutycycle_o0__129_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_3_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o0__129_carry__4_i_2_n_0\
    );
\channel_3_dutycycle_o0__129_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_3_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o0__129_carry__4_i_3_n_0\
    );
\channel_3_dutycycle_o0__129_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_3_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_3_dutycycle_counter_reg(12),
      O => \channel_3_dutycycle_o0__129_carry__4_i_4_n_0\
    );
\channel_3_dutycycle_o0__129_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_3_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_3_dutycycle_counter_reg(16),
      I3 => \channel_3_dutycycle_o0__129_carry__4_i_1_n_0\,
      O => \channel_3_dutycycle_o0__129_carry__4_i_5_n_0\
    );
\channel_3_dutycycle_o0__129_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_3_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_3_dutycycle_counter_reg(15),
      I3 => \channel_3_dutycycle_o0__129_carry__4_i_2_n_0\,
      O => \channel_3_dutycycle_o0__129_carry__4_i_6_n_0\
    );
\channel_3_dutycycle_o0__129_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_3_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_3_dutycycle_counter_reg(14),
      I3 => \channel_3_dutycycle_o0__129_carry__4_i_3_n_0\,
      O => \channel_3_dutycycle_o0__129_carry__4_i_7_n_0\
    );
\channel_3_dutycycle_o0__129_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_3_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_3_dutycycle_counter_reg(13),
      I3 => \channel_3_dutycycle_o0__129_carry__4_i_4_n_0\,
      O => \channel_3_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_3_dutycycle_o0__129_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__129_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_3_dutycycle_o0__129_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_3_dutycycle_o0__129_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_3_dutycycle_o0__129_carry__5_i_1_n_0\,
      O(3 downto 2) => \NLW_channel_3_dutycycle_o0__129_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_3_dutycycle_o0__129_carry__5_n_6\,
      O(0) => \channel_3_dutycycle_o0__129_carry__5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \channel_3_dutycycle_o0__129_carry__5_i_2_n_0\,
      S(0) => \channel_3_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_3_dutycycle_o0__129_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_3_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o0__129_carry__5_i_1_n_0\
    );
\channel_3_dutycycle_o0__129_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(17),
      I1 => \channel_3_dutycycle_o0__129_carry__5_i_4_n_3\,
      I2 => \channel_3_dutycycle_o0__0_carry__4_n_2\,
      O => \channel_3_dutycycle_o0__129_carry__5_i_2_n_0\
    );
\channel_3_dutycycle_o0__129_carry__5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__5_i_1_n_0\,
      I1 => \channel_3_dutycycle_o0__0_carry__4_n_2\,
      I2 => \channel_3_dutycycle_o0__129_carry__5_i_4_n_3\,
      I3 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_3_dutycycle_o0__129_carry__5_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__58_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_3_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_3_dutycycle_o0__129_carry__5_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_3_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_3_dutycycle_o0__129_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry__0_n_6\,
      I1 => \channel_3_dutycycle_o0__58_carry_n_4\,
      O => \channel_3_dutycycle_o0__129_carry_i_1_n_0\
    );
\channel_3_dutycycle_o0__129_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry__0_n_7\,
      I1 => \channel_3_dutycycle_o0__58_carry_n_5\,
      O => \channel_3_dutycycle_o0__129_carry_i_2_n_0\
    );
\channel_3_dutycycle_o0__129_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry_n_4\,
      I1 => \channel_3_dutycycle_o0__58_carry_n_6\,
      O => \channel_3_dutycycle_o0__129_carry_i_3_n_0\
    );
\channel_3_dutycycle_o0__129_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__0_carry_n_5\,
      I1 => \channel_3_dutycycle_o0__58_carry_n_7\,
      O => \channel_3_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_3_dutycycle_o0__192_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_dutycycle_o0__192_carry_n_0\,
      CO(2) => \channel_3_dutycycle_o0__192_carry_n_1\,
      CO(1) => \channel_3_dutycycle_o0__192_carry_n_2\,
      CO(0) => \channel_3_dutycycle_o0__192_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__192_carry_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__192_carry_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__192_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_3_dutycycle_o0__192_carry_n_4\,
      O(2) => \channel_3_dutycycle_o0__192_carry_n_5\,
      O(1) => \channel_3_dutycycle_o0__192_carry_n_6\,
      O(0) => \channel_3_dutycycle_o0__192_carry_n_7\,
      S(3) => \channel_3_dutycycle_o0__192_carry_i_4_n_0\,
      S(2) => \channel_3_dutycycle_o0__192_carry_i_5_n_0\,
      S(1) => \channel_3_dutycycle_o0__192_carry_i_6_n_0\,
      S(0) => \channel_3_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_3_dutycycle_o0__192_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__192_carry_n_0\,
      CO(3) => \channel_3_dutycycle_o0__192_carry__0_n_0\,
      CO(2) => \channel_3_dutycycle_o0__192_carry__0_n_1\,
      CO(1) => \channel_3_dutycycle_o0__192_carry__0_n_2\,
      CO(0) => \channel_3_dutycycle_o0__192_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__192_carry__0_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__192_carry__0_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__192_carry__0_i_3_n_0\,
      DI(0) => \channel_3_dutycycle_o0__192_carry__0_i_4_n_0\,
      O(3) => \channel_3_dutycycle_o0__192_carry__0_n_4\,
      O(2) => \channel_3_dutycycle_o0__192_carry__0_n_5\,
      O(1) => \channel_3_dutycycle_o0__192_carry__0_n_6\,
      O(0) => \channel_3_dutycycle_o0__192_carry__0_n_7\,
      S(3) => \channel_3_dutycycle_o0__192_carry__0_i_5_n_0\,
      S(2) => \channel_3_dutycycle_o0__192_carry__0_i_6_n_0\,
      S(1) => \channel_3_dutycycle_o0__192_carry__0_i_7_n_0\,
      S(0) => \channel_3_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_3_dutycycle_o0__192_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_3_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_3_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_3_dutycycle_o0__192_carry__0_i_1_n_0\
    );
\channel_3_dutycycle_o0__192_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_3_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_3_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_3_dutycycle_o0__192_carry__0_i_2_n_0\
    );
\channel_3_dutycycle_o0__192_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_3_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_3_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_3_dutycycle_o0__192_carry__0_i_3_n_0\
    );
\channel_3_dutycycle_o0__192_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_3_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_3_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_3_dutycycle_o0__192_carry__0_i_4_n_0\
    );
\channel_3_dutycycle_o0__192_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_3_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_3_dutycycle_o0__129_carry__4_n_7\,
      I3 => \channel_3_dutycycle_o0__129_carry__3_n_4\,
      I4 => \channel_3_dutycycle_o0__129_carry__4_n_6\,
      I5 => \channel_3_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_3_dutycycle_o0__192_carry__0_i_5_n_0\
    );
\channel_3_dutycycle_o0__192_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_3_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_3_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_3_dutycycle_o0__129_carry__3_n_5\,
      I4 => \channel_3_dutycycle_o0__129_carry__4_n_7\,
      I5 => \channel_3_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_3_dutycycle_o0__192_carry__0_i_6_n_0\
    );
\channel_3_dutycycle_o0__192_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_3_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_3_dutycycle_o0__129_carry__3_n_5\,
      I3 => \channel_3_dutycycle_o0__129_carry__3_n_6\,
      I4 => \channel_3_dutycycle_o0__129_carry__3_n_4\,
      I5 => \channel_3_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_3_dutycycle_o0__192_carry__0_i_7_n_0\
    );
\channel_3_dutycycle_o0__192_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_3_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_3_dutycycle_o0__129_carry__3_n_6\,
      I3 => \channel_3_dutycycle_o0__129_carry__3_n_7\,
      I4 => \channel_3_dutycycle_o0__129_carry__3_n_5\,
      I5 => \channel_3_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_3_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_3_dutycycle_o0__192_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__192_carry__0_n_0\,
      CO(3) => \channel_3_dutycycle_o0__192_carry__1_n_0\,
      CO(2) => \channel_3_dutycycle_o0__192_carry__1_n_1\,
      CO(1) => \channel_3_dutycycle_o0__192_carry__1_n_2\,
      CO(0) => \channel_3_dutycycle_o0__192_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__192_carry__1_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__192_carry__1_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__192_carry__1_i_3_n_0\,
      DI(0) => \channel_3_dutycycle_o0__192_carry__1_i_4_n_0\,
      O(3) => \channel_3_dutycycle_o0__192_carry__1_n_4\,
      O(2) => \channel_3_dutycycle_o0__192_carry__1_n_5\,
      O(1) => \channel_3_dutycycle_o0__192_carry__1_n_6\,
      O(0) => \channel_3_dutycycle_o0__192_carry__1_n_7\,
      S(3) => \channel_3_dutycycle_o0__192_carry__1_i_5_n_0\,
      S(2) => \channel_3_dutycycle_o0__192_carry__1_i_6_n_0\,
      S(1) => \channel_3_dutycycle_o0__192_carry__1_i_7_n_0\,
      S(0) => \channel_3_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_3_dutycycle_o0__192_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_3_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_3_dutycycle_o0__192_carry__1_i_1_n_0\
    );
\channel_3_dutycycle_o0__192_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_3_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_3_dutycycle_o0__192_carry__1_i_2_n_0\
    );
\channel_3_dutycycle_o0__192_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_3_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_3_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_3_dutycycle_o0__192_carry__1_i_3_n_0\
    );
\channel_3_dutycycle_o0__192_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_3_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_3_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_3_dutycycle_o0__192_carry__1_i_4_n_0\
    );
\channel_3_dutycycle_o0__192_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_3_dutycycle_o0__129_carry__4_n_5\,
      I2 => \channel_3_dutycycle_o0__129_carry__5_n_6\,
      I3 => \channel_3_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_3_dutycycle_o0__192_carry__1_i_5_n_0\
    );
\channel_3_dutycycle_o0__192_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_3_dutycycle_o0__129_carry__4_n_6\,
      I2 => \channel_3_dutycycle_o0__129_carry__5_n_7\,
      I3 => \channel_3_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_3_dutycycle_o0__192_carry__1_i_6_n_0\
    );
\channel_3_dutycycle_o0__192_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_3_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_3_dutycycle_o0__129_carry__4_n_5\,
      I3 => \channel_3_dutycycle_o0__129_carry__4_n_4\,
      I4 => \channel_3_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_3_dutycycle_o0__192_carry__1_i_7_n_0\
    );
\channel_3_dutycycle_o0__192_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_3_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_3_dutycycle_o0__129_carry__4_n_6\,
      I3 => \channel_3_dutycycle_o0__129_carry__4_n_7\,
      I4 => \channel_3_dutycycle_o0__129_carry__4_n_5\,
      I5 => \channel_3_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_3_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_3_dutycycle_o0__192_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__192_carry__1_n_0\,
      CO(3 downto 0) => \NLW_channel_3_dutycycle_o0__192_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_3_dutycycle_o0__192_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_3_dutycycle_o0__192_carry__2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_3_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_3_dutycycle_o0__192_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_3_dutycycle_o0__129_carry__4_n_4\,
      I2 => \channel_3_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_3_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_3_dutycycle_o0__192_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_3_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_3_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_3_dutycycle_o0__192_carry_i_1_n_0\
    );
\channel_3_dutycycle_o0__192_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_3_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_3_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_3_dutycycle_o0__192_carry_i_2_n_0\
    );
\channel_3_dutycycle_o0__192_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_3_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_3_dutycycle_o0__192_carry_i_3_n_0\
    );
\channel_3_dutycycle_o0__192_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_3_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_3_dutycycle_o0__129_carry__3_n_7\,
      I3 => \channel_3_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_3_dutycycle_o0__129_carry__3_n_6\,
      I5 => \channel_3_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_3_dutycycle_o0__192_carry_i_4_n_0\
    );
\channel_3_dutycycle_o0__192_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_3_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_3_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_3_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_3_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_3_dutycycle_o0__192_carry_i_5_n_0\
    );
\channel_3_dutycycle_o0__192_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_3_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_3_dutycycle_o0__129_carry__2_n_4\,
      I3 => \channel_3_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_3_dutycycle_o0__192_carry_i_6_n_0\
    );
\channel_3_dutycycle_o0__192_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_3_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_3_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_3_dutycycle_o0__229_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_dutycycle_o0__229_carry_n_0\,
      CO(2) => \channel_3_dutycycle_o0__229_carry_n_1\,
      CO(1) => \channel_3_dutycycle_o0__229_carry_n_2\,
      CO(0) => \channel_3_dutycycle_o0__229_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__229_carry_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__229_carry_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__229_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_3_dutycycle_o0__229_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o0__229_carry_i_4_n_0\,
      S(2) => \channel_3_dutycycle_o0__229_carry_i_5_n_0\,
      S(1) => \channel_3_dutycycle_o0__229_carry_i_6_n_0\,
      S(0) => \channel_3_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_3_dutycycle_o0__229_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__229_carry_n_0\,
      CO(3) => \channel_3_dutycycle_o0__229_carry__0_n_0\,
      CO(2) => \channel_3_dutycycle_o0__229_carry__0_n_1\,
      CO(1) => \channel_3_dutycycle_o0__229_carry__0_n_2\,
      CO(0) => \channel_3_dutycycle_o0__229_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__229_carry__0_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__229_carry__0_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__229_carry__0_i_3_n_0\,
      DI(0) => \channel_3_dutycycle_o0__229_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_3_dutycycle_o0__229_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o0__229_carry__0_i_5_n_0\,
      S(2) => \channel_3_dutycycle_o0__229_carry__0_i_6_n_0\,
      S(1) => \channel_3_dutycycle_o0__229_carry__0_i_7_n_0\,
      S(0) => \channel_3_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_3_dutycycle_o0__229_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__192_carry_n_4\,
      I1 => channel_3_dutycycle_counter_reg(8),
      O => \channel_3_dutycycle_o0__229_carry__0_i_1_n_0\
    );
\channel_3_dutycycle_o0__229_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__192_carry_n_5\,
      I1 => channel_3_dutycycle_counter_reg(7),
      O => \channel_3_dutycycle_o0__229_carry__0_i_2_n_0\
    );
\channel_3_dutycycle_o0__229_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__192_carry_n_6\,
      I1 => channel_3_dutycycle_counter_reg(6),
      O => \channel_3_dutycycle_o0__229_carry__0_i_3_n_0\
    );
\channel_3_dutycycle_o0__229_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__192_carry_n_7\,
      I1 => channel_3_dutycycle_counter_reg(5),
      O => \channel_3_dutycycle_o0__229_carry__0_i_4_n_0\
    );
\channel_3_dutycycle_o0__229_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(8),
      I1 => \channel_3_dutycycle_o0__192_carry_n_4\,
      I2 => \channel_3_dutycycle_o0__192_carry__0_n_7\,
      I3 => channel_3_dutycycle_counter_reg(9),
      O => \channel_3_dutycycle_o0__229_carry__0_i_5_n_0\
    );
\channel_3_dutycycle_o0__229_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(7),
      I1 => \channel_3_dutycycle_o0__192_carry_n_5\,
      I2 => \channel_3_dutycycle_o0__192_carry_n_4\,
      I3 => channel_3_dutycycle_counter_reg(8),
      O => \channel_3_dutycycle_o0__229_carry__0_i_6_n_0\
    );
\channel_3_dutycycle_o0__229_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(6),
      I1 => \channel_3_dutycycle_o0__192_carry_n_6\,
      I2 => \channel_3_dutycycle_o0__192_carry_n_5\,
      I3 => channel_3_dutycycle_counter_reg(7),
      O => \channel_3_dutycycle_o0__229_carry__0_i_7_n_0\
    );
\channel_3_dutycycle_o0__229_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(5),
      I1 => \channel_3_dutycycle_o0__192_carry_n_7\,
      I2 => \channel_3_dutycycle_o0__192_carry_n_6\,
      I3 => channel_3_dutycycle_counter_reg(6),
      O => \channel_3_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_3_dutycycle_o0__229_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__229_carry__0_n_0\,
      CO(3) => \channel_3_dutycycle_o0__229_carry__1_n_0\,
      CO(2) => \channel_3_dutycycle_o0__229_carry__1_n_1\,
      CO(1) => \channel_3_dutycycle_o0__229_carry__1_n_2\,
      CO(0) => \channel_3_dutycycle_o0__229_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__229_carry__1_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__229_carry__1_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__229_carry__1_i_3_n_0\,
      DI(0) => \channel_3_dutycycle_o0__229_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_3_dutycycle_o0__229_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o0__229_carry__1_i_5_n_0\,
      S(2) => \channel_3_dutycycle_o0__229_carry__1_i_6_n_0\,
      S(1) => \channel_3_dutycycle_o0__229_carry__1_i_7_n_0\,
      S(0) => \channel_3_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_3_dutycycle_o0__229_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__192_carry__0_n_4\,
      I1 => channel_3_dutycycle_counter_reg(12),
      O => \channel_3_dutycycle_o0__229_carry__1_i_1_n_0\
    );
\channel_3_dutycycle_o0__229_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__192_carry__0_n_5\,
      I1 => channel_3_dutycycle_counter_reg(11),
      O => \channel_3_dutycycle_o0__229_carry__1_i_2_n_0\
    );
\channel_3_dutycycle_o0__229_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__192_carry__0_n_6\,
      I1 => channel_3_dutycycle_counter_reg(10),
      O => \channel_3_dutycycle_o0__229_carry__1_i_3_n_0\
    );
\channel_3_dutycycle_o0__229_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__192_carry__0_n_7\,
      I1 => channel_3_dutycycle_counter_reg(9),
      O => \channel_3_dutycycle_o0__229_carry__1_i_4_n_0\
    );
\channel_3_dutycycle_o0__229_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(12),
      I1 => \channel_3_dutycycle_o0__192_carry__0_n_4\,
      I2 => \channel_3_dutycycle_o0__192_carry__1_n_7\,
      I3 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o0__229_carry__1_i_5_n_0\
    );
\channel_3_dutycycle_o0__229_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(11),
      I1 => \channel_3_dutycycle_o0__192_carry__0_n_5\,
      I2 => \channel_3_dutycycle_o0__192_carry__0_n_4\,
      I3 => channel_3_dutycycle_counter_reg(12),
      O => \channel_3_dutycycle_o0__229_carry__1_i_6_n_0\
    );
\channel_3_dutycycle_o0__229_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(10),
      I1 => \channel_3_dutycycle_o0__192_carry__0_n_6\,
      I2 => \channel_3_dutycycle_o0__192_carry__0_n_5\,
      I3 => channel_3_dutycycle_counter_reg(11),
      O => \channel_3_dutycycle_o0__229_carry__1_i_7_n_0\
    );
\channel_3_dutycycle_o0__229_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(9),
      I1 => \channel_3_dutycycle_o0__192_carry__0_n_7\,
      I2 => \channel_3_dutycycle_o0__192_carry__0_n_6\,
      I3 => channel_3_dutycycle_counter_reg(10),
      O => \channel_3_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_3_dutycycle_o0__229_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__229_carry__1_n_0\,
      CO(3) => \channel_3_dutycycle_o0__229_carry__2_n_0\,
      CO(2) => \channel_3_dutycycle_o0__229_carry__2_n_1\,
      CO(1) => \channel_3_dutycycle_o0__229_carry__2_n_2\,
      CO(0) => \channel_3_dutycycle_o0__229_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__229_carry__2_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__229_carry__2_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__229_carry__2_i_3_n_0\,
      DI(0) => \channel_3_dutycycle_o0__229_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_3_dutycycle_o0__229_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o0__229_carry__2_i_5_n_0\,
      S(2) => \channel_3_dutycycle_o0__229_carry__2_i_6_n_0\,
      S(1) => \channel_3_dutycycle_o0__229_carry__2_i_7_n_0\,
      S(0) => \channel_3_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_3_dutycycle_o0__229_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__192_carry__1_n_4\,
      I1 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o0__229_carry__2_i_1_n_0\
    );
\channel_3_dutycycle_o0__229_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__192_carry__1_n_5\,
      I1 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o0__229_carry__2_i_2_n_0\
    );
\channel_3_dutycycle_o0__229_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__192_carry__1_n_6\,
      I1 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o0__229_carry__2_i_3_n_0\
    );
\channel_3_dutycycle_o0__229_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__192_carry__1_n_7\,
      I1 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o0__229_carry__2_i_4_n_0\
    );
\channel_3_dutycycle_o0__229_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(16),
      I1 => \channel_3_dutycycle_o0__192_carry__1_n_4\,
      I2 => \channel_3_dutycycle_o0__192_carry__2_n_7\,
      I3 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o0__229_carry__2_i_5_n_0\
    );
\channel_3_dutycycle_o0__229_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(15),
      I1 => \channel_3_dutycycle_o0__192_carry__1_n_5\,
      I2 => \channel_3_dutycycle_o0__192_carry__1_n_4\,
      I3 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o0__229_carry__2_i_6_n_0\
    );
\channel_3_dutycycle_o0__229_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(14),
      I1 => \channel_3_dutycycle_o0__192_carry__1_n_6\,
      I2 => \channel_3_dutycycle_o0__192_carry__1_n_5\,
      I3 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o0__229_carry__2_i_7_n_0\
    );
\channel_3_dutycycle_o0__229_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(13),
      I1 => \channel_3_dutycycle_o0__192_carry__1_n_7\,
      I2 => \channel_3_dutycycle_o0__192_carry__1_n_6\,
      I3 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_3_dutycycle_o0__229_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__3_n_7\,
      I1 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o0__229_carry_i_1_n_0\
    );
\channel_3_dutycycle_o0__229_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__2_n_4\,
      I1 => channel_3_dutycycle_counter_reg(3),
      O => \channel_3_dutycycle_o0__229_carry_i_2_n_0\
    );
\channel_3_dutycycle_o0__229_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__2_n_5\,
      I1 => channel_3_dutycycle_counter_reg(2),
      O => \channel_3_dutycycle_o0__229_carry_i_3_n_0\
    );
\channel_3_dutycycle_o0__229_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(4),
      I1 => \channel_3_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_3_dutycycle_o0__192_carry_n_7\,
      I3 => channel_3_dutycycle_counter_reg(5),
      O => \channel_3_dutycycle_o0__229_carry_i_4_n_0\
    );
\channel_3_dutycycle_o0__229_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(3),
      I1 => \channel_3_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_3_dutycycle_o0__129_carry__3_n_7\,
      I3 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o0__229_carry_i_5_n_0\
    );
\channel_3_dutycycle_o0__229_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => \channel_3_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_3_dutycycle_o0__129_carry__2_n_4\,
      I3 => channel_3_dutycycle_counter_reg(3),
      O => \channel_3_dutycycle_o0__229_carry_i_6_n_0\
    );
\channel_3_dutycycle_o0__229_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => \channel_3_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_3_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_3_dutycycle_o0__260_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_dutycycle_o0__260_carry_n_0\,
      CO(2) => \channel_3_dutycycle_o0__260_carry_n_1\,
      CO(1) => \channel_3_dutycycle_o0__260_carry_n_2\,
      CO(0) => \channel_3_dutycycle_o0__260_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_3_dutycycle_o0__260_carry_n_4\,
      O(2) => \channel_3_dutycycle_o0__260_carry_n_5\,
      O(1) => \channel_3_dutycycle_o0__260_carry_n_6\,
      O(0) => \channel_3_dutycycle_o0__260_carry_n_7\,
      S(3) => \channel_3_dutycycle_o0__129_carry__3_n_6\,
      S(2) => \channel_3_dutycycle_o0__129_carry__3_n_7\,
      S(1) => \channel_3_dutycycle_o0__129_carry__2_n_4\,
      S(0) => \channel_3_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_3_dutycycle_o0__260_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__260_carry_n_0\,
      CO(3) => \channel_3_dutycycle_o0__260_carry__0_n_0\,
      CO(2) => \channel_3_dutycycle_o0__260_carry__0_n_1\,
      CO(1) => \channel_3_dutycycle_o0__260_carry__0_n_2\,
      CO(0) => \channel_3_dutycycle_o0__260_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_dutycycle_o0__260_carry__0_n_4\,
      O(2) => \channel_3_dutycycle_o0__260_carry__0_n_5\,
      O(1) => \channel_3_dutycycle_o0__260_carry__0_n_6\,
      O(0) => \channel_3_dutycycle_o0__260_carry__0_n_7\,
      S(3) => \channel_3_dutycycle_o0__129_carry__4_n_6\,
      S(2) => \channel_3_dutycycle_o0__129_carry__4_n_7\,
      S(1) => \channel_3_dutycycle_o0__129_carry__3_n_4\,
      S(0) => \channel_3_dutycycle_o0__129_carry__3_n_5\
    );
\channel_3_dutycycle_o0__260_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__260_carry__0_n_0\,
      CO(3) => \NLW_channel_3_dutycycle_o0__260_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \channel_3_dutycycle_o0__260_carry__1_n_1\,
      CO(1) => \channel_3_dutycycle_o0__260_carry__1_n_2\,
      CO(0) => \channel_3_dutycycle_o0__260_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_dutycycle_o0__260_carry__1_n_4\,
      O(2) => \channel_3_dutycycle_o0__260_carry__1_n_5\,
      O(1) => \channel_3_dutycycle_o0__260_carry__1_n_6\,
      O(0) => \channel_3_dutycycle_o0__260_carry__1_n_7\,
      S(3) => \channel_3_dutycycle_o0__129_carry__5_n_6\,
      S(2) => \channel_3_dutycycle_o0__129_carry__5_n_7\,
      S(1) => \channel_3_dutycycle_o0__129_carry__4_n_4\,
      S(0) => \channel_3_dutycycle_o0__129_carry__4_n_5\
    );
\channel_3_dutycycle_o0__260_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_3_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_3_dutycycle_o0__58_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_dutycycle_o0__58_carry_n_0\,
      CO(2) => \channel_3_dutycycle_o0__58_carry_n_1\,
      CO(1) => \channel_3_dutycycle_o0__58_carry_n_2\,
      CO(0) => \channel_3_dutycycle_o0__58_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_3_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \channel_3_dutycycle_o0__58_carry_n_4\,
      O(2) => \channel_3_dutycycle_o0__58_carry_n_5\,
      O(1) => \channel_3_dutycycle_o0__58_carry_n_6\,
      O(0) => \channel_3_dutycycle_o0__58_carry_n_7\,
      S(3) => \channel_3_dutycycle_o0__58_carry_i_1_n_0\,
      S(2) => \channel_3_dutycycle_o0__58_carry_i_2_n_0\,
      S(1) => \channel_3_dutycycle_o0__58_carry_i_3_n_0\,
      S(0) => channel_3_dutycycle_counter_reg(0)
    );
\channel_3_dutycycle_o0__58_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__58_carry_n_0\,
      CO(3) => \channel_3_dutycycle_o0__58_carry__0_n_0\,
      CO(2) => \channel_3_dutycycle_o0__58_carry__0_n_1\,
      CO(1) => \channel_3_dutycycle_o0__58_carry__0_n_2\,
      CO(0) => \channel_3_dutycycle_o0__58_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__58_carry__0_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__58_carry__0_i_2_n_0\,
      DI(1 downto 0) => channel_3_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_3_dutycycle_o0__58_carry__0_n_4\,
      O(2) => \channel_3_dutycycle_o0__58_carry__0_n_5\,
      O(1) => \channel_3_dutycycle_o0__58_carry__0_n_6\,
      O(0) => \channel_3_dutycycle_o0__58_carry__0_n_7\,
      S(3) => \channel_3_dutycycle_o0__58_carry__0_i_3_n_0\,
      S(2) => \channel_3_dutycycle_o0__58_carry__0_i_4_n_0\,
      S(1) => \channel_3_dutycycle_o0__58_carry__0_i_5_n_0\,
      S(0) => \channel_3_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_3_dutycycle_o0__58_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(6),
      I1 => channel_3_dutycycle_counter_reg(1),
      I2 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o0__58_carry__0_i_1_n_0\
    );
\channel_3_dutycycle_o0__58_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(6),
      I1 => channel_3_dutycycle_counter_reg(1),
      I2 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o0__58_carry__0_i_2_n_0\
    );
\channel_3_dutycycle_o0__58_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(4),
      I1 => channel_3_dutycycle_counter_reg(1),
      I2 => channel_3_dutycycle_counter_reg(6),
      I3 => channel_3_dutycycle_counter_reg(7),
      I4 => channel_3_dutycycle_counter_reg(2),
      I5 => channel_3_dutycycle_counter_reg(5),
      O => \channel_3_dutycycle_o0__58_carry__0_i_3_n_0\
    );
\channel_3_dutycycle_o0__58_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(6),
      I1 => channel_3_dutycycle_counter_reg(1),
      I2 => channel_3_dutycycle_counter_reg(4),
      I3 => channel_3_dutycycle_counter_reg(5),
      I4 => channel_3_dutycycle_counter_reg(0),
      O => \channel_3_dutycycle_o0__58_carry__0_i_4_n_0\
    );
\channel_3_dutycycle_o0__58_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(0),
      I1 => channel_3_dutycycle_counter_reg(5),
      I2 => channel_3_dutycycle_counter_reg(3),
      O => \channel_3_dutycycle_o0__58_carry__0_i_5_n_0\
    );
\channel_3_dutycycle_o0__58_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_3_dutycycle_o0__58_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__58_carry__0_n_0\,
      CO(3) => \channel_3_dutycycle_o0__58_carry__1_n_0\,
      CO(2) => \channel_3_dutycycle_o0__58_carry__1_n_1\,
      CO(1) => \channel_3_dutycycle_o0__58_carry__1_n_2\,
      CO(0) => \channel_3_dutycycle_o0__58_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__58_carry__1_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__58_carry__1_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__58_carry__1_i_3_n_0\,
      DI(0) => \channel_3_dutycycle_o0__58_carry__1_i_4_n_0\,
      O(3) => \channel_3_dutycycle_o0__58_carry__1_n_4\,
      O(2) => \channel_3_dutycycle_o0__58_carry__1_n_5\,
      O(1) => \channel_3_dutycycle_o0__58_carry__1_n_6\,
      O(0) => \channel_3_dutycycle_o0__58_carry__1_n_7\,
      S(3) => \channel_3_dutycycle_o0__58_carry__1_i_5_n_0\,
      S(2) => \channel_3_dutycycle_o0__58_carry__1_i_6_n_0\,
      S(1) => \channel_3_dutycycle_o0__58_carry__1_i_7_n_0\,
      S(0) => \channel_3_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_3_dutycycle_o0__58_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(10),
      I1 => channel_3_dutycycle_counter_reg(5),
      I2 => channel_3_dutycycle_counter_reg(8),
      O => \channel_3_dutycycle_o0__58_carry__1_i_1_n_0\
    );
\channel_3_dutycycle_o0__58_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(9),
      I1 => channel_3_dutycycle_counter_reg(4),
      I2 => channel_3_dutycycle_counter_reg(7),
      O => \channel_3_dutycycle_o0__58_carry__1_i_2_n_0\
    );
\channel_3_dutycycle_o0__58_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(8),
      I1 => channel_3_dutycycle_counter_reg(3),
      I2 => channel_3_dutycycle_counter_reg(6),
      O => \channel_3_dutycycle_o0__58_carry__1_i_3_n_0\
    );
\channel_3_dutycycle_o0__58_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(7),
      I1 => channel_3_dutycycle_counter_reg(2),
      I2 => channel_3_dutycycle_counter_reg(5),
      O => \channel_3_dutycycle_o0__58_carry__1_i_4_n_0\
    );
\channel_3_dutycycle_o0__58_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(8),
      I1 => channel_3_dutycycle_counter_reg(5),
      I2 => channel_3_dutycycle_counter_reg(10),
      I3 => channel_3_dutycycle_counter_reg(11),
      I4 => channel_3_dutycycle_counter_reg(6),
      I5 => channel_3_dutycycle_counter_reg(9),
      O => \channel_3_dutycycle_o0__58_carry__1_i_5_n_0\
    );
\channel_3_dutycycle_o0__58_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(7),
      I1 => channel_3_dutycycle_counter_reg(4),
      I2 => channel_3_dutycycle_counter_reg(9),
      I3 => channel_3_dutycycle_counter_reg(10),
      I4 => channel_3_dutycycle_counter_reg(5),
      I5 => channel_3_dutycycle_counter_reg(8),
      O => \channel_3_dutycycle_o0__58_carry__1_i_6_n_0\
    );
\channel_3_dutycycle_o0__58_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(6),
      I1 => channel_3_dutycycle_counter_reg(3),
      I2 => channel_3_dutycycle_counter_reg(8),
      I3 => channel_3_dutycycle_counter_reg(9),
      I4 => channel_3_dutycycle_counter_reg(4),
      I5 => channel_3_dutycycle_counter_reg(7),
      O => \channel_3_dutycycle_o0__58_carry__1_i_7_n_0\
    );
\channel_3_dutycycle_o0__58_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(5),
      I1 => channel_3_dutycycle_counter_reg(2),
      I2 => channel_3_dutycycle_counter_reg(7),
      I3 => channel_3_dutycycle_counter_reg(8),
      I4 => channel_3_dutycycle_counter_reg(3),
      I5 => channel_3_dutycycle_counter_reg(6),
      O => \channel_3_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_3_dutycycle_o0__58_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__58_carry__1_n_0\,
      CO(3) => \channel_3_dutycycle_o0__58_carry__2_n_0\,
      CO(2) => \channel_3_dutycycle_o0__58_carry__2_n_1\,
      CO(1) => \channel_3_dutycycle_o0__58_carry__2_n_2\,
      CO(0) => \channel_3_dutycycle_o0__58_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__58_carry__2_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__58_carry__2_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__58_carry__2_i_3_n_0\,
      DI(0) => \channel_3_dutycycle_o0__58_carry__2_i_4_n_0\,
      O(3) => \channel_3_dutycycle_o0__58_carry__2_n_4\,
      O(2) => \channel_3_dutycycle_o0__58_carry__2_n_5\,
      O(1) => \channel_3_dutycycle_o0__58_carry__2_n_6\,
      O(0) => \channel_3_dutycycle_o0__58_carry__2_n_7\,
      S(3) => \channel_3_dutycycle_o0__58_carry__2_i_5_n_0\,
      S(2) => \channel_3_dutycycle_o0__58_carry__2_i_6_n_0\,
      S(1) => \channel_3_dutycycle_o0__58_carry__2_i_7_n_0\,
      S(0) => \channel_3_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_3_dutycycle_o0__58_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(14),
      I1 => channel_3_dutycycle_counter_reg(9),
      I2 => channel_3_dutycycle_counter_reg(12),
      O => \channel_3_dutycycle_o0__58_carry__2_i_1_n_0\
    );
\channel_3_dutycycle_o0__58_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(13),
      I1 => channel_3_dutycycle_counter_reg(8),
      I2 => channel_3_dutycycle_counter_reg(11),
      O => \channel_3_dutycycle_o0__58_carry__2_i_2_n_0\
    );
\channel_3_dutycycle_o0__58_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(12),
      I1 => channel_3_dutycycle_counter_reg(7),
      I2 => channel_3_dutycycle_counter_reg(10),
      O => \channel_3_dutycycle_o0__58_carry__2_i_3_n_0\
    );
\channel_3_dutycycle_o0__58_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(11),
      I1 => channel_3_dutycycle_counter_reg(6),
      I2 => channel_3_dutycycle_counter_reg(9),
      O => \channel_3_dutycycle_o0__58_carry__2_i_4_n_0\
    );
\channel_3_dutycycle_o0__58_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(12),
      I1 => channel_3_dutycycle_counter_reg(9),
      I2 => channel_3_dutycycle_counter_reg(14),
      I3 => channel_3_dutycycle_counter_reg(15),
      I4 => channel_3_dutycycle_counter_reg(10),
      I5 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o0__58_carry__2_i_5_n_0\
    );
\channel_3_dutycycle_o0__58_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(11),
      I1 => channel_3_dutycycle_counter_reg(8),
      I2 => channel_3_dutycycle_counter_reg(13),
      I3 => channel_3_dutycycle_counter_reg(14),
      I4 => channel_3_dutycycle_counter_reg(9),
      I5 => channel_3_dutycycle_counter_reg(12),
      O => \channel_3_dutycycle_o0__58_carry__2_i_6_n_0\
    );
\channel_3_dutycycle_o0__58_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(10),
      I1 => channel_3_dutycycle_counter_reg(7),
      I2 => channel_3_dutycycle_counter_reg(12),
      I3 => channel_3_dutycycle_counter_reg(13),
      I4 => channel_3_dutycycle_counter_reg(8),
      I5 => channel_3_dutycycle_counter_reg(11),
      O => \channel_3_dutycycle_o0__58_carry__2_i_7_n_0\
    );
\channel_3_dutycycle_o0__58_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(9),
      I1 => channel_3_dutycycle_counter_reg(6),
      I2 => channel_3_dutycycle_counter_reg(11),
      I3 => channel_3_dutycycle_counter_reg(12),
      I4 => channel_3_dutycycle_counter_reg(7),
      I5 => channel_3_dutycycle_counter_reg(10),
      O => \channel_3_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_3_dutycycle_o0__58_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__58_carry__2_n_0\,
      CO(3) => \channel_3_dutycycle_o0__58_carry__3_n_0\,
      CO(2) => \channel_3_dutycycle_o0__58_carry__3_n_1\,
      CO(1) => \channel_3_dutycycle_o0__58_carry__3_n_2\,
      CO(0) => \channel_3_dutycycle_o0__58_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o0__58_carry__3_i_1_n_0\,
      DI(2) => \channel_3_dutycycle_o0__58_carry__3_i_2_n_0\,
      DI(1) => \channel_3_dutycycle_o0__58_carry__3_i_3_n_0\,
      DI(0) => \channel_3_dutycycle_o0__58_carry__3_i_4_n_0\,
      O(3) => \channel_3_dutycycle_o0__58_carry__3_n_4\,
      O(2) => \channel_3_dutycycle_o0__58_carry__3_n_5\,
      O(1) => \channel_3_dutycycle_o0__58_carry__3_n_6\,
      O(0) => \channel_3_dutycycle_o0__58_carry__3_n_7\,
      S(3) => \channel_3_dutycycle_o0__58_carry__3_i_5_n_0\,
      S(2) => \channel_3_dutycycle_o0__58_carry__3_i_6_n_0\,
      S(1) => \channel_3_dutycycle_o0__58_carry__3_i_7_n_0\,
      S(0) => \channel_3_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_3_dutycycle_o0__58_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(16),
      I1 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o0__58_carry__3_i_1_n_0\
    );
\channel_3_dutycycle_o0__58_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(17),
      I1 => channel_3_dutycycle_counter_reg(12),
      I2 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o0__58_carry__3_i_2_n_0\
    );
\channel_3_dutycycle_o0__58_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(16),
      I1 => channel_3_dutycycle_counter_reg(11),
      I2 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o0__58_carry__3_i_3_n_0\
    );
\channel_3_dutycycle_o0__58_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(15),
      I1 => channel_3_dutycycle_counter_reg(10),
      I2 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o0__58_carry__3_i_4_n_0\
    );
\channel_3_dutycycle_o0__58_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(13),
      I1 => channel_3_dutycycle_counter_reg(16),
      I2 => channel_3_dutycycle_counter_reg(14),
      I3 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o0__58_carry__3_i_5_n_0\
    );
\channel_3_dutycycle_o0__58_carry__3_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(15),
      I1 => channel_3_dutycycle_counter_reg(12),
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => channel_3_dutycycle_counter_reg(13),
      I4 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o0__58_carry__3_i_6_n_0\
    );
\channel_3_dutycycle_o0__58_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(14),
      I1 => channel_3_dutycycle_counter_reg(11),
      I2 => channel_3_dutycycle_counter_reg(16),
      I3 => channel_3_dutycycle_counter_reg(17),
      I4 => channel_3_dutycycle_counter_reg(12),
      I5 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o0__58_carry__3_i_7_n_0\
    );
\channel_3_dutycycle_o0__58_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(13),
      I1 => channel_3_dutycycle_counter_reg(10),
      I2 => channel_3_dutycycle_counter_reg(15),
      I3 => channel_3_dutycycle_counter_reg(16),
      I4 => channel_3_dutycycle_counter_reg(11),
      I5 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_3_dutycycle_o0__58_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o0__58_carry__3_n_0\,
      CO(3) => \channel_3_dutycycle_o0__58_carry__4_n_0\,
      CO(2) => \channel_3_dutycycle_o0__58_carry__4_n_1\,
      CO(1) => \channel_3_dutycycle_o0__58_carry__4_n_2\,
      CO(0) => \channel_3_dutycycle_o0__58_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_3_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_3_dutycycle_o0__58_carry__4_i_1_n_0\,
      O(3) => \channel_3_dutycycle_o0__58_carry__4_n_4\,
      O(2) => \channel_3_dutycycle_o0__58_carry__4_n_5\,
      O(1) => \channel_3_dutycycle_o0__58_carry__4_n_6\,
      O(0) => \channel_3_dutycycle_o0__58_carry__4_n_7\,
      S(3) => \channel_3_dutycycle_o0__58_carry__4_i_2_n_0\,
      S(2) => \channel_3_dutycycle_o0__58_carry__4_i_3_n_0\,
      S(1) => \channel_3_dutycycle_o0__58_carry__4_i_4_n_0\,
      S(0) => \channel_3_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_3_dutycycle_o0__58_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(17),
      I1 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o0__58_carry__4_i_1_n_0\
    );
\channel_3_dutycycle_o0__58_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o0__58_carry__4_i_2_n_0\
    );
\channel_3_dutycycle_o0__58_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(16),
      I1 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o0__58_carry__4_i_3_n_0\
    );
\channel_3_dutycycle_o0__58_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(15),
      I1 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o0__58_carry__4_i_4_n_0\
    );
\channel_3_dutycycle_o0__58_carry__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(14),
      I1 => channel_3_dutycycle_counter_reg(17),
      I2 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_3_dutycycle_o0__58_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(1),
      I1 => channel_3_dutycycle_counter_reg(3),
      O => \channel_3_dutycycle_o0__58_carry_i_1_n_0\
    );
\channel_3_dutycycle_o0__58_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(0),
      I1 => channel_3_dutycycle_counter_reg(2),
      O => \channel_3_dutycycle_o0__58_carry_i_2_n_0\
    );
\channel_3_dutycycle_o0__58_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(1),
      O => \channel_3_dutycycle_o0__58_carry_i_3_n_0\
    );
\channel_3_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_3_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_3_dutycycle_o0__260_carry_n_7\,
      O => \channel_3_dutycycle_o[0]_i_1_n_0\
    );
\channel_3_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_3_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_3_dutycycle_o0__260_carry__1_n_5\,
      O => \channel_3_dutycycle_o[10]_i_1_n_0\
    );
\channel_3_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_3_stage_2,
      I1 => channel_3_stage_1,
      O => \channel_3_dutycycle_o[11]_i_1_n_0\
    );
\channel_3_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_3_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_3_dutycycle_o0__260_carry__1_n_4\,
      O => \channel_3_dutycycle_o[11]_i_2_n_0\
    );
\channel_3_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__2_n_4\,
      I1 => \channel_3_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_3_dutycycle_o0__260_carry_n_6\,
      O => \channel_3_dutycycle_o[1]_i_1_n_0\
    );
\channel_3_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_3_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_3_dutycycle_o0__260_carry_n_5\,
      O => \channel_3_dutycycle_o[2]_i_1_n_0\
    );
\channel_3_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_3_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_3_dutycycle_o0__260_carry_n_4\,
      O => \channel_3_dutycycle_o[3]_i_1_n_0\
    );
\channel_3_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_3_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_3_dutycycle_o0__260_carry__0_n_7\,
      O => \channel_3_dutycycle_o[4]_i_1_n_0\
    );
\channel_3_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_3_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_3_dutycycle_o0__260_carry__0_n_6\,
      O => \channel_3_dutycycle_o[5]_i_1_n_0\
    );
\channel_3_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_3_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_3_dutycycle_o0__260_carry__0_n_5\,
      O => \channel_3_dutycycle_o[6]_i_1_n_0\
    );
\channel_3_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_3_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_3_dutycycle_o0__260_carry__0_n_4\,
      O => \channel_3_dutycycle_o[7]_i_1_n_0\
    );
\channel_3_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_3_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_3_dutycycle_o0__260_carry__1_n_7\,
      O => \channel_3_dutycycle_o[8]_i_1_n_0\
    );
\channel_3_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_3_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_3_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_3_dutycycle_o0__260_carry__1_n_6\,
      O => \channel_3_dutycycle_o[9]_i_1_n_0\
    );
\channel_3_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_1_n_0\,
      D => \channel_3_dutycycle_o[0]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(0),
      R => '0'
    );
\channel_3_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_1_n_0\,
      D => \channel_3_dutycycle_o[10]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(10),
      R => '0'
    );
\channel_3_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_1_n_0\,
      D => \channel_3_dutycycle_o[11]_i_2_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(11),
      R => '0'
    );
\channel_3_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_1_n_0\,
      D => \channel_3_dutycycle_o[1]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(1),
      R => '0'
    );
\channel_3_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_1_n_0\,
      D => \channel_3_dutycycle_o[2]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(2),
      R => '0'
    );
\channel_3_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_1_n_0\,
      D => \channel_3_dutycycle_o[3]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(3),
      R => '0'
    );
\channel_3_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_1_n_0\,
      D => \channel_3_dutycycle_o[4]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(4),
      R => '0'
    );
\channel_3_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_1_n_0\,
      D => \channel_3_dutycycle_o[5]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(5),
      R => '0'
    );
\channel_3_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_1_n_0\,
      D => \channel_3_dutycycle_o[6]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(6),
      R => '0'
    );
\channel_3_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_1_n_0\,
      D => \channel_3_dutycycle_o[7]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(7),
      R => '0'
    );
\channel_3_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_1_n_0\,
      D => \channel_3_dutycycle_o[8]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(8),
      R => '0'
    );
\channel_3_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_1_n_0\,
      D => \channel_3_dutycycle_o[9]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(9),
      R => '0'
    );
channel_3_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_3_i,
      Q => channel_3_stage_1,
      R => '0'
    );
channel_3_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_3_stage_1,
      Q => channel_3_stage_2,
      R => '0'
    );
\channel_4_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_4_stage_1,
      I1 => channel_4_stage_2,
      O => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_4_stage_1,
      I1 => channel_4_stage_2,
      O => \channel_4_dutycycle_counter[0]_i_2_n_0\
    );
\channel_4_dutycycle_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(0),
      O => \channel_4_dutycycle_counter[0]_i_4_n_0\
    );
\channel_4_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[0]_i_3_n_7\,
      Q => channel_4_dutycycle_counter_reg(0),
      S => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_4_dutycycle_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_4_dutycycle_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_4_dutycycle_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_4_dutycycle_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_4_dutycycle_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_4_dutycycle_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_4_dutycycle_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_4_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_4_dutycycle_counter[0]_i_4_n_0\
    );
\channel_4_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_4_dutycycle_counter_reg(10),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_4_dutycycle_counter_reg(11),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_4_dutycycle_counter_reg(12),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_4_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_4_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_4_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_4_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_4_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_4_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_4_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_4_dutycycle_counter_reg(15 downto 12)
    );
\channel_4_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_4_dutycycle_counter_reg(13),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_4_dutycycle_counter_reg(14),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_4_dutycycle_counter_reg(15),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_4_dutycycle_counter_reg(16),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_4_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_4_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_4_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_4_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_4_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_4_dutycycle_counter_reg(17 downto 16)
    );
\channel_4_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_4_dutycycle_counter_reg(17),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[0]_i_3_n_6\,
      Q => channel_4_dutycycle_counter_reg(1),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[0]_i_3_n_5\,
      Q => channel_4_dutycycle_counter_reg(2),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[0]_i_3_n_4\,
      Q => channel_4_dutycycle_counter_reg(3),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_4_dutycycle_counter_reg(4),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_4_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_4_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_4_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_4_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_4_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_4_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_4_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_4_dutycycle_counter_reg(7 downto 4)
    );
\channel_4_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_4_dutycycle_counter_reg(5),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_4_dutycycle_counter_reg(6),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_4_dutycycle_counter_reg(7),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_4_dutycycle_counter_reg(8),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_4_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_4_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_4_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_4_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_4_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_4_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_4_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_4_dutycycle_counter_reg(11 downto 8)
    );
\channel_4_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_4_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_4_dutycycle_counter_reg(9),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_o0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_dutycycle_o0__0_carry_n_0\,
      CO(2) => \channel_4_dutycycle_o0__0_carry_n_1\,
      CO(1) => \channel_4_dutycycle_o0__0_carry_n_2\,
      CO(0) => \channel_4_dutycycle_o0__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__0_carry_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__0_carry_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_4_dutycycle_o0__0_carry_n_4\,
      O(2) => \channel_4_dutycycle_o0__0_carry_n_5\,
      O(1 downto 0) => \NLW_channel_4_dutycycle_o0__0_carry_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_4_dutycycle_o0__0_carry_i_4_n_0\,
      S(2) => \channel_4_dutycycle_o0__0_carry_i_5_n_0\,
      S(1) => \channel_4_dutycycle_o0__0_carry_i_6_n_0\,
      S(0) => \channel_4_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_4_dutycycle_o0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__0_carry_n_0\,
      CO(3) => \channel_4_dutycycle_o0__0_carry__0_n_0\,
      CO(2) => \channel_4_dutycycle_o0__0_carry__0_n_1\,
      CO(1) => \channel_4_dutycycle_o0__0_carry__0_n_2\,
      CO(0) => \channel_4_dutycycle_o0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__0_carry__0_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__0_carry__0_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__0_carry__0_i_3_n_0\,
      DI(0) => \channel_4_dutycycle_o0__0_carry__0_i_4_n_0\,
      O(3) => \channel_4_dutycycle_o0__0_carry__0_n_4\,
      O(2) => \channel_4_dutycycle_o0__0_carry__0_n_5\,
      O(1) => \channel_4_dutycycle_o0__0_carry__0_n_6\,
      O(0) => \channel_4_dutycycle_o0__0_carry__0_n_7\,
      S(3) => \channel_4_dutycycle_o0__0_carry__0_i_5_n_0\,
      S(2) => \channel_4_dutycycle_o0__0_carry__0_i_6_n_0\,
      S(1) => \channel_4_dutycycle_o0__0_carry__0_i_7_n_0\,
      S(0) => \channel_4_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_4_dutycycle_o0__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(6),
      I1 => channel_4_dutycycle_counter_reg(4),
      I2 => channel_4_dutycycle_counter_reg(8),
      O => \channel_4_dutycycle_o0__0_carry__0_i_1_n_0\
    );
\channel_4_dutycycle_o0__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(5),
      I1 => channel_4_dutycycle_counter_reg(3),
      I2 => channel_4_dutycycle_counter_reg(7),
      O => \channel_4_dutycycle_o0__0_carry__0_i_2_n_0\
    );
\channel_4_dutycycle_o0__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(4),
      I1 => channel_4_dutycycle_counter_reg(2),
      I2 => channel_4_dutycycle_counter_reg(6),
      O => \channel_4_dutycycle_o0__0_carry__0_i_3_n_0\
    );
\channel_4_dutycycle_o0__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(3),
      I1 => channel_4_dutycycle_counter_reg(1),
      I2 => channel_4_dutycycle_counter_reg(5),
      O => \channel_4_dutycycle_o0__0_carry__0_i_4_n_0\
    );
\channel_4_dutycycle_o0__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(8),
      I1 => channel_4_dutycycle_counter_reg(4),
      I2 => channel_4_dutycycle_counter_reg(6),
      I3 => channel_4_dutycycle_counter_reg(5),
      I4 => channel_4_dutycycle_counter_reg(7),
      I5 => channel_4_dutycycle_counter_reg(9),
      O => \channel_4_dutycycle_o0__0_carry__0_i_5_n_0\
    );
\channel_4_dutycycle_o0__0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(7),
      I1 => channel_4_dutycycle_counter_reg(3),
      I2 => channel_4_dutycycle_counter_reg(5),
      I3 => channel_4_dutycycle_counter_reg(4),
      I4 => channel_4_dutycycle_counter_reg(6),
      I5 => channel_4_dutycycle_counter_reg(8),
      O => \channel_4_dutycycle_o0__0_carry__0_i_6_n_0\
    );
\channel_4_dutycycle_o0__0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(6),
      I1 => channel_4_dutycycle_counter_reg(2),
      I2 => channel_4_dutycycle_counter_reg(4),
      I3 => channel_4_dutycycle_counter_reg(3),
      I4 => channel_4_dutycycle_counter_reg(5),
      I5 => channel_4_dutycycle_counter_reg(7),
      O => \channel_4_dutycycle_o0__0_carry__0_i_7_n_0\
    );
\channel_4_dutycycle_o0__0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(5),
      I1 => channel_4_dutycycle_counter_reg(1),
      I2 => channel_4_dutycycle_counter_reg(3),
      I3 => channel_4_dutycycle_counter_reg(4),
      I4 => channel_4_dutycycle_counter_reg(2),
      I5 => channel_4_dutycycle_counter_reg(6),
      O => \channel_4_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_4_dutycycle_o0__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__0_carry__0_n_0\,
      CO(3) => \channel_4_dutycycle_o0__0_carry__1_n_0\,
      CO(2) => \channel_4_dutycycle_o0__0_carry__1_n_1\,
      CO(1) => \channel_4_dutycycle_o0__0_carry__1_n_2\,
      CO(0) => \channel_4_dutycycle_o0__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__0_carry__1_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__0_carry__1_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__0_carry__1_i_3_n_0\,
      DI(0) => \channel_4_dutycycle_o0__0_carry__1_i_4_n_0\,
      O(3) => \channel_4_dutycycle_o0__0_carry__1_n_4\,
      O(2) => \channel_4_dutycycle_o0__0_carry__1_n_5\,
      O(1) => \channel_4_dutycycle_o0__0_carry__1_n_6\,
      O(0) => \channel_4_dutycycle_o0__0_carry__1_n_7\,
      S(3) => \channel_4_dutycycle_o0__0_carry__1_i_5_n_0\,
      S(2) => \channel_4_dutycycle_o0__0_carry__1_i_6_n_0\,
      S(1) => \channel_4_dutycycle_o0__0_carry__1_i_7_n_0\,
      S(0) => \channel_4_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_4_dutycycle_o0__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(10),
      I1 => channel_4_dutycycle_counter_reg(8),
      I2 => channel_4_dutycycle_counter_reg(12),
      O => \channel_4_dutycycle_o0__0_carry__1_i_1_n_0\
    );
\channel_4_dutycycle_o0__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(9),
      I1 => channel_4_dutycycle_counter_reg(7),
      I2 => channel_4_dutycycle_counter_reg(11),
      O => \channel_4_dutycycle_o0__0_carry__1_i_2_n_0\
    );
\channel_4_dutycycle_o0__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(8),
      I1 => channel_4_dutycycle_counter_reg(6),
      I2 => channel_4_dutycycle_counter_reg(10),
      O => \channel_4_dutycycle_o0__0_carry__1_i_3_n_0\
    );
\channel_4_dutycycle_o0__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(7),
      I1 => channel_4_dutycycle_counter_reg(5),
      I2 => channel_4_dutycycle_counter_reg(9),
      O => \channel_4_dutycycle_o0__0_carry__1_i_4_n_0\
    );
\channel_4_dutycycle_o0__0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(12),
      I1 => channel_4_dutycycle_counter_reg(8),
      I2 => channel_4_dutycycle_counter_reg(10),
      I3 => channel_4_dutycycle_counter_reg(9),
      I4 => channel_4_dutycycle_counter_reg(11),
      I5 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o0__0_carry__1_i_5_n_0\
    );
\channel_4_dutycycle_o0__0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(11),
      I1 => channel_4_dutycycle_counter_reg(7),
      I2 => channel_4_dutycycle_counter_reg(9),
      I3 => channel_4_dutycycle_counter_reg(8),
      I4 => channel_4_dutycycle_counter_reg(10),
      I5 => channel_4_dutycycle_counter_reg(12),
      O => \channel_4_dutycycle_o0__0_carry__1_i_6_n_0\
    );
\channel_4_dutycycle_o0__0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(10),
      I1 => channel_4_dutycycle_counter_reg(6),
      I2 => channel_4_dutycycle_counter_reg(8),
      I3 => channel_4_dutycycle_counter_reg(7),
      I4 => channel_4_dutycycle_counter_reg(9),
      I5 => channel_4_dutycycle_counter_reg(11),
      O => \channel_4_dutycycle_o0__0_carry__1_i_7_n_0\
    );
\channel_4_dutycycle_o0__0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(9),
      I1 => channel_4_dutycycle_counter_reg(5),
      I2 => channel_4_dutycycle_counter_reg(7),
      I3 => channel_4_dutycycle_counter_reg(6),
      I4 => channel_4_dutycycle_counter_reg(8),
      I5 => channel_4_dutycycle_counter_reg(10),
      O => \channel_4_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_4_dutycycle_o0__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__0_carry__1_n_0\,
      CO(3) => \channel_4_dutycycle_o0__0_carry__2_n_0\,
      CO(2) => \channel_4_dutycycle_o0__0_carry__2_n_1\,
      CO(1) => \channel_4_dutycycle_o0__0_carry__2_n_2\,
      CO(0) => \channel_4_dutycycle_o0__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__0_carry__2_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__0_carry__2_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__0_carry__2_i_3_n_0\,
      DI(0) => \channel_4_dutycycle_o0__0_carry__2_i_4_n_0\,
      O(3) => \channel_4_dutycycle_o0__0_carry__2_n_4\,
      O(2) => \channel_4_dutycycle_o0__0_carry__2_n_5\,
      O(1) => \channel_4_dutycycle_o0__0_carry__2_n_6\,
      O(0) => \channel_4_dutycycle_o0__0_carry__2_n_7\,
      S(3) => \channel_4_dutycycle_o0__0_carry__2_i_5_n_0\,
      S(2) => \channel_4_dutycycle_o0__0_carry__2_i_6_n_0\,
      S(1) => \channel_4_dutycycle_o0__0_carry__2_i_7_n_0\,
      S(0) => \channel_4_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_4_dutycycle_o0__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(14),
      I1 => channel_4_dutycycle_counter_reg(12),
      I2 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o0__0_carry__2_i_1_n_0\
    );
\channel_4_dutycycle_o0__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(13),
      I1 => channel_4_dutycycle_counter_reg(11),
      I2 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o0__0_carry__2_i_2_n_0\
    );
\channel_4_dutycycle_o0__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(12),
      I1 => channel_4_dutycycle_counter_reg(10),
      I2 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o0__0_carry__2_i_3_n_0\
    );
\channel_4_dutycycle_o0__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(11),
      I1 => channel_4_dutycycle_counter_reg(9),
      I2 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o0__0_carry__2_i_4_n_0\
    );
\channel_4_dutycycle_o0__0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(16),
      I1 => channel_4_dutycycle_counter_reg(12),
      I2 => channel_4_dutycycle_counter_reg(14),
      I3 => channel_4_dutycycle_counter_reg(13),
      I4 => channel_4_dutycycle_counter_reg(15),
      I5 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o0__0_carry__2_i_5_n_0\
    );
\channel_4_dutycycle_o0__0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(15),
      I1 => channel_4_dutycycle_counter_reg(11),
      I2 => channel_4_dutycycle_counter_reg(13),
      I3 => channel_4_dutycycle_counter_reg(12),
      I4 => channel_4_dutycycle_counter_reg(14),
      I5 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o0__0_carry__2_i_6_n_0\
    );
\channel_4_dutycycle_o0__0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(14),
      I1 => channel_4_dutycycle_counter_reg(10),
      I2 => channel_4_dutycycle_counter_reg(12),
      I3 => channel_4_dutycycle_counter_reg(11),
      I4 => channel_4_dutycycle_counter_reg(13),
      I5 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o0__0_carry__2_i_7_n_0\
    );
\channel_4_dutycycle_o0__0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(13),
      I1 => channel_4_dutycycle_counter_reg(9),
      I2 => channel_4_dutycycle_counter_reg(11),
      I3 => channel_4_dutycycle_counter_reg(10),
      I4 => channel_4_dutycycle_counter_reg(12),
      I5 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_4_dutycycle_o0__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__0_carry__2_n_0\,
      CO(3) => \channel_4_dutycycle_o0__0_carry__3_n_0\,
      CO(2) => \channel_4_dutycycle_o0__0_carry__3_n_1\,
      CO(1) => \channel_4_dutycycle_o0__0_carry__3_n_2\,
      CO(0) => \channel_4_dutycycle_o0__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => channel_4_dutycycle_counter_reg(16),
      DI(2) => \channel_4_dutycycle_o0__0_carry__3_i_1_n_0\,
      DI(1) => \channel_4_dutycycle_o0__0_carry__3_i_2_n_0\,
      DI(0) => \channel_4_dutycycle_o0__0_carry__3_i_3_n_0\,
      O(3) => \channel_4_dutycycle_o0__0_carry__3_n_4\,
      O(2) => \channel_4_dutycycle_o0__0_carry__3_n_5\,
      O(1) => \channel_4_dutycycle_o0__0_carry__3_n_6\,
      O(0) => \channel_4_dutycycle_o0__0_carry__3_n_7\,
      S(3) => \channel_4_dutycycle_o0__0_carry__3_i_4_n_0\,
      S(2) => \channel_4_dutycycle_o0__0_carry__3_i_5_n_0\,
      S(1) => \channel_4_dutycycle_o0__0_carry__3_i_6_n_0\,
      S(0) => \channel_4_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_4_dutycycle_o0__0_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(15),
      I1 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o0__0_carry__3_i_1_n_0\
    );
\channel_4_dutycycle_o0__0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(14),
      I1 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o0__0_carry__3_i_2_n_0\
    );
\channel_4_dutycycle_o0__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(15),
      I1 => channel_4_dutycycle_counter_reg(13),
      I2 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o0__0_carry__3_i_3_n_0\
    );
\channel_4_dutycycle_o0__0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(16),
      I1 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o0__0_carry__3_i_4_n_0\
    );
\channel_4_dutycycle_o0__0_carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(17),
      I1 => channel_4_dutycycle_counter_reg(15),
      I2 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o0__0_carry__3_i_5_n_0\
    );
\channel_4_dutycycle_o0__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(16),
      I1 => channel_4_dutycycle_counter_reg(14),
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o0__0_carry__3_i_6_n_0\
    );
\channel_4_dutycycle_o0__0_carry__3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(17),
      I1 => channel_4_dutycycle_counter_reg(13),
      I2 => channel_4_dutycycle_counter_reg(15),
      I3 => channel_4_dutycycle_counter_reg(16),
      I4 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_4_dutycycle_o0__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__0_carry__3_n_0\,
      CO(3 downto 2) => \NLW_channel_4_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_4_dutycycle_o0__0_carry__4_n_2\,
      CO(0) => \NLW_channel_4_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_4_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_4_dutycycle_o0__0_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_4_dutycycle_o0__0_carry__4_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_4_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_4_dutycycle_o0__0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_4_dutycycle_o0__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => channel_4_dutycycle_counter_reg(0),
      I2 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o0__0_carry_i_1_n_0\
    );
\channel_4_dutycycle_o0__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => channel_4_dutycycle_counter_reg(0),
      I2 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o0__0_carry_i_2_n_0\
    );
\channel_4_dutycycle_o0__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => channel_4_dutycycle_counter_reg(0),
      O => \channel_4_dutycycle_o0__0_carry_i_3_n_0\
    );
\channel_4_dutycycle_o0__0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(4),
      I1 => channel_4_dutycycle_counter_reg(0),
      I2 => channel_4_dutycycle_counter_reg(2),
      I3 => channel_4_dutycycle_counter_reg(3),
      I4 => channel_4_dutycycle_counter_reg(1),
      I5 => channel_4_dutycycle_counter_reg(5),
      O => \channel_4_dutycycle_o0__0_carry_i_4_n_0\
    );
\channel_4_dutycycle_o0__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => channel_4_dutycycle_counter_reg(0),
      I2 => channel_4_dutycycle_counter_reg(4),
      I3 => channel_4_dutycycle_counter_reg(1),
      I4 => channel_4_dutycycle_counter_reg(3),
      O => \channel_4_dutycycle_o0__0_carry_i_5_n_0\
    );
\channel_4_dutycycle_o0__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(0),
      I1 => channel_4_dutycycle_counter_reg(2),
      I2 => channel_4_dutycycle_counter_reg(1),
      I3 => channel_4_dutycycle_counter_reg(3),
      O => \channel_4_dutycycle_o0__0_carry_i_6_n_0\
    );
\channel_4_dutycycle_o0__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => channel_4_dutycycle_counter_reg(0),
      O => \channel_4_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_4_dutycycle_o0__129_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_dutycycle_o0__129_carry_n_0\,
      CO(2) => \channel_4_dutycycle_o0__129_carry_n_1\,
      CO(1) => \channel_4_dutycycle_o0__129_carry_n_2\,
      CO(0) => \channel_4_dutycycle_o0__129_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__0_carry__0_n_6\,
      DI(2) => \channel_4_dutycycle_o0__0_carry__0_n_7\,
      DI(1) => \channel_4_dutycycle_o0__0_carry_n_4\,
      DI(0) => \channel_4_dutycycle_o0__0_carry_n_5\,
      O(3 downto 0) => \NLW_channel_4_dutycycle_o0__129_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o0__129_carry_i_1_n_0\,
      S(2) => \channel_4_dutycycle_o0__129_carry_i_2_n_0\,
      S(1) => \channel_4_dutycycle_o0__129_carry_i_3_n_0\,
      S(0) => \channel_4_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_4_dutycycle_o0__129_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__129_carry_n_0\,
      CO(3) => \channel_4_dutycycle_o0__129_carry__0_n_0\,
      CO(2) => \channel_4_dutycycle_o0__129_carry__0_n_1\,
      CO(1) => \channel_4_dutycycle_o0__129_carry__0_n_2\,
      CO(0) => \channel_4_dutycycle_o0__129_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => channel_4_dutycycle_counter_reg(0),
      DI(2) => \channel_4_dutycycle_o0__0_carry__1_n_7\,
      DI(1) => \channel_4_dutycycle_o0__0_carry__0_n_4\,
      DI(0) => \channel_4_dutycycle_o0__0_carry__0_n_5\,
      O(3 downto 0) => \NLW_channel_4_dutycycle_o0__129_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o0__129_carry__0_i_1_n_0\,
      S(2) => \channel_4_dutycycle_o0__129_carry__0_i_2_n_0\,
      S(1) => \channel_4_dutycycle_o0__129_carry__0_i_3_n_0\,
      S(0) => \channel_4_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_4_dutycycle_o0__129_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__0_n_4\,
      I1 => \channel_4_dutycycle_o0__0_carry__1_n_6\,
      I2 => channel_4_dutycycle_counter_reg(0),
      O => \channel_4_dutycycle_o0__129_carry__0_i_1_n_0\
    );
\channel_4_dutycycle_o0__129_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry__1_n_7\,
      I1 => \channel_4_dutycycle_o0__58_carry__0_n_5\,
      O => \channel_4_dutycycle_o0__129_carry__0_i_2_n_0\
    );
\channel_4_dutycycle_o0__129_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry__0_n_4\,
      I1 => \channel_4_dutycycle_o0__58_carry__0_n_6\,
      O => \channel_4_dutycycle_o0__129_carry__0_i_3_n_0\
    );
\channel_4_dutycycle_o0__129_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry__0_n_5\,
      I1 => \channel_4_dutycycle_o0__58_carry__0_n_7\,
      O => \channel_4_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_4_dutycycle_o0__129_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__129_carry__0_n_0\,
      CO(3) => \channel_4_dutycycle_o0__129_carry__1_n_0\,
      CO(2) => \channel_4_dutycycle_o0__129_carry__1_n_1\,
      CO(1) => \channel_4_dutycycle_o0__129_carry__1_n_2\,
      CO(0) => \channel_4_dutycycle_o0__129_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__129_carry__1_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__129_carry__1_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__129_carry__1_i_3_n_0\,
      DI(0) => \channel_4_dutycycle_o0__129_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_4_dutycycle_o0__129_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o0__129_carry__1_i_5_n_0\,
      S(2) => \channel_4_dutycycle_o0__129_carry__1_i_6_n_0\,
      S(1) => \channel_4_dutycycle_o0__129_carry__1_i_7_n_0\,
      S(0) => \channel_4_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_4_dutycycle_o0__129_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_4_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_4_dutycycle_counter_reg(3),
      O => \channel_4_dutycycle_o0__129_carry__1_i_1_n_0\
    );
\channel_4_dutycycle_o0__129_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_4_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_4_dutycycle_counter_reg(2),
      O => \channel_4_dutycycle_o0__129_carry__1_i_2_n_0\
    );
\channel_4_dutycycle_o0__129_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_4_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_4_dutycycle_counter_reg(1),
      O => \channel_4_dutycycle_o0__129_carry__1_i_3_n_0\
    );
\channel_4_dutycycle_o0__129_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(1),
      I1 => \channel_4_dutycycle_o0__58_carry__1_n_7\,
      I2 => \channel_4_dutycycle_o0__0_carry__1_n_5\,
      O => \channel_4_dutycycle_o0__129_carry__1_i_4_n_0\
    );
\channel_4_dutycycle_o0__129_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_4_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_4_dutycycle_counter_reg(4),
      I3 => \channel_4_dutycycle_o0__129_carry__1_i_1_n_0\,
      O => \channel_4_dutycycle_o0__129_carry__1_i_5_n_0\
    );
\channel_4_dutycycle_o0__129_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_4_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_4_dutycycle_counter_reg(3),
      I3 => \channel_4_dutycycle_o0__129_carry__1_i_2_n_0\,
      O => \channel_4_dutycycle_o0__129_carry__1_i_6_n_0\
    );
\channel_4_dutycycle_o0__129_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_4_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_4_dutycycle_counter_reg(2),
      I3 => \channel_4_dutycycle_o0__129_carry__1_i_3_n_0\,
      O => \channel_4_dutycycle_o0__129_carry__1_i_7_n_0\
    );
\channel_4_dutycycle_o0__129_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_4_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_4_dutycycle_counter_reg(1),
      I3 => \channel_4_dutycycle_o0__0_carry__1_n_6\,
      I4 => \channel_4_dutycycle_o0__58_carry__0_n_4\,
      O => \channel_4_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_4_dutycycle_o0__129_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__129_carry__1_n_0\,
      CO(3) => \channel_4_dutycycle_o0__129_carry__2_n_0\,
      CO(2) => \channel_4_dutycycle_o0__129_carry__2_n_1\,
      CO(1) => \channel_4_dutycycle_o0__129_carry__2_n_2\,
      CO(0) => \channel_4_dutycycle_o0__129_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__129_carry__2_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__129_carry__2_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__129_carry__2_i_3_n_0\,
      DI(0) => \channel_4_dutycycle_o0__129_carry__2_i_4_n_0\,
      O(3) => \channel_4_dutycycle_o0__129_carry__2_n_4\,
      O(2) => \channel_4_dutycycle_o0__129_carry__2_n_5\,
      O(1 downto 0) => \NLW_channel_4_dutycycle_o0__129_carry__2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_4_dutycycle_o0__129_carry__2_i_5_n_0\,
      S(2) => \channel_4_dutycycle_o0__129_carry__2_i_6_n_0\,
      S(1) => \channel_4_dutycycle_o0__129_carry__2_i_7_n_0\,
      S(0) => \channel_4_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_4_dutycycle_o0__129_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_4_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_4_dutycycle_counter_reg(7),
      O => \channel_4_dutycycle_o0__129_carry__2_i_1_n_0\
    );
\channel_4_dutycycle_o0__129_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_4_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_4_dutycycle_counter_reg(6),
      O => \channel_4_dutycycle_o0__129_carry__2_i_2_n_0\
    );
\channel_4_dutycycle_o0__129_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_4_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_4_dutycycle_counter_reg(5),
      O => \channel_4_dutycycle_o0__129_carry__2_i_3_n_0\
    );
\channel_4_dutycycle_o0__129_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_4_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o0__129_carry__2_i_4_n_0\
    );
\channel_4_dutycycle_o0__129_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_4_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_4_dutycycle_counter_reg(8),
      I3 => \channel_4_dutycycle_o0__129_carry__2_i_1_n_0\,
      O => \channel_4_dutycycle_o0__129_carry__2_i_5_n_0\
    );
\channel_4_dutycycle_o0__129_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_4_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_4_dutycycle_counter_reg(7),
      I3 => \channel_4_dutycycle_o0__129_carry__2_i_2_n_0\,
      O => \channel_4_dutycycle_o0__129_carry__2_i_6_n_0\
    );
\channel_4_dutycycle_o0__129_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_4_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_4_dutycycle_counter_reg(6),
      I3 => \channel_4_dutycycle_o0__129_carry__2_i_3_n_0\,
      O => \channel_4_dutycycle_o0__129_carry__2_i_7_n_0\
    );
\channel_4_dutycycle_o0__129_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_4_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_4_dutycycle_counter_reg(5),
      I3 => \channel_4_dutycycle_o0__129_carry__2_i_4_n_0\,
      O => \channel_4_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_4_dutycycle_o0__129_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__129_carry__2_n_0\,
      CO(3) => \channel_4_dutycycle_o0__129_carry__3_n_0\,
      CO(2) => \channel_4_dutycycle_o0__129_carry__3_n_1\,
      CO(1) => \channel_4_dutycycle_o0__129_carry__3_n_2\,
      CO(0) => \channel_4_dutycycle_o0__129_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__129_carry__3_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__129_carry__3_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__129_carry__3_i_3_n_0\,
      DI(0) => \channel_4_dutycycle_o0__129_carry__3_i_4_n_0\,
      O(3) => \channel_4_dutycycle_o0__129_carry__3_n_4\,
      O(2) => \channel_4_dutycycle_o0__129_carry__3_n_5\,
      O(1) => \channel_4_dutycycle_o0__129_carry__3_n_6\,
      O(0) => \channel_4_dutycycle_o0__129_carry__3_n_7\,
      S(3) => \channel_4_dutycycle_o0__129_carry__3_i_5_n_0\,
      S(2) => \channel_4_dutycycle_o0__129_carry__3_i_6_n_0\,
      S(1) => \channel_4_dutycycle_o0__129_carry__3_i_7_n_0\,
      S(0) => \channel_4_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_4_dutycycle_o0__129_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_4_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_4_dutycycle_counter_reg(11),
      O => \channel_4_dutycycle_o0__129_carry__3_i_1_n_0\
    );
\channel_4_dutycycle_o0__129_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_4_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_4_dutycycle_counter_reg(10),
      O => \channel_4_dutycycle_o0__129_carry__3_i_2_n_0\
    );
\channel_4_dutycycle_o0__129_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_4_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_4_dutycycle_counter_reg(9),
      O => \channel_4_dutycycle_o0__129_carry__3_i_3_n_0\
    );
\channel_4_dutycycle_o0__129_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_4_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_4_dutycycle_counter_reg(8),
      O => \channel_4_dutycycle_o0__129_carry__3_i_4_n_0\
    );
\channel_4_dutycycle_o0__129_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_4_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_4_dutycycle_counter_reg(12),
      I3 => \channel_4_dutycycle_o0__129_carry__3_i_1_n_0\,
      O => \channel_4_dutycycle_o0__129_carry__3_i_5_n_0\
    );
\channel_4_dutycycle_o0__129_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_4_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_4_dutycycle_counter_reg(11),
      I3 => \channel_4_dutycycle_o0__129_carry__3_i_2_n_0\,
      O => \channel_4_dutycycle_o0__129_carry__3_i_6_n_0\
    );
\channel_4_dutycycle_o0__129_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_4_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_4_dutycycle_counter_reg(10),
      I3 => \channel_4_dutycycle_o0__129_carry__3_i_3_n_0\,
      O => \channel_4_dutycycle_o0__129_carry__3_i_7_n_0\
    );
\channel_4_dutycycle_o0__129_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_4_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_4_dutycycle_counter_reg(9),
      I3 => \channel_4_dutycycle_o0__129_carry__3_i_4_n_0\,
      O => \channel_4_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_4_dutycycle_o0__129_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__129_carry__3_n_0\,
      CO(3) => \channel_4_dutycycle_o0__129_carry__4_n_0\,
      CO(2) => \channel_4_dutycycle_o0__129_carry__4_n_1\,
      CO(1) => \channel_4_dutycycle_o0__129_carry__4_n_2\,
      CO(0) => \channel_4_dutycycle_o0__129_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__129_carry__4_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__129_carry__4_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__129_carry__4_i_3_n_0\,
      DI(0) => \channel_4_dutycycle_o0__129_carry__4_i_4_n_0\,
      O(3) => \channel_4_dutycycle_o0__129_carry__4_n_4\,
      O(2) => \channel_4_dutycycle_o0__129_carry__4_n_5\,
      O(1) => \channel_4_dutycycle_o0__129_carry__4_n_6\,
      O(0) => \channel_4_dutycycle_o0__129_carry__4_n_7\,
      S(3) => \channel_4_dutycycle_o0__129_carry__4_i_5_n_0\,
      S(2) => \channel_4_dutycycle_o0__129_carry__4_i_6_n_0\,
      S(1) => \channel_4_dutycycle_o0__129_carry__4_i_7_n_0\,
      S(0) => \channel_4_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_4_dutycycle_o0__129_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_4_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o0__129_carry__4_i_1_n_0\
    );
\channel_4_dutycycle_o0__129_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_4_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o0__129_carry__4_i_2_n_0\
    );
\channel_4_dutycycle_o0__129_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_4_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o0__129_carry__4_i_3_n_0\
    );
\channel_4_dutycycle_o0__129_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_4_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_4_dutycycle_counter_reg(12),
      O => \channel_4_dutycycle_o0__129_carry__4_i_4_n_0\
    );
\channel_4_dutycycle_o0__129_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_4_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_4_dutycycle_counter_reg(16),
      I3 => \channel_4_dutycycle_o0__129_carry__4_i_1_n_0\,
      O => \channel_4_dutycycle_o0__129_carry__4_i_5_n_0\
    );
\channel_4_dutycycle_o0__129_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_4_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_4_dutycycle_counter_reg(15),
      I3 => \channel_4_dutycycle_o0__129_carry__4_i_2_n_0\,
      O => \channel_4_dutycycle_o0__129_carry__4_i_6_n_0\
    );
\channel_4_dutycycle_o0__129_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_4_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_4_dutycycle_counter_reg(14),
      I3 => \channel_4_dutycycle_o0__129_carry__4_i_3_n_0\,
      O => \channel_4_dutycycle_o0__129_carry__4_i_7_n_0\
    );
\channel_4_dutycycle_o0__129_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_4_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_4_dutycycle_counter_reg(13),
      I3 => \channel_4_dutycycle_o0__129_carry__4_i_4_n_0\,
      O => \channel_4_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_4_dutycycle_o0__129_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__129_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_4_dutycycle_o0__129_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_4_dutycycle_o0__129_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_4_dutycycle_o0__129_carry__5_i_1_n_0\,
      O(3 downto 2) => \NLW_channel_4_dutycycle_o0__129_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_4_dutycycle_o0__129_carry__5_n_6\,
      O(0) => \channel_4_dutycycle_o0__129_carry__5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \channel_4_dutycycle_o0__129_carry__5_i_2_n_0\,
      S(0) => \channel_4_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_4_dutycycle_o0__129_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_4_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o0__129_carry__5_i_1_n_0\
    );
\channel_4_dutycycle_o0__129_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(17),
      I1 => \channel_4_dutycycle_o0__129_carry__5_i_4_n_3\,
      I2 => \channel_4_dutycycle_o0__0_carry__4_n_2\,
      O => \channel_4_dutycycle_o0__129_carry__5_i_2_n_0\
    );
\channel_4_dutycycle_o0__129_carry__5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__5_i_1_n_0\,
      I1 => \channel_4_dutycycle_o0__0_carry__4_n_2\,
      I2 => \channel_4_dutycycle_o0__129_carry__5_i_4_n_3\,
      I3 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_4_dutycycle_o0__129_carry__5_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__58_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_4_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_4_dutycycle_o0__129_carry__5_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_4_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_4_dutycycle_o0__129_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry__0_n_6\,
      I1 => \channel_4_dutycycle_o0__58_carry_n_4\,
      O => \channel_4_dutycycle_o0__129_carry_i_1_n_0\
    );
\channel_4_dutycycle_o0__129_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry__0_n_7\,
      I1 => \channel_4_dutycycle_o0__58_carry_n_5\,
      O => \channel_4_dutycycle_o0__129_carry_i_2_n_0\
    );
\channel_4_dutycycle_o0__129_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry_n_4\,
      I1 => \channel_4_dutycycle_o0__58_carry_n_6\,
      O => \channel_4_dutycycle_o0__129_carry_i_3_n_0\
    );
\channel_4_dutycycle_o0__129_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__0_carry_n_5\,
      I1 => \channel_4_dutycycle_o0__58_carry_n_7\,
      O => \channel_4_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_4_dutycycle_o0__192_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_dutycycle_o0__192_carry_n_0\,
      CO(2) => \channel_4_dutycycle_o0__192_carry_n_1\,
      CO(1) => \channel_4_dutycycle_o0__192_carry_n_2\,
      CO(0) => \channel_4_dutycycle_o0__192_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__192_carry_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__192_carry_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__192_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_4_dutycycle_o0__192_carry_n_4\,
      O(2) => \channel_4_dutycycle_o0__192_carry_n_5\,
      O(1) => \channel_4_dutycycle_o0__192_carry_n_6\,
      O(0) => \channel_4_dutycycle_o0__192_carry_n_7\,
      S(3) => \channel_4_dutycycle_o0__192_carry_i_4_n_0\,
      S(2) => \channel_4_dutycycle_o0__192_carry_i_5_n_0\,
      S(1) => \channel_4_dutycycle_o0__192_carry_i_6_n_0\,
      S(0) => \channel_4_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_4_dutycycle_o0__192_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__192_carry_n_0\,
      CO(3) => \channel_4_dutycycle_o0__192_carry__0_n_0\,
      CO(2) => \channel_4_dutycycle_o0__192_carry__0_n_1\,
      CO(1) => \channel_4_dutycycle_o0__192_carry__0_n_2\,
      CO(0) => \channel_4_dutycycle_o0__192_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__192_carry__0_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__192_carry__0_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__192_carry__0_i_3_n_0\,
      DI(0) => \channel_4_dutycycle_o0__192_carry__0_i_4_n_0\,
      O(3) => \channel_4_dutycycle_o0__192_carry__0_n_4\,
      O(2) => \channel_4_dutycycle_o0__192_carry__0_n_5\,
      O(1) => \channel_4_dutycycle_o0__192_carry__0_n_6\,
      O(0) => \channel_4_dutycycle_o0__192_carry__0_n_7\,
      S(3) => \channel_4_dutycycle_o0__192_carry__0_i_5_n_0\,
      S(2) => \channel_4_dutycycle_o0__192_carry__0_i_6_n_0\,
      S(1) => \channel_4_dutycycle_o0__192_carry__0_i_7_n_0\,
      S(0) => \channel_4_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_4_dutycycle_o0__192_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_4_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_4_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_4_dutycycle_o0__192_carry__0_i_1_n_0\
    );
\channel_4_dutycycle_o0__192_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_4_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_4_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_4_dutycycle_o0__192_carry__0_i_2_n_0\
    );
\channel_4_dutycycle_o0__192_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_4_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_4_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_4_dutycycle_o0__192_carry__0_i_3_n_0\
    );
\channel_4_dutycycle_o0__192_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_4_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_4_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_4_dutycycle_o0__192_carry__0_i_4_n_0\
    );
\channel_4_dutycycle_o0__192_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_4_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_4_dutycycle_o0__129_carry__4_n_7\,
      I3 => \channel_4_dutycycle_o0__129_carry__3_n_4\,
      I4 => \channel_4_dutycycle_o0__129_carry__4_n_6\,
      I5 => \channel_4_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_4_dutycycle_o0__192_carry__0_i_5_n_0\
    );
\channel_4_dutycycle_o0__192_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_4_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_4_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_4_dutycycle_o0__129_carry__3_n_5\,
      I4 => \channel_4_dutycycle_o0__129_carry__4_n_7\,
      I5 => \channel_4_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_4_dutycycle_o0__192_carry__0_i_6_n_0\
    );
\channel_4_dutycycle_o0__192_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_4_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_4_dutycycle_o0__129_carry__3_n_5\,
      I3 => \channel_4_dutycycle_o0__129_carry__3_n_6\,
      I4 => \channel_4_dutycycle_o0__129_carry__3_n_4\,
      I5 => \channel_4_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_4_dutycycle_o0__192_carry__0_i_7_n_0\
    );
\channel_4_dutycycle_o0__192_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_4_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_4_dutycycle_o0__129_carry__3_n_6\,
      I3 => \channel_4_dutycycle_o0__129_carry__3_n_7\,
      I4 => \channel_4_dutycycle_o0__129_carry__3_n_5\,
      I5 => \channel_4_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_4_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_4_dutycycle_o0__192_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__192_carry__0_n_0\,
      CO(3) => \channel_4_dutycycle_o0__192_carry__1_n_0\,
      CO(2) => \channel_4_dutycycle_o0__192_carry__1_n_1\,
      CO(1) => \channel_4_dutycycle_o0__192_carry__1_n_2\,
      CO(0) => \channel_4_dutycycle_o0__192_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__192_carry__1_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__192_carry__1_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__192_carry__1_i_3_n_0\,
      DI(0) => \channel_4_dutycycle_o0__192_carry__1_i_4_n_0\,
      O(3) => \channel_4_dutycycle_o0__192_carry__1_n_4\,
      O(2) => \channel_4_dutycycle_o0__192_carry__1_n_5\,
      O(1) => \channel_4_dutycycle_o0__192_carry__1_n_6\,
      O(0) => \channel_4_dutycycle_o0__192_carry__1_n_7\,
      S(3) => \channel_4_dutycycle_o0__192_carry__1_i_5_n_0\,
      S(2) => \channel_4_dutycycle_o0__192_carry__1_i_6_n_0\,
      S(1) => \channel_4_dutycycle_o0__192_carry__1_i_7_n_0\,
      S(0) => \channel_4_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_4_dutycycle_o0__192_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_4_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_4_dutycycle_o0__192_carry__1_i_1_n_0\
    );
\channel_4_dutycycle_o0__192_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_4_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_4_dutycycle_o0__192_carry__1_i_2_n_0\
    );
\channel_4_dutycycle_o0__192_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_4_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_4_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_4_dutycycle_o0__192_carry__1_i_3_n_0\
    );
\channel_4_dutycycle_o0__192_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_4_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_4_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_4_dutycycle_o0__192_carry__1_i_4_n_0\
    );
\channel_4_dutycycle_o0__192_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_4_dutycycle_o0__129_carry__4_n_5\,
      I2 => \channel_4_dutycycle_o0__129_carry__5_n_6\,
      I3 => \channel_4_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_4_dutycycle_o0__192_carry__1_i_5_n_0\
    );
\channel_4_dutycycle_o0__192_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_4_dutycycle_o0__129_carry__4_n_6\,
      I2 => \channel_4_dutycycle_o0__129_carry__5_n_7\,
      I3 => \channel_4_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_4_dutycycle_o0__192_carry__1_i_6_n_0\
    );
\channel_4_dutycycle_o0__192_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_4_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_4_dutycycle_o0__129_carry__4_n_5\,
      I3 => \channel_4_dutycycle_o0__129_carry__4_n_4\,
      I4 => \channel_4_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_4_dutycycle_o0__192_carry__1_i_7_n_0\
    );
\channel_4_dutycycle_o0__192_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_4_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_4_dutycycle_o0__129_carry__4_n_6\,
      I3 => \channel_4_dutycycle_o0__129_carry__4_n_7\,
      I4 => \channel_4_dutycycle_o0__129_carry__4_n_5\,
      I5 => \channel_4_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_4_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_4_dutycycle_o0__192_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__192_carry__1_n_0\,
      CO(3 downto 0) => \NLW_channel_4_dutycycle_o0__192_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_4_dutycycle_o0__192_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_4_dutycycle_o0__192_carry__2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_4_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_4_dutycycle_o0__192_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_4_dutycycle_o0__129_carry__4_n_4\,
      I2 => \channel_4_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_4_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_4_dutycycle_o0__192_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_4_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_4_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_4_dutycycle_o0__192_carry_i_1_n_0\
    );
\channel_4_dutycycle_o0__192_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_4_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_4_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_4_dutycycle_o0__192_carry_i_2_n_0\
    );
\channel_4_dutycycle_o0__192_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_4_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_4_dutycycle_o0__192_carry_i_3_n_0\
    );
\channel_4_dutycycle_o0__192_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_4_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_4_dutycycle_o0__129_carry__3_n_7\,
      I3 => \channel_4_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_4_dutycycle_o0__129_carry__3_n_6\,
      I5 => \channel_4_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_4_dutycycle_o0__192_carry_i_4_n_0\
    );
\channel_4_dutycycle_o0__192_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_4_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_4_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_4_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_4_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_4_dutycycle_o0__192_carry_i_5_n_0\
    );
\channel_4_dutycycle_o0__192_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_4_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_4_dutycycle_o0__129_carry__2_n_4\,
      I3 => \channel_4_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_4_dutycycle_o0__192_carry_i_6_n_0\
    );
\channel_4_dutycycle_o0__192_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_4_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_4_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_4_dutycycle_o0__229_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_dutycycle_o0__229_carry_n_0\,
      CO(2) => \channel_4_dutycycle_o0__229_carry_n_1\,
      CO(1) => \channel_4_dutycycle_o0__229_carry_n_2\,
      CO(0) => \channel_4_dutycycle_o0__229_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__229_carry_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__229_carry_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__229_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_4_dutycycle_o0__229_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o0__229_carry_i_4_n_0\,
      S(2) => \channel_4_dutycycle_o0__229_carry_i_5_n_0\,
      S(1) => \channel_4_dutycycle_o0__229_carry_i_6_n_0\,
      S(0) => \channel_4_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_4_dutycycle_o0__229_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__229_carry_n_0\,
      CO(3) => \channel_4_dutycycle_o0__229_carry__0_n_0\,
      CO(2) => \channel_4_dutycycle_o0__229_carry__0_n_1\,
      CO(1) => \channel_4_dutycycle_o0__229_carry__0_n_2\,
      CO(0) => \channel_4_dutycycle_o0__229_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__229_carry__0_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__229_carry__0_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__229_carry__0_i_3_n_0\,
      DI(0) => \channel_4_dutycycle_o0__229_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_4_dutycycle_o0__229_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o0__229_carry__0_i_5_n_0\,
      S(2) => \channel_4_dutycycle_o0__229_carry__0_i_6_n_0\,
      S(1) => \channel_4_dutycycle_o0__229_carry__0_i_7_n_0\,
      S(0) => \channel_4_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_4_dutycycle_o0__229_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__192_carry_n_4\,
      I1 => channel_4_dutycycle_counter_reg(8),
      O => \channel_4_dutycycle_o0__229_carry__0_i_1_n_0\
    );
\channel_4_dutycycle_o0__229_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__192_carry_n_5\,
      I1 => channel_4_dutycycle_counter_reg(7),
      O => \channel_4_dutycycle_o0__229_carry__0_i_2_n_0\
    );
\channel_4_dutycycle_o0__229_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__192_carry_n_6\,
      I1 => channel_4_dutycycle_counter_reg(6),
      O => \channel_4_dutycycle_o0__229_carry__0_i_3_n_0\
    );
\channel_4_dutycycle_o0__229_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__192_carry_n_7\,
      I1 => channel_4_dutycycle_counter_reg(5),
      O => \channel_4_dutycycle_o0__229_carry__0_i_4_n_0\
    );
\channel_4_dutycycle_o0__229_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(8),
      I1 => \channel_4_dutycycle_o0__192_carry_n_4\,
      I2 => \channel_4_dutycycle_o0__192_carry__0_n_7\,
      I3 => channel_4_dutycycle_counter_reg(9),
      O => \channel_4_dutycycle_o0__229_carry__0_i_5_n_0\
    );
\channel_4_dutycycle_o0__229_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(7),
      I1 => \channel_4_dutycycle_o0__192_carry_n_5\,
      I2 => \channel_4_dutycycle_o0__192_carry_n_4\,
      I3 => channel_4_dutycycle_counter_reg(8),
      O => \channel_4_dutycycle_o0__229_carry__0_i_6_n_0\
    );
\channel_4_dutycycle_o0__229_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(6),
      I1 => \channel_4_dutycycle_o0__192_carry_n_6\,
      I2 => \channel_4_dutycycle_o0__192_carry_n_5\,
      I3 => channel_4_dutycycle_counter_reg(7),
      O => \channel_4_dutycycle_o0__229_carry__0_i_7_n_0\
    );
\channel_4_dutycycle_o0__229_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(5),
      I1 => \channel_4_dutycycle_o0__192_carry_n_7\,
      I2 => \channel_4_dutycycle_o0__192_carry_n_6\,
      I3 => channel_4_dutycycle_counter_reg(6),
      O => \channel_4_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_4_dutycycle_o0__229_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__229_carry__0_n_0\,
      CO(3) => \channel_4_dutycycle_o0__229_carry__1_n_0\,
      CO(2) => \channel_4_dutycycle_o0__229_carry__1_n_1\,
      CO(1) => \channel_4_dutycycle_o0__229_carry__1_n_2\,
      CO(0) => \channel_4_dutycycle_o0__229_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__229_carry__1_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__229_carry__1_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__229_carry__1_i_3_n_0\,
      DI(0) => \channel_4_dutycycle_o0__229_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_4_dutycycle_o0__229_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o0__229_carry__1_i_5_n_0\,
      S(2) => \channel_4_dutycycle_o0__229_carry__1_i_6_n_0\,
      S(1) => \channel_4_dutycycle_o0__229_carry__1_i_7_n_0\,
      S(0) => \channel_4_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_4_dutycycle_o0__229_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__192_carry__0_n_4\,
      I1 => channel_4_dutycycle_counter_reg(12),
      O => \channel_4_dutycycle_o0__229_carry__1_i_1_n_0\
    );
\channel_4_dutycycle_o0__229_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__192_carry__0_n_5\,
      I1 => channel_4_dutycycle_counter_reg(11),
      O => \channel_4_dutycycle_o0__229_carry__1_i_2_n_0\
    );
\channel_4_dutycycle_o0__229_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__192_carry__0_n_6\,
      I1 => channel_4_dutycycle_counter_reg(10),
      O => \channel_4_dutycycle_o0__229_carry__1_i_3_n_0\
    );
\channel_4_dutycycle_o0__229_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__192_carry__0_n_7\,
      I1 => channel_4_dutycycle_counter_reg(9),
      O => \channel_4_dutycycle_o0__229_carry__1_i_4_n_0\
    );
\channel_4_dutycycle_o0__229_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(12),
      I1 => \channel_4_dutycycle_o0__192_carry__0_n_4\,
      I2 => \channel_4_dutycycle_o0__192_carry__1_n_7\,
      I3 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o0__229_carry__1_i_5_n_0\
    );
\channel_4_dutycycle_o0__229_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(11),
      I1 => \channel_4_dutycycle_o0__192_carry__0_n_5\,
      I2 => \channel_4_dutycycle_o0__192_carry__0_n_4\,
      I3 => channel_4_dutycycle_counter_reg(12),
      O => \channel_4_dutycycle_o0__229_carry__1_i_6_n_0\
    );
\channel_4_dutycycle_o0__229_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(10),
      I1 => \channel_4_dutycycle_o0__192_carry__0_n_6\,
      I2 => \channel_4_dutycycle_o0__192_carry__0_n_5\,
      I3 => channel_4_dutycycle_counter_reg(11),
      O => \channel_4_dutycycle_o0__229_carry__1_i_7_n_0\
    );
\channel_4_dutycycle_o0__229_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(9),
      I1 => \channel_4_dutycycle_o0__192_carry__0_n_7\,
      I2 => \channel_4_dutycycle_o0__192_carry__0_n_6\,
      I3 => channel_4_dutycycle_counter_reg(10),
      O => \channel_4_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_4_dutycycle_o0__229_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__229_carry__1_n_0\,
      CO(3) => \channel_4_dutycycle_o0__229_carry__2_n_0\,
      CO(2) => \channel_4_dutycycle_o0__229_carry__2_n_1\,
      CO(1) => \channel_4_dutycycle_o0__229_carry__2_n_2\,
      CO(0) => \channel_4_dutycycle_o0__229_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__229_carry__2_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__229_carry__2_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__229_carry__2_i_3_n_0\,
      DI(0) => \channel_4_dutycycle_o0__229_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_4_dutycycle_o0__229_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o0__229_carry__2_i_5_n_0\,
      S(2) => \channel_4_dutycycle_o0__229_carry__2_i_6_n_0\,
      S(1) => \channel_4_dutycycle_o0__229_carry__2_i_7_n_0\,
      S(0) => \channel_4_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_4_dutycycle_o0__229_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__192_carry__1_n_4\,
      I1 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o0__229_carry__2_i_1_n_0\
    );
\channel_4_dutycycle_o0__229_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__192_carry__1_n_5\,
      I1 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o0__229_carry__2_i_2_n_0\
    );
\channel_4_dutycycle_o0__229_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__192_carry__1_n_6\,
      I1 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o0__229_carry__2_i_3_n_0\
    );
\channel_4_dutycycle_o0__229_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__192_carry__1_n_7\,
      I1 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o0__229_carry__2_i_4_n_0\
    );
\channel_4_dutycycle_o0__229_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(16),
      I1 => \channel_4_dutycycle_o0__192_carry__1_n_4\,
      I2 => \channel_4_dutycycle_o0__192_carry__2_n_7\,
      I3 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o0__229_carry__2_i_5_n_0\
    );
\channel_4_dutycycle_o0__229_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(15),
      I1 => \channel_4_dutycycle_o0__192_carry__1_n_5\,
      I2 => \channel_4_dutycycle_o0__192_carry__1_n_4\,
      I3 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o0__229_carry__2_i_6_n_0\
    );
\channel_4_dutycycle_o0__229_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(14),
      I1 => \channel_4_dutycycle_o0__192_carry__1_n_6\,
      I2 => \channel_4_dutycycle_o0__192_carry__1_n_5\,
      I3 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o0__229_carry__2_i_7_n_0\
    );
\channel_4_dutycycle_o0__229_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(13),
      I1 => \channel_4_dutycycle_o0__192_carry__1_n_7\,
      I2 => \channel_4_dutycycle_o0__192_carry__1_n_6\,
      I3 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_4_dutycycle_o0__229_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__3_n_7\,
      I1 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o0__229_carry_i_1_n_0\
    );
\channel_4_dutycycle_o0__229_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__2_n_4\,
      I1 => channel_4_dutycycle_counter_reg(3),
      O => \channel_4_dutycycle_o0__229_carry_i_2_n_0\
    );
\channel_4_dutycycle_o0__229_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__2_n_5\,
      I1 => channel_4_dutycycle_counter_reg(2),
      O => \channel_4_dutycycle_o0__229_carry_i_3_n_0\
    );
\channel_4_dutycycle_o0__229_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(4),
      I1 => \channel_4_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_4_dutycycle_o0__192_carry_n_7\,
      I3 => channel_4_dutycycle_counter_reg(5),
      O => \channel_4_dutycycle_o0__229_carry_i_4_n_0\
    );
\channel_4_dutycycle_o0__229_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(3),
      I1 => \channel_4_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_4_dutycycle_o0__129_carry__3_n_7\,
      I3 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o0__229_carry_i_5_n_0\
    );
\channel_4_dutycycle_o0__229_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => \channel_4_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_4_dutycycle_o0__129_carry__2_n_4\,
      I3 => channel_4_dutycycle_counter_reg(3),
      O => \channel_4_dutycycle_o0__229_carry_i_6_n_0\
    );
\channel_4_dutycycle_o0__229_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => \channel_4_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_4_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_4_dutycycle_o0__260_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_dutycycle_o0__260_carry_n_0\,
      CO(2) => \channel_4_dutycycle_o0__260_carry_n_1\,
      CO(1) => \channel_4_dutycycle_o0__260_carry_n_2\,
      CO(0) => \channel_4_dutycycle_o0__260_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_4_dutycycle_o0__260_carry_n_4\,
      O(2) => \channel_4_dutycycle_o0__260_carry_n_5\,
      O(1) => \channel_4_dutycycle_o0__260_carry_n_6\,
      O(0) => \channel_4_dutycycle_o0__260_carry_n_7\,
      S(3) => \channel_4_dutycycle_o0__129_carry__3_n_6\,
      S(2) => \channel_4_dutycycle_o0__129_carry__3_n_7\,
      S(1) => \channel_4_dutycycle_o0__129_carry__2_n_4\,
      S(0) => \channel_4_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_4_dutycycle_o0__260_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__260_carry_n_0\,
      CO(3) => \channel_4_dutycycle_o0__260_carry__0_n_0\,
      CO(2) => \channel_4_dutycycle_o0__260_carry__0_n_1\,
      CO(1) => \channel_4_dutycycle_o0__260_carry__0_n_2\,
      CO(0) => \channel_4_dutycycle_o0__260_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_dutycycle_o0__260_carry__0_n_4\,
      O(2) => \channel_4_dutycycle_o0__260_carry__0_n_5\,
      O(1) => \channel_4_dutycycle_o0__260_carry__0_n_6\,
      O(0) => \channel_4_dutycycle_o0__260_carry__0_n_7\,
      S(3) => \channel_4_dutycycle_o0__129_carry__4_n_6\,
      S(2) => \channel_4_dutycycle_o0__129_carry__4_n_7\,
      S(1) => \channel_4_dutycycle_o0__129_carry__3_n_4\,
      S(0) => \channel_4_dutycycle_o0__129_carry__3_n_5\
    );
\channel_4_dutycycle_o0__260_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__260_carry__0_n_0\,
      CO(3) => \NLW_channel_4_dutycycle_o0__260_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \channel_4_dutycycle_o0__260_carry__1_n_1\,
      CO(1) => \channel_4_dutycycle_o0__260_carry__1_n_2\,
      CO(0) => \channel_4_dutycycle_o0__260_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_dutycycle_o0__260_carry__1_n_4\,
      O(2) => \channel_4_dutycycle_o0__260_carry__1_n_5\,
      O(1) => \channel_4_dutycycle_o0__260_carry__1_n_6\,
      O(0) => \channel_4_dutycycle_o0__260_carry__1_n_7\,
      S(3) => \channel_4_dutycycle_o0__129_carry__5_n_6\,
      S(2) => \channel_4_dutycycle_o0__129_carry__5_n_7\,
      S(1) => \channel_4_dutycycle_o0__129_carry__4_n_4\,
      S(0) => \channel_4_dutycycle_o0__129_carry__4_n_5\
    );
\channel_4_dutycycle_o0__260_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_4_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_4_dutycycle_o0__58_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_dutycycle_o0__58_carry_n_0\,
      CO(2) => \channel_4_dutycycle_o0__58_carry_n_1\,
      CO(1) => \channel_4_dutycycle_o0__58_carry_n_2\,
      CO(0) => \channel_4_dutycycle_o0__58_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_4_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \channel_4_dutycycle_o0__58_carry_n_4\,
      O(2) => \channel_4_dutycycle_o0__58_carry_n_5\,
      O(1) => \channel_4_dutycycle_o0__58_carry_n_6\,
      O(0) => \channel_4_dutycycle_o0__58_carry_n_7\,
      S(3) => \channel_4_dutycycle_o0__58_carry_i_1_n_0\,
      S(2) => \channel_4_dutycycle_o0__58_carry_i_2_n_0\,
      S(1) => \channel_4_dutycycle_o0__58_carry_i_3_n_0\,
      S(0) => channel_4_dutycycle_counter_reg(0)
    );
\channel_4_dutycycle_o0__58_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__58_carry_n_0\,
      CO(3) => \channel_4_dutycycle_o0__58_carry__0_n_0\,
      CO(2) => \channel_4_dutycycle_o0__58_carry__0_n_1\,
      CO(1) => \channel_4_dutycycle_o0__58_carry__0_n_2\,
      CO(0) => \channel_4_dutycycle_o0__58_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__58_carry__0_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__58_carry__0_i_2_n_0\,
      DI(1 downto 0) => channel_4_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_4_dutycycle_o0__58_carry__0_n_4\,
      O(2) => \channel_4_dutycycle_o0__58_carry__0_n_5\,
      O(1) => \channel_4_dutycycle_o0__58_carry__0_n_6\,
      O(0) => \channel_4_dutycycle_o0__58_carry__0_n_7\,
      S(3) => \channel_4_dutycycle_o0__58_carry__0_i_3_n_0\,
      S(2) => \channel_4_dutycycle_o0__58_carry__0_i_4_n_0\,
      S(1) => \channel_4_dutycycle_o0__58_carry__0_i_5_n_0\,
      S(0) => \channel_4_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_4_dutycycle_o0__58_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(6),
      I1 => channel_4_dutycycle_counter_reg(1),
      I2 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o0__58_carry__0_i_1_n_0\
    );
\channel_4_dutycycle_o0__58_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(6),
      I1 => channel_4_dutycycle_counter_reg(1),
      I2 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o0__58_carry__0_i_2_n_0\
    );
\channel_4_dutycycle_o0__58_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(4),
      I1 => channel_4_dutycycle_counter_reg(1),
      I2 => channel_4_dutycycle_counter_reg(6),
      I3 => channel_4_dutycycle_counter_reg(7),
      I4 => channel_4_dutycycle_counter_reg(2),
      I5 => channel_4_dutycycle_counter_reg(5),
      O => \channel_4_dutycycle_o0__58_carry__0_i_3_n_0\
    );
\channel_4_dutycycle_o0__58_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(6),
      I1 => channel_4_dutycycle_counter_reg(1),
      I2 => channel_4_dutycycle_counter_reg(4),
      I3 => channel_4_dutycycle_counter_reg(5),
      I4 => channel_4_dutycycle_counter_reg(0),
      O => \channel_4_dutycycle_o0__58_carry__0_i_4_n_0\
    );
\channel_4_dutycycle_o0__58_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(0),
      I1 => channel_4_dutycycle_counter_reg(5),
      I2 => channel_4_dutycycle_counter_reg(3),
      O => \channel_4_dutycycle_o0__58_carry__0_i_5_n_0\
    );
\channel_4_dutycycle_o0__58_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_4_dutycycle_o0__58_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__58_carry__0_n_0\,
      CO(3) => \channel_4_dutycycle_o0__58_carry__1_n_0\,
      CO(2) => \channel_4_dutycycle_o0__58_carry__1_n_1\,
      CO(1) => \channel_4_dutycycle_o0__58_carry__1_n_2\,
      CO(0) => \channel_4_dutycycle_o0__58_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__58_carry__1_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__58_carry__1_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__58_carry__1_i_3_n_0\,
      DI(0) => \channel_4_dutycycle_o0__58_carry__1_i_4_n_0\,
      O(3) => \channel_4_dutycycle_o0__58_carry__1_n_4\,
      O(2) => \channel_4_dutycycle_o0__58_carry__1_n_5\,
      O(1) => \channel_4_dutycycle_o0__58_carry__1_n_6\,
      O(0) => \channel_4_dutycycle_o0__58_carry__1_n_7\,
      S(3) => \channel_4_dutycycle_o0__58_carry__1_i_5_n_0\,
      S(2) => \channel_4_dutycycle_o0__58_carry__1_i_6_n_0\,
      S(1) => \channel_4_dutycycle_o0__58_carry__1_i_7_n_0\,
      S(0) => \channel_4_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_4_dutycycle_o0__58_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(10),
      I1 => channel_4_dutycycle_counter_reg(5),
      I2 => channel_4_dutycycle_counter_reg(8),
      O => \channel_4_dutycycle_o0__58_carry__1_i_1_n_0\
    );
\channel_4_dutycycle_o0__58_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(9),
      I1 => channel_4_dutycycle_counter_reg(4),
      I2 => channel_4_dutycycle_counter_reg(7),
      O => \channel_4_dutycycle_o0__58_carry__1_i_2_n_0\
    );
\channel_4_dutycycle_o0__58_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(8),
      I1 => channel_4_dutycycle_counter_reg(3),
      I2 => channel_4_dutycycle_counter_reg(6),
      O => \channel_4_dutycycle_o0__58_carry__1_i_3_n_0\
    );
\channel_4_dutycycle_o0__58_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(7),
      I1 => channel_4_dutycycle_counter_reg(2),
      I2 => channel_4_dutycycle_counter_reg(5),
      O => \channel_4_dutycycle_o0__58_carry__1_i_4_n_0\
    );
\channel_4_dutycycle_o0__58_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(8),
      I1 => channel_4_dutycycle_counter_reg(5),
      I2 => channel_4_dutycycle_counter_reg(10),
      I3 => channel_4_dutycycle_counter_reg(11),
      I4 => channel_4_dutycycle_counter_reg(6),
      I5 => channel_4_dutycycle_counter_reg(9),
      O => \channel_4_dutycycle_o0__58_carry__1_i_5_n_0\
    );
\channel_4_dutycycle_o0__58_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(7),
      I1 => channel_4_dutycycle_counter_reg(4),
      I2 => channel_4_dutycycle_counter_reg(9),
      I3 => channel_4_dutycycle_counter_reg(10),
      I4 => channel_4_dutycycle_counter_reg(5),
      I5 => channel_4_dutycycle_counter_reg(8),
      O => \channel_4_dutycycle_o0__58_carry__1_i_6_n_0\
    );
\channel_4_dutycycle_o0__58_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(6),
      I1 => channel_4_dutycycle_counter_reg(3),
      I2 => channel_4_dutycycle_counter_reg(8),
      I3 => channel_4_dutycycle_counter_reg(9),
      I4 => channel_4_dutycycle_counter_reg(4),
      I5 => channel_4_dutycycle_counter_reg(7),
      O => \channel_4_dutycycle_o0__58_carry__1_i_7_n_0\
    );
\channel_4_dutycycle_o0__58_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(5),
      I1 => channel_4_dutycycle_counter_reg(2),
      I2 => channel_4_dutycycle_counter_reg(7),
      I3 => channel_4_dutycycle_counter_reg(8),
      I4 => channel_4_dutycycle_counter_reg(3),
      I5 => channel_4_dutycycle_counter_reg(6),
      O => \channel_4_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_4_dutycycle_o0__58_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__58_carry__1_n_0\,
      CO(3) => \channel_4_dutycycle_o0__58_carry__2_n_0\,
      CO(2) => \channel_4_dutycycle_o0__58_carry__2_n_1\,
      CO(1) => \channel_4_dutycycle_o0__58_carry__2_n_2\,
      CO(0) => \channel_4_dutycycle_o0__58_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__58_carry__2_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__58_carry__2_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__58_carry__2_i_3_n_0\,
      DI(0) => \channel_4_dutycycle_o0__58_carry__2_i_4_n_0\,
      O(3) => \channel_4_dutycycle_o0__58_carry__2_n_4\,
      O(2) => \channel_4_dutycycle_o0__58_carry__2_n_5\,
      O(1) => \channel_4_dutycycle_o0__58_carry__2_n_6\,
      O(0) => \channel_4_dutycycle_o0__58_carry__2_n_7\,
      S(3) => \channel_4_dutycycle_o0__58_carry__2_i_5_n_0\,
      S(2) => \channel_4_dutycycle_o0__58_carry__2_i_6_n_0\,
      S(1) => \channel_4_dutycycle_o0__58_carry__2_i_7_n_0\,
      S(0) => \channel_4_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_4_dutycycle_o0__58_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(14),
      I1 => channel_4_dutycycle_counter_reg(9),
      I2 => channel_4_dutycycle_counter_reg(12),
      O => \channel_4_dutycycle_o0__58_carry__2_i_1_n_0\
    );
\channel_4_dutycycle_o0__58_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(13),
      I1 => channel_4_dutycycle_counter_reg(8),
      I2 => channel_4_dutycycle_counter_reg(11),
      O => \channel_4_dutycycle_o0__58_carry__2_i_2_n_0\
    );
\channel_4_dutycycle_o0__58_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(12),
      I1 => channel_4_dutycycle_counter_reg(7),
      I2 => channel_4_dutycycle_counter_reg(10),
      O => \channel_4_dutycycle_o0__58_carry__2_i_3_n_0\
    );
\channel_4_dutycycle_o0__58_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(11),
      I1 => channel_4_dutycycle_counter_reg(6),
      I2 => channel_4_dutycycle_counter_reg(9),
      O => \channel_4_dutycycle_o0__58_carry__2_i_4_n_0\
    );
\channel_4_dutycycle_o0__58_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(12),
      I1 => channel_4_dutycycle_counter_reg(9),
      I2 => channel_4_dutycycle_counter_reg(14),
      I3 => channel_4_dutycycle_counter_reg(15),
      I4 => channel_4_dutycycle_counter_reg(10),
      I5 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o0__58_carry__2_i_5_n_0\
    );
\channel_4_dutycycle_o0__58_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(11),
      I1 => channel_4_dutycycle_counter_reg(8),
      I2 => channel_4_dutycycle_counter_reg(13),
      I3 => channel_4_dutycycle_counter_reg(14),
      I4 => channel_4_dutycycle_counter_reg(9),
      I5 => channel_4_dutycycle_counter_reg(12),
      O => \channel_4_dutycycle_o0__58_carry__2_i_6_n_0\
    );
\channel_4_dutycycle_o0__58_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(10),
      I1 => channel_4_dutycycle_counter_reg(7),
      I2 => channel_4_dutycycle_counter_reg(12),
      I3 => channel_4_dutycycle_counter_reg(13),
      I4 => channel_4_dutycycle_counter_reg(8),
      I5 => channel_4_dutycycle_counter_reg(11),
      O => \channel_4_dutycycle_o0__58_carry__2_i_7_n_0\
    );
\channel_4_dutycycle_o0__58_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(9),
      I1 => channel_4_dutycycle_counter_reg(6),
      I2 => channel_4_dutycycle_counter_reg(11),
      I3 => channel_4_dutycycle_counter_reg(12),
      I4 => channel_4_dutycycle_counter_reg(7),
      I5 => channel_4_dutycycle_counter_reg(10),
      O => \channel_4_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_4_dutycycle_o0__58_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__58_carry__2_n_0\,
      CO(3) => \channel_4_dutycycle_o0__58_carry__3_n_0\,
      CO(2) => \channel_4_dutycycle_o0__58_carry__3_n_1\,
      CO(1) => \channel_4_dutycycle_o0__58_carry__3_n_2\,
      CO(0) => \channel_4_dutycycle_o0__58_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o0__58_carry__3_i_1_n_0\,
      DI(2) => \channel_4_dutycycle_o0__58_carry__3_i_2_n_0\,
      DI(1) => \channel_4_dutycycle_o0__58_carry__3_i_3_n_0\,
      DI(0) => \channel_4_dutycycle_o0__58_carry__3_i_4_n_0\,
      O(3) => \channel_4_dutycycle_o0__58_carry__3_n_4\,
      O(2) => \channel_4_dutycycle_o0__58_carry__3_n_5\,
      O(1) => \channel_4_dutycycle_o0__58_carry__3_n_6\,
      O(0) => \channel_4_dutycycle_o0__58_carry__3_n_7\,
      S(3) => \channel_4_dutycycle_o0__58_carry__3_i_5_n_0\,
      S(2) => \channel_4_dutycycle_o0__58_carry__3_i_6_n_0\,
      S(1) => \channel_4_dutycycle_o0__58_carry__3_i_7_n_0\,
      S(0) => \channel_4_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_4_dutycycle_o0__58_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(16),
      I1 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o0__58_carry__3_i_1_n_0\
    );
\channel_4_dutycycle_o0__58_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(17),
      I1 => channel_4_dutycycle_counter_reg(12),
      I2 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o0__58_carry__3_i_2_n_0\
    );
\channel_4_dutycycle_o0__58_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(16),
      I1 => channel_4_dutycycle_counter_reg(11),
      I2 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o0__58_carry__3_i_3_n_0\
    );
\channel_4_dutycycle_o0__58_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(15),
      I1 => channel_4_dutycycle_counter_reg(10),
      I2 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o0__58_carry__3_i_4_n_0\
    );
\channel_4_dutycycle_o0__58_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(13),
      I1 => channel_4_dutycycle_counter_reg(16),
      I2 => channel_4_dutycycle_counter_reg(14),
      I3 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o0__58_carry__3_i_5_n_0\
    );
\channel_4_dutycycle_o0__58_carry__3_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(15),
      I1 => channel_4_dutycycle_counter_reg(12),
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => channel_4_dutycycle_counter_reg(13),
      I4 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o0__58_carry__3_i_6_n_0\
    );
\channel_4_dutycycle_o0__58_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(14),
      I1 => channel_4_dutycycle_counter_reg(11),
      I2 => channel_4_dutycycle_counter_reg(16),
      I3 => channel_4_dutycycle_counter_reg(17),
      I4 => channel_4_dutycycle_counter_reg(12),
      I5 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o0__58_carry__3_i_7_n_0\
    );
\channel_4_dutycycle_o0__58_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(13),
      I1 => channel_4_dutycycle_counter_reg(10),
      I2 => channel_4_dutycycle_counter_reg(15),
      I3 => channel_4_dutycycle_counter_reg(16),
      I4 => channel_4_dutycycle_counter_reg(11),
      I5 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_4_dutycycle_o0__58_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o0__58_carry__3_n_0\,
      CO(3) => \channel_4_dutycycle_o0__58_carry__4_n_0\,
      CO(2) => \channel_4_dutycycle_o0__58_carry__4_n_1\,
      CO(1) => \channel_4_dutycycle_o0__58_carry__4_n_2\,
      CO(0) => \channel_4_dutycycle_o0__58_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_4_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_4_dutycycle_o0__58_carry__4_i_1_n_0\,
      O(3) => \channel_4_dutycycle_o0__58_carry__4_n_4\,
      O(2) => \channel_4_dutycycle_o0__58_carry__4_n_5\,
      O(1) => \channel_4_dutycycle_o0__58_carry__4_n_6\,
      O(0) => \channel_4_dutycycle_o0__58_carry__4_n_7\,
      S(3) => \channel_4_dutycycle_o0__58_carry__4_i_2_n_0\,
      S(2) => \channel_4_dutycycle_o0__58_carry__4_i_3_n_0\,
      S(1) => \channel_4_dutycycle_o0__58_carry__4_i_4_n_0\,
      S(0) => \channel_4_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_4_dutycycle_o0__58_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(17),
      I1 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o0__58_carry__4_i_1_n_0\
    );
\channel_4_dutycycle_o0__58_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o0__58_carry__4_i_2_n_0\
    );
\channel_4_dutycycle_o0__58_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(16),
      I1 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o0__58_carry__4_i_3_n_0\
    );
\channel_4_dutycycle_o0__58_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(15),
      I1 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o0__58_carry__4_i_4_n_0\
    );
\channel_4_dutycycle_o0__58_carry__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(14),
      I1 => channel_4_dutycycle_counter_reg(17),
      I2 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_4_dutycycle_o0__58_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(1),
      I1 => channel_4_dutycycle_counter_reg(3),
      O => \channel_4_dutycycle_o0__58_carry_i_1_n_0\
    );
\channel_4_dutycycle_o0__58_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(0),
      I1 => channel_4_dutycycle_counter_reg(2),
      O => \channel_4_dutycycle_o0__58_carry_i_2_n_0\
    );
\channel_4_dutycycle_o0__58_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(1),
      O => \channel_4_dutycycle_o0__58_carry_i_3_n_0\
    );
\channel_4_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_4_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_4_dutycycle_o0__260_carry_n_7\,
      O => \channel_4_dutycycle_o[0]_i_1_n_0\
    );
\channel_4_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_4_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_4_dutycycle_o0__260_carry__1_n_5\,
      O => \channel_4_dutycycle_o[10]_i_1_n_0\
    );
\channel_4_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_4_stage_2,
      I1 => channel_4_stage_1,
      O => \channel_4_dutycycle_o[11]_i_1_n_0\
    );
\channel_4_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_4_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_4_dutycycle_o0__260_carry__1_n_4\,
      O => \channel_4_dutycycle_o[11]_i_2_n_0\
    );
\channel_4_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__2_n_4\,
      I1 => \channel_4_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_4_dutycycle_o0__260_carry_n_6\,
      O => \channel_4_dutycycle_o[1]_i_1_n_0\
    );
\channel_4_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_4_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_4_dutycycle_o0__260_carry_n_5\,
      O => \channel_4_dutycycle_o[2]_i_1_n_0\
    );
\channel_4_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_4_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_4_dutycycle_o0__260_carry_n_4\,
      O => \channel_4_dutycycle_o[3]_i_1_n_0\
    );
\channel_4_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_4_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_4_dutycycle_o0__260_carry__0_n_7\,
      O => \channel_4_dutycycle_o[4]_i_1_n_0\
    );
\channel_4_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_4_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_4_dutycycle_o0__260_carry__0_n_6\,
      O => \channel_4_dutycycle_o[5]_i_1_n_0\
    );
\channel_4_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_4_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_4_dutycycle_o0__260_carry__0_n_5\,
      O => \channel_4_dutycycle_o[6]_i_1_n_0\
    );
\channel_4_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_4_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_4_dutycycle_o0__260_carry__0_n_4\,
      O => \channel_4_dutycycle_o[7]_i_1_n_0\
    );
\channel_4_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_4_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_4_dutycycle_o0__260_carry__1_n_7\,
      O => \channel_4_dutycycle_o[8]_i_1_n_0\
    );
\channel_4_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_4_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_4_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_4_dutycycle_o0__260_carry__1_n_6\,
      O => \channel_4_dutycycle_o[9]_i_1_n_0\
    );
\channel_4_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_1_n_0\,
      D => \channel_4_dutycycle_o[0]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(0),
      R => '0'
    );
\channel_4_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_1_n_0\,
      D => \channel_4_dutycycle_o[10]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(10),
      R => '0'
    );
\channel_4_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_1_n_0\,
      D => \channel_4_dutycycle_o[11]_i_2_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(11),
      R => '0'
    );
\channel_4_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_1_n_0\,
      D => \channel_4_dutycycle_o[1]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(1),
      R => '0'
    );
\channel_4_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_1_n_0\,
      D => \channel_4_dutycycle_o[2]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(2),
      R => '0'
    );
\channel_4_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_1_n_0\,
      D => \channel_4_dutycycle_o[3]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(3),
      R => '0'
    );
\channel_4_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_1_n_0\,
      D => \channel_4_dutycycle_o[4]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(4),
      R => '0'
    );
\channel_4_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_1_n_0\,
      D => \channel_4_dutycycle_o[5]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(5),
      R => '0'
    );
\channel_4_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_1_n_0\,
      D => \channel_4_dutycycle_o[6]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(6),
      R => '0'
    );
\channel_4_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_1_n_0\,
      D => \channel_4_dutycycle_o[7]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(7),
      R => '0'
    );
\channel_4_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_1_n_0\,
      D => \channel_4_dutycycle_o[8]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(8),
      R => '0'
    );
\channel_4_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_1_n_0\,
      D => \channel_4_dutycycle_o[9]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(9),
      R => '0'
    );
channel_4_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_4_i,
      Q => channel_4_stage_1,
      R => '0'
    );
channel_4_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_4_stage_1,
      Q => channel_4_stage_2,
      R => '0'
    );
\channel_5_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_5_stage_1,
      I1 => channel_5_stage_2,
      O => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_5_stage_1,
      I1 => channel_5_stage_2,
      O => \channel_5_dutycycle_counter[0]_i_2_n_0\
    );
\channel_5_dutycycle_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(0),
      O => \channel_5_dutycycle_counter[0]_i_4_n_0\
    );
\channel_5_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[0]_i_3_n_7\,
      Q => channel_5_dutycycle_counter_reg(0),
      S => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_5_dutycycle_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_5_dutycycle_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_5_dutycycle_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_5_dutycycle_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_5_dutycycle_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_5_dutycycle_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_5_dutycycle_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_5_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_5_dutycycle_counter[0]_i_4_n_0\
    );
\channel_5_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_5_dutycycle_counter_reg(10),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_5_dutycycle_counter_reg(11),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_5_dutycycle_counter_reg(12),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_5_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_5_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_5_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_5_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_5_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_5_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_5_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_5_dutycycle_counter_reg(15 downto 12)
    );
\channel_5_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_5_dutycycle_counter_reg(13),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_5_dutycycle_counter_reg(14),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_5_dutycycle_counter_reg(15),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_5_dutycycle_counter_reg(16),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_5_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_5_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_5_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_5_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_5_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_5_dutycycle_counter_reg(17 downto 16)
    );
\channel_5_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_5_dutycycle_counter_reg(17),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[0]_i_3_n_6\,
      Q => channel_5_dutycycle_counter_reg(1),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[0]_i_3_n_5\,
      Q => channel_5_dutycycle_counter_reg(2),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[0]_i_3_n_4\,
      Q => channel_5_dutycycle_counter_reg(3),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_5_dutycycle_counter_reg(4),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_5_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_5_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_5_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_5_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_5_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_5_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_5_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_5_dutycycle_counter_reg(7 downto 4)
    );
\channel_5_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_5_dutycycle_counter_reg(5),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_5_dutycycle_counter_reg(6),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_5_dutycycle_counter_reg(7),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_5_dutycycle_counter_reg(8),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_5_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_5_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_5_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_5_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_5_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_5_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_5_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_5_dutycycle_counter_reg(11 downto 8)
    );
\channel_5_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_5_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_5_dutycycle_counter_reg(9),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_o0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_dutycycle_o0__0_carry_n_0\,
      CO(2) => \channel_5_dutycycle_o0__0_carry_n_1\,
      CO(1) => \channel_5_dutycycle_o0__0_carry_n_2\,
      CO(0) => \channel_5_dutycycle_o0__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__0_carry_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__0_carry_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_5_dutycycle_o0__0_carry_n_4\,
      O(2) => \channel_5_dutycycle_o0__0_carry_n_5\,
      O(1 downto 0) => \NLW_channel_5_dutycycle_o0__0_carry_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_5_dutycycle_o0__0_carry_i_4_n_0\,
      S(2) => \channel_5_dutycycle_o0__0_carry_i_5_n_0\,
      S(1) => \channel_5_dutycycle_o0__0_carry_i_6_n_0\,
      S(0) => \channel_5_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_5_dutycycle_o0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__0_carry_n_0\,
      CO(3) => \channel_5_dutycycle_o0__0_carry__0_n_0\,
      CO(2) => \channel_5_dutycycle_o0__0_carry__0_n_1\,
      CO(1) => \channel_5_dutycycle_o0__0_carry__0_n_2\,
      CO(0) => \channel_5_dutycycle_o0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__0_carry__0_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__0_carry__0_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__0_carry__0_i_3_n_0\,
      DI(0) => \channel_5_dutycycle_o0__0_carry__0_i_4_n_0\,
      O(3) => \channel_5_dutycycle_o0__0_carry__0_n_4\,
      O(2) => \channel_5_dutycycle_o0__0_carry__0_n_5\,
      O(1) => \channel_5_dutycycle_o0__0_carry__0_n_6\,
      O(0) => \channel_5_dutycycle_o0__0_carry__0_n_7\,
      S(3) => \channel_5_dutycycle_o0__0_carry__0_i_5_n_0\,
      S(2) => \channel_5_dutycycle_o0__0_carry__0_i_6_n_0\,
      S(1) => \channel_5_dutycycle_o0__0_carry__0_i_7_n_0\,
      S(0) => \channel_5_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_5_dutycycle_o0__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(6),
      I1 => channel_5_dutycycle_counter_reg(4),
      I2 => channel_5_dutycycle_counter_reg(8),
      O => \channel_5_dutycycle_o0__0_carry__0_i_1_n_0\
    );
\channel_5_dutycycle_o0__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(5),
      I1 => channel_5_dutycycle_counter_reg(3),
      I2 => channel_5_dutycycle_counter_reg(7),
      O => \channel_5_dutycycle_o0__0_carry__0_i_2_n_0\
    );
\channel_5_dutycycle_o0__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(4),
      I1 => channel_5_dutycycle_counter_reg(2),
      I2 => channel_5_dutycycle_counter_reg(6),
      O => \channel_5_dutycycle_o0__0_carry__0_i_3_n_0\
    );
\channel_5_dutycycle_o0__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(3),
      I1 => channel_5_dutycycle_counter_reg(1),
      I2 => channel_5_dutycycle_counter_reg(5),
      O => \channel_5_dutycycle_o0__0_carry__0_i_4_n_0\
    );
\channel_5_dutycycle_o0__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(8),
      I1 => channel_5_dutycycle_counter_reg(4),
      I2 => channel_5_dutycycle_counter_reg(6),
      I3 => channel_5_dutycycle_counter_reg(5),
      I4 => channel_5_dutycycle_counter_reg(7),
      I5 => channel_5_dutycycle_counter_reg(9),
      O => \channel_5_dutycycle_o0__0_carry__0_i_5_n_0\
    );
\channel_5_dutycycle_o0__0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(7),
      I1 => channel_5_dutycycle_counter_reg(3),
      I2 => channel_5_dutycycle_counter_reg(5),
      I3 => channel_5_dutycycle_counter_reg(4),
      I4 => channel_5_dutycycle_counter_reg(6),
      I5 => channel_5_dutycycle_counter_reg(8),
      O => \channel_5_dutycycle_o0__0_carry__0_i_6_n_0\
    );
\channel_5_dutycycle_o0__0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(6),
      I1 => channel_5_dutycycle_counter_reg(2),
      I2 => channel_5_dutycycle_counter_reg(4),
      I3 => channel_5_dutycycle_counter_reg(3),
      I4 => channel_5_dutycycle_counter_reg(5),
      I5 => channel_5_dutycycle_counter_reg(7),
      O => \channel_5_dutycycle_o0__0_carry__0_i_7_n_0\
    );
\channel_5_dutycycle_o0__0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(5),
      I1 => channel_5_dutycycle_counter_reg(1),
      I2 => channel_5_dutycycle_counter_reg(3),
      I3 => channel_5_dutycycle_counter_reg(4),
      I4 => channel_5_dutycycle_counter_reg(2),
      I5 => channel_5_dutycycle_counter_reg(6),
      O => \channel_5_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_5_dutycycle_o0__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__0_carry__0_n_0\,
      CO(3) => \channel_5_dutycycle_o0__0_carry__1_n_0\,
      CO(2) => \channel_5_dutycycle_o0__0_carry__1_n_1\,
      CO(1) => \channel_5_dutycycle_o0__0_carry__1_n_2\,
      CO(0) => \channel_5_dutycycle_o0__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__0_carry__1_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__0_carry__1_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__0_carry__1_i_3_n_0\,
      DI(0) => \channel_5_dutycycle_o0__0_carry__1_i_4_n_0\,
      O(3) => \channel_5_dutycycle_o0__0_carry__1_n_4\,
      O(2) => \channel_5_dutycycle_o0__0_carry__1_n_5\,
      O(1) => \channel_5_dutycycle_o0__0_carry__1_n_6\,
      O(0) => \channel_5_dutycycle_o0__0_carry__1_n_7\,
      S(3) => \channel_5_dutycycle_o0__0_carry__1_i_5_n_0\,
      S(2) => \channel_5_dutycycle_o0__0_carry__1_i_6_n_0\,
      S(1) => \channel_5_dutycycle_o0__0_carry__1_i_7_n_0\,
      S(0) => \channel_5_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_5_dutycycle_o0__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(10),
      I1 => channel_5_dutycycle_counter_reg(8),
      I2 => channel_5_dutycycle_counter_reg(12),
      O => \channel_5_dutycycle_o0__0_carry__1_i_1_n_0\
    );
\channel_5_dutycycle_o0__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(9),
      I1 => channel_5_dutycycle_counter_reg(7),
      I2 => channel_5_dutycycle_counter_reg(11),
      O => \channel_5_dutycycle_o0__0_carry__1_i_2_n_0\
    );
\channel_5_dutycycle_o0__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(8),
      I1 => channel_5_dutycycle_counter_reg(6),
      I2 => channel_5_dutycycle_counter_reg(10),
      O => \channel_5_dutycycle_o0__0_carry__1_i_3_n_0\
    );
\channel_5_dutycycle_o0__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(7),
      I1 => channel_5_dutycycle_counter_reg(5),
      I2 => channel_5_dutycycle_counter_reg(9),
      O => \channel_5_dutycycle_o0__0_carry__1_i_4_n_0\
    );
\channel_5_dutycycle_o0__0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(12),
      I1 => channel_5_dutycycle_counter_reg(8),
      I2 => channel_5_dutycycle_counter_reg(10),
      I3 => channel_5_dutycycle_counter_reg(9),
      I4 => channel_5_dutycycle_counter_reg(11),
      I5 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o0__0_carry__1_i_5_n_0\
    );
\channel_5_dutycycle_o0__0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(11),
      I1 => channel_5_dutycycle_counter_reg(7),
      I2 => channel_5_dutycycle_counter_reg(9),
      I3 => channel_5_dutycycle_counter_reg(8),
      I4 => channel_5_dutycycle_counter_reg(10),
      I5 => channel_5_dutycycle_counter_reg(12),
      O => \channel_5_dutycycle_o0__0_carry__1_i_6_n_0\
    );
\channel_5_dutycycle_o0__0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(10),
      I1 => channel_5_dutycycle_counter_reg(6),
      I2 => channel_5_dutycycle_counter_reg(8),
      I3 => channel_5_dutycycle_counter_reg(7),
      I4 => channel_5_dutycycle_counter_reg(9),
      I5 => channel_5_dutycycle_counter_reg(11),
      O => \channel_5_dutycycle_o0__0_carry__1_i_7_n_0\
    );
\channel_5_dutycycle_o0__0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(9),
      I1 => channel_5_dutycycle_counter_reg(5),
      I2 => channel_5_dutycycle_counter_reg(7),
      I3 => channel_5_dutycycle_counter_reg(6),
      I4 => channel_5_dutycycle_counter_reg(8),
      I5 => channel_5_dutycycle_counter_reg(10),
      O => \channel_5_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_5_dutycycle_o0__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__0_carry__1_n_0\,
      CO(3) => \channel_5_dutycycle_o0__0_carry__2_n_0\,
      CO(2) => \channel_5_dutycycle_o0__0_carry__2_n_1\,
      CO(1) => \channel_5_dutycycle_o0__0_carry__2_n_2\,
      CO(0) => \channel_5_dutycycle_o0__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__0_carry__2_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__0_carry__2_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__0_carry__2_i_3_n_0\,
      DI(0) => \channel_5_dutycycle_o0__0_carry__2_i_4_n_0\,
      O(3) => \channel_5_dutycycle_o0__0_carry__2_n_4\,
      O(2) => \channel_5_dutycycle_o0__0_carry__2_n_5\,
      O(1) => \channel_5_dutycycle_o0__0_carry__2_n_6\,
      O(0) => \channel_5_dutycycle_o0__0_carry__2_n_7\,
      S(3) => \channel_5_dutycycle_o0__0_carry__2_i_5_n_0\,
      S(2) => \channel_5_dutycycle_o0__0_carry__2_i_6_n_0\,
      S(1) => \channel_5_dutycycle_o0__0_carry__2_i_7_n_0\,
      S(0) => \channel_5_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_5_dutycycle_o0__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(14),
      I1 => channel_5_dutycycle_counter_reg(12),
      I2 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o0__0_carry__2_i_1_n_0\
    );
\channel_5_dutycycle_o0__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(13),
      I1 => channel_5_dutycycle_counter_reg(11),
      I2 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o0__0_carry__2_i_2_n_0\
    );
\channel_5_dutycycle_o0__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(12),
      I1 => channel_5_dutycycle_counter_reg(10),
      I2 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o0__0_carry__2_i_3_n_0\
    );
\channel_5_dutycycle_o0__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(11),
      I1 => channel_5_dutycycle_counter_reg(9),
      I2 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o0__0_carry__2_i_4_n_0\
    );
\channel_5_dutycycle_o0__0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(16),
      I1 => channel_5_dutycycle_counter_reg(12),
      I2 => channel_5_dutycycle_counter_reg(14),
      I3 => channel_5_dutycycle_counter_reg(13),
      I4 => channel_5_dutycycle_counter_reg(15),
      I5 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o0__0_carry__2_i_5_n_0\
    );
\channel_5_dutycycle_o0__0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(15),
      I1 => channel_5_dutycycle_counter_reg(11),
      I2 => channel_5_dutycycle_counter_reg(13),
      I3 => channel_5_dutycycle_counter_reg(12),
      I4 => channel_5_dutycycle_counter_reg(14),
      I5 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o0__0_carry__2_i_6_n_0\
    );
\channel_5_dutycycle_o0__0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(14),
      I1 => channel_5_dutycycle_counter_reg(10),
      I2 => channel_5_dutycycle_counter_reg(12),
      I3 => channel_5_dutycycle_counter_reg(11),
      I4 => channel_5_dutycycle_counter_reg(13),
      I5 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o0__0_carry__2_i_7_n_0\
    );
\channel_5_dutycycle_o0__0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(13),
      I1 => channel_5_dutycycle_counter_reg(9),
      I2 => channel_5_dutycycle_counter_reg(11),
      I3 => channel_5_dutycycle_counter_reg(10),
      I4 => channel_5_dutycycle_counter_reg(12),
      I5 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_5_dutycycle_o0__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__0_carry__2_n_0\,
      CO(3) => \channel_5_dutycycle_o0__0_carry__3_n_0\,
      CO(2) => \channel_5_dutycycle_o0__0_carry__3_n_1\,
      CO(1) => \channel_5_dutycycle_o0__0_carry__3_n_2\,
      CO(0) => \channel_5_dutycycle_o0__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => channel_5_dutycycle_counter_reg(16),
      DI(2) => \channel_5_dutycycle_o0__0_carry__3_i_1_n_0\,
      DI(1) => \channel_5_dutycycle_o0__0_carry__3_i_2_n_0\,
      DI(0) => \channel_5_dutycycle_o0__0_carry__3_i_3_n_0\,
      O(3) => \channel_5_dutycycle_o0__0_carry__3_n_4\,
      O(2) => \channel_5_dutycycle_o0__0_carry__3_n_5\,
      O(1) => \channel_5_dutycycle_o0__0_carry__3_n_6\,
      O(0) => \channel_5_dutycycle_o0__0_carry__3_n_7\,
      S(3) => \channel_5_dutycycle_o0__0_carry__3_i_4_n_0\,
      S(2) => \channel_5_dutycycle_o0__0_carry__3_i_5_n_0\,
      S(1) => \channel_5_dutycycle_o0__0_carry__3_i_6_n_0\,
      S(0) => \channel_5_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_5_dutycycle_o0__0_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(15),
      I1 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o0__0_carry__3_i_1_n_0\
    );
\channel_5_dutycycle_o0__0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(14),
      I1 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o0__0_carry__3_i_2_n_0\
    );
\channel_5_dutycycle_o0__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(15),
      I1 => channel_5_dutycycle_counter_reg(13),
      I2 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o0__0_carry__3_i_3_n_0\
    );
\channel_5_dutycycle_o0__0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(16),
      I1 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o0__0_carry__3_i_4_n_0\
    );
\channel_5_dutycycle_o0__0_carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(17),
      I1 => channel_5_dutycycle_counter_reg(15),
      I2 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o0__0_carry__3_i_5_n_0\
    );
\channel_5_dutycycle_o0__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(16),
      I1 => channel_5_dutycycle_counter_reg(14),
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o0__0_carry__3_i_6_n_0\
    );
\channel_5_dutycycle_o0__0_carry__3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(17),
      I1 => channel_5_dutycycle_counter_reg(13),
      I2 => channel_5_dutycycle_counter_reg(15),
      I3 => channel_5_dutycycle_counter_reg(16),
      I4 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_5_dutycycle_o0__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__0_carry__3_n_0\,
      CO(3 downto 2) => \NLW_channel_5_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_5_dutycycle_o0__0_carry__4_n_2\,
      CO(0) => \NLW_channel_5_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_5_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_5_dutycycle_o0__0_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_5_dutycycle_o0__0_carry__4_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_5_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_5_dutycycle_o0__0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_5_dutycycle_o0__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => channel_5_dutycycle_counter_reg(0),
      I2 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o0__0_carry_i_1_n_0\
    );
\channel_5_dutycycle_o0__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => channel_5_dutycycle_counter_reg(0),
      I2 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o0__0_carry_i_2_n_0\
    );
\channel_5_dutycycle_o0__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => channel_5_dutycycle_counter_reg(0),
      O => \channel_5_dutycycle_o0__0_carry_i_3_n_0\
    );
\channel_5_dutycycle_o0__0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(4),
      I1 => channel_5_dutycycle_counter_reg(0),
      I2 => channel_5_dutycycle_counter_reg(2),
      I3 => channel_5_dutycycle_counter_reg(3),
      I4 => channel_5_dutycycle_counter_reg(1),
      I5 => channel_5_dutycycle_counter_reg(5),
      O => \channel_5_dutycycle_o0__0_carry_i_4_n_0\
    );
\channel_5_dutycycle_o0__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => channel_5_dutycycle_counter_reg(0),
      I2 => channel_5_dutycycle_counter_reg(4),
      I3 => channel_5_dutycycle_counter_reg(1),
      I4 => channel_5_dutycycle_counter_reg(3),
      O => \channel_5_dutycycle_o0__0_carry_i_5_n_0\
    );
\channel_5_dutycycle_o0__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(0),
      I1 => channel_5_dutycycle_counter_reg(2),
      I2 => channel_5_dutycycle_counter_reg(1),
      I3 => channel_5_dutycycle_counter_reg(3),
      O => \channel_5_dutycycle_o0__0_carry_i_6_n_0\
    );
\channel_5_dutycycle_o0__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => channel_5_dutycycle_counter_reg(0),
      O => \channel_5_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_5_dutycycle_o0__129_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_dutycycle_o0__129_carry_n_0\,
      CO(2) => \channel_5_dutycycle_o0__129_carry_n_1\,
      CO(1) => \channel_5_dutycycle_o0__129_carry_n_2\,
      CO(0) => \channel_5_dutycycle_o0__129_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__0_carry__0_n_6\,
      DI(2) => \channel_5_dutycycle_o0__0_carry__0_n_7\,
      DI(1) => \channel_5_dutycycle_o0__0_carry_n_4\,
      DI(0) => \channel_5_dutycycle_o0__0_carry_n_5\,
      O(3 downto 0) => \NLW_channel_5_dutycycle_o0__129_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o0__129_carry_i_1_n_0\,
      S(2) => \channel_5_dutycycle_o0__129_carry_i_2_n_0\,
      S(1) => \channel_5_dutycycle_o0__129_carry_i_3_n_0\,
      S(0) => \channel_5_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_5_dutycycle_o0__129_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__129_carry_n_0\,
      CO(3) => \channel_5_dutycycle_o0__129_carry__0_n_0\,
      CO(2) => \channel_5_dutycycle_o0__129_carry__0_n_1\,
      CO(1) => \channel_5_dutycycle_o0__129_carry__0_n_2\,
      CO(0) => \channel_5_dutycycle_o0__129_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => channel_5_dutycycle_counter_reg(0),
      DI(2) => \channel_5_dutycycle_o0__0_carry__1_n_7\,
      DI(1) => \channel_5_dutycycle_o0__0_carry__0_n_4\,
      DI(0) => \channel_5_dutycycle_o0__0_carry__0_n_5\,
      O(3 downto 0) => \NLW_channel_5_dutycycle_o0__129_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o0__129_carry__0_i_1_n_0\,
      S(2) => \channel_5_dutycycle_o0__129_carry__0_i_2_n_0\,
      S(1) => \channel_5_dutycycle_o0__129_carry__0_i_3_n_0\,
      S(0) => \channel_5_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_5_dutycycle_o0__129_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__0_n_4\,
      I1 => \channel_5_dutycycle_o0__0_carry__1_n_6\,
      I2 => channel_5_dutycycle_counter_reg(0),
      O => \channel_5_dutycycle_o0__129_carry__0_i_1_n_0\
    );
\channel_5_dutycycle_o0__129_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry__1_n_7\,
      I1 => \channel_5_dutycycle_o0__58_carry__0_n_5\,
      O => \channel_5_dutycycle_o0__129_carry__0_i_2_n_0\
    );
\channel_5_dutycycle_o0__129_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry__0_n_4\,
      I1 => \channel_5_dutycycle_o0__58_carry__0_n_6\,
      O => \channel_5_dutycycle_o0__129_carry__0_i_3_n_0\
    );
\channel_5_dutycycle_o0__129_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry__0_n_5\,
      I1 => \channel_5_dutycycle_o0__58_carry__0_n_7\,
      O => \channel_5_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_5_dutycycle_o0__129_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__129_carry__0_n_0\,
      CO(3) => \channel_5_dutycycle_o0__129_carry__1_n_0\,
      CO(2) => \channel_5_dutycycle_o0__129_carry__1_n_1\,
      CO(1) => \channel_5_dutycycle_o0__129_carry__1_n_2\,
      CO(0) => \channel_5_dutycycle_o0__129_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__129_carry__1_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__129_carry__1_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__129_carry__1_i_3_n_0\,
      DI(0) => \channel_5_dutycycle_o0__129_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_5_dutycycle_o0__129_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o0__129_carry__1_i_5_n_0\,
      S(2) => \channel_5_dutycycle_o0__129_carry__1_i_6_n_0\,
      S(1) => \channel_5_dutycycle_o0__129_carry__1_i_7_n_0\,
      S(0) => \channel_5_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_5_dutycycle_o0__129_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_5_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_5_dutycycle_counter_reg(3),
      O => \channel_5_dutycycle_o0__129_carry__1_i_1_n_0\
    );
\channel_5_dutycycle_o0__129_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_5_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_5_dutycycle_counter_reg(2),
      O => \channel_5_dutycycle_o0__129_carry__1_i_2_n_0\
    );
\channel_5_dutycycle_o0__129_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_5_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_5_dutycycle_counter_reg(1),
      O => \channel_5_dutycycle_o0__129_carry__1_i_3_n_0\
    );
\channel_5_dutycycle_o0__129_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(1),
      I1 => \channel_5_dutycycle_o0__58_carry__1_n_7\,
      I2 => \channel_5_dutycycle_o0__0_carry__1_n_5\,
      O => \channel_5_dutycycle_o0__129_carry__1_i_4_n_0\
    );
\channel_5_dutycycle_o0__129_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_5_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_5_dutycycle_counter_reg(4),
      I3 => \channel_5_dutycycle_o0__129_carry__1_i_1_n_0\,
      O => \channel_5_dutycycle_o0__129_carry__1_i_5_n_0\
    );
\channel_5_dutycycle_o0__129_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_5_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_5_dutycycle_counter_reg(3),
      I3 => \channel_5_dutycycle_o0__129_carry__1_i_2_n_0\,
      O => \channel_5_dutycycle_o0__129_carry__1_i_6_n_0\
    );
\channel_5_dutycycle_o0__129_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_5_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_5_dutycycle_counter_reg(2),
      I3 => \channel_5_dutycycle_o0__129_carry__1_i_3_n_0\,
      O => \channel_5_dutycycle_o0__129_carry__1_i_7_n_0\
    );
\channel_5_dutycycle_o0__129_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_5_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_5_dutycycle_counter_reg(1),
      I3 => \channel_5_dutycycle_o0__0_carry__1_n_6\,
      I4 => \channel_5_dutycycle_o0__58_carry__0_n_4\,
      O => \channel_5_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_5_dutycycle_o0__129_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__129_carry__1_n_0\,
      CO(3) => \channel_5_dutycycle_o0__129_carry__2_n_0\,
      CO(2) => \channel_5_dutycycle_o0__129_carry__2_n_1\,
      CO(1) => \channel_5_dutycycle_o0__129_carry__2_n_2\,
      CO(0) => \channel_5_dutycycle_o0__129_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__129_carry__2_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__129_carry__2_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__129_carry__2_i_3_n_0\,
      DI(0) => \channel_5_dutycycle_o0__129_carry__2_i_4_n_0\,
      O(3) => \channel_5_dutycycle_o0__129_carry__2_n_4\,
      O(2) => \channel_5_dutycycle_o0__129_carry__2_n_5\,
      O(1 downto 0) => \NLW_channel_5_dutycycle_o0__129_carry__2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_5_dutycycle_o0__129_carry__2_i_5_n_0\,
      S(2) => \channel_5_dutycycle_o0__129_carry__2_i_6_n_0\,
      S(1) => \channel_5_dutycycle_o0__129_carry__2_i_7_n_0\,
      S(0) => \channel_5_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_5_dutycycle_o0__129_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_5_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_5_dutycycle_counter_reg(7),
      O => \channel_5_dutycycle_o0__129_carry__2_i_1_n_0\
    );
\channel_5_dutycycle_o0__129_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_5_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_5_dutycycle_counter_reg(6),
      O => \channel_5_dutycycle_o0__129_carry__2_i_2_n_0\
    );
\channel_5_dutycycle_o0__129_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_5_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_5_dutycycle_counter_reg(5),
      O => \channel_5_dutycycle_o0__129_carry__2_i_3_n_0\
    );
\channel_5_dutycycle_o0__129_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_5_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o0__129_carry__2_i_4_n_0\
    );
\channel_5_dutycycle_o0__129_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_5_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_5_dutycycle_counter_reg(8),
      I3 => \channel_5_dutycycle_o0__129_carry__2_i_1_n_0\,
      O => \channel_5_dutycycle_o0__129_carry__2_i_5_n_0\
    );
\channel_5_dutycycle_o0__129_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_5_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_5_dutycycle_counter_reg(7),
      I3 => \channel_5_dutycycle_o0__129_carry__2_i_2_n_0\,
      O => \channel_5_dutycycle_o0__129_carry__2_i_6_n_0\
    );
\channel_5_dutycycle_o0__129_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_5_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_5_dutycycle_counter_reg(6),
      I3 => \channel_5_dutycycle_o0__129_carry__2_i_3_n_0\,
      O => \channel_5_dutycycle_o0__129_carry__2_i_7_n_0\
    );
\channel_5_dutycycle_o0__129_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_5_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_5_dutycycle_counter_reg(5),
      I3 => \channel_5_dutycycle_o0__129_carry__2_i_4_n_0\,
      O => \channel_5_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_5_dutycycle_o0__129_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__129_carry__2_n_0\,
      CO(3) => \channel_5_dutycycle_o0__129_carry__3_n_0\,
      CO(2) => \channel_5_dutycycle_o0__129_carry__3_n_1\,
      CO(1) => \channel_5_dutycycle_o0__129_carry__3_n_2\,
      CO(0) => \channel_5_dutycycle_o0__129_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__129_carry__3_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__129_carry__3_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__129_carry__3_i_3_n_0\,
      DI(0) => \channel_5_dutycycle_o0__129_carry__3_i_4_n_0\,
      O(3) => \channel_5_dutycycle_o0__129_carry__3_n_4\,
      O(2) => \channel_5_dutycycle_o0__129_carry__3_n_5\,
      O(1) => \channel_5_dutycycle_o0__129_carry__3_n_6\,
      O(0) => \channel_5_dutycycle_o0__129_carry__3_n_7\,
      S(3) => \channel_5_dutycycle_o0__129_carry__3_i_5_n_0\,
      S(2) => \channel_5_dutycycle_o0__129_carry__3_i_6_n_0\,
      S(1) => \channel_5_dutycycle_o0__129_carry__3_i_7_n_0\,
      S(0) => \channel_5_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_5_dutycycle_o0__129_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_5_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_5_dutycycle_counter_reg(11),
      O => \channel_5_dutycycle_o0__129_carry__3_i_1_n_0\
    );
\channel_5_dutycycle_o0__129_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_5_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_5_dutycycle_counter_reg(10),
      O => \channel_5_dutycycle_o0__129_carry__3_i_2_n_0\
    );
\channel_5_dutycycle_o0__129_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_5_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_5_dutycycle_counter_reg(9),
      O => \channel_5_dutycycle_o0__129_carry__3_i_3_n_0\
    );
\channel_5_dutycycle_o0__129_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_5_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_5_dutycycle_counter_reg(8),
      O => \channel_5_dutycycle_o0__129_carry__3_i_4_n_0\
    );
\channel_5_dutycycle_o0__129_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_5_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_5_dutycycle_counter_reg(12),
      I3 => \channel_5_dutycycle_o0__129_carry__3_i_1_n_0\,
      O => \channel_5_dutycycle_o0__129_carry__3_i_5_n_0\
    );
\channel_5_dutycycle_o0__129_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_5_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_5_dutycycle_counter_reg(11),
      I3 => \channel_5_dutycycle_o0__129_carry__3_i_2_n_0\,
      O => \channel_5_dutycycle_o0__129_carry__3_i_6_n_0\
    );
\channel_5_dutycycle_o0__129_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_5_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_5_dutycycle_counter_reg(10),
      I3 => \channel_5_dutycycle_o0__129_carry__3_i_3_n_0\,
      O => \channel_5_dutycycle_o0__129_carry__3_i_7_n_0\
    );
\channel_5_dutycycle_o0__129_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_5_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_5_dutycycle_counter_reg(9),
      I3 => \channel_5_dutycycle_o0__129_carry__3_i_4_n_0\,
      O => \channel_5_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_5_dutycycle_o0__129_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__129_carry__3_n_0\,
      CO(3) => \channel_5_dutycycle_o0__129_carry__4_n_0\,
      CO(2) => \channel_5_dutycycle_o0__129_carry__4_n_1\,
      CO(1) => \channel_5_dutycycle_o0__129_carry__4_n_2\,
      CO(0) => \channel_5_dutycycle_o0__129_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__129_carry__4_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__129_carry__4_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__129_carry__4_i_3_n_0\,
      DI(0) => \channel_5_dutycycle_o0__129_carry__4_i_4_n_0\,
      O(3) => \channel_5_dutycycle_o0__129_carry__4_n_4\,
      O(2) => \channel_5_dutycycle_o0__129_carry__4_n_5\,
      O(1) => \channel_5_dutycycle_o0__129_carry__4_n_6\,
      O(0) => \channel_5_dutycycle_o0__129_carry__4_n_7\,
      S(3) => \channel_5_dutycycle_o0__129_carry__4_i_5_n_0\,
      S(2) => \channel_5_dutycycle_o0__129_carry__4_i_6_n_0\,
      S(1) => \channel_5_dutycycle_o0__129_carry__4_i_7_n_0\,
      S(0) => \channel_5_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_5_dutycycle_o0__129_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_5_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o0__129_carry__4_i_1_n_0\
    );
\channel_5_dutycycle_o0__129_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_5_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o0__129_carry__4_i_2_n_0\
    );
\channel_5_dutycycle_o0__129_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_5_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o0__129_carry__4_i_3_n_0\
    );
\channel_5_dutycycle_o0__129_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_5_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_5_dutycycle_counter_reg(12),
      O => \channel_5_dutycycle_o0__129_carry__4_i_4_n_0\
    );
\channel_5_dutycycle_o0__129_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_5_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_5_dutycycle_counter_reg(16),
      I3 => \channel_5_dutycycle_o0__129_carry__4_i_1_n_0\,
      O => \channel_5_dutycycle_o0__129_carry__4_i_5_n_0\
    );
\channel_5_dutycycle_o0__129_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_5_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_5_dutycycle_counter_reg(15),
      I3 => \channel_5_dutycycle_o0__129_carry__4_i_2_n_0\,
      O => \channel_5_dutycycle_o0__129_carry__4_i_6_n_0\
    );
\channel_5_dutycycle_o0__129_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_5_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_5_dutycycle_counter_reg(14),
      I3 => \channel_5_dutycycle_o0__129_carry__4_i_3_n_0\,
      O => \channel_5_dutycycle_o0__129_carry__4_i_7_n_0\
    );
\channel_5_dutycycle_o0__129_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_5_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_5_dutycycle_counter_reg(13),
      I3 => \channel_5_dutycycle_o0__129_carry__4_i_4_n_0\,
      O => \channel_5_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_5_dutycycle_o0__129_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__129_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_5_dutycycle_o0__129_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_5_dutycycle_o0__129_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_5_dutycycle_o0__129_carry__5_i_1_n_0\,
      O(3 downto 2) => \NLW_channel_5_dutycycle_o0__129_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_5_dutycycle_o0__129_carry__5_n_6\,
      O(0) => \channel_5_dutycycle_o0__129_carry__5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \channel_5_dutycycle_o0__129_carry__5_i_2_n_0\,
      S(0) => \channel_5_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_5_dutycycle_o0__129_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_5_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o0__129_carry__5_i_1_n_0\
    );
\channel_5_dutycycle_o0__129_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(17),
      I1 => \channel_5_dutycycle_o0__129_carry__5_i_4_n_3\,
      I2 => \channel_5_dutycycle_o0__0_carry__4_n_2\,
      O => \channel_5_dutycycle_o0__129_carry__5_i_2_n_0\
    );
\channel_5_dutycycle_o0__129_carry__5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__5_i_1_n_0\,
      I1 => \channel_5_dutycycle_o0__0_carry__4_n_2\,
      I2 => \channel_5_dutycycle_o0__129_carry__5_i_4_n_3\,
      I3 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_5_dutycycle_o0__129_carry__5_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__58_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_5_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_5_dutycycle_o0__129_carry__5_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_5_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_5_dutycycle_o0__129_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry__0_n_6\,
      I1 => \channel_5_dutycycle_o0__58_carry_n_4\,
      O => \channel_5_dutycycle_o0__129_carry_i_1_n_0\
    );
\channel_5_dutycycle_o0__129_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry__0_n_7\,
      I1 => \channel_5_dutycycle_o0__58_carry_n_5\,
      O => \channel_5_dutycycle_o0__129_carry_i_2_n_0\
    );
\channel_5_dutycycle_o0__129_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry_n_4\,
      I1 => \channel_5_dutycycle_o0__58_carry_n_6\,
      O => \channel_5_dutycycle_o0__129_carry_i_3_n_0\
    );
\channel_5_dutycycle_o0__129_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__0_carry_n_5\,
      I1 => \channel_5_dutycycle_o0__58_carry_n_7\,
      O => \channel_5_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_5_dutycycle_o0__192_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_dutycycle_o0__192_carry_n_0\,
      CO(2) => \channel_5_dutycycle_o0__192_carry_n_1\,
      CO(1) => \channel_5_dutycycle_o0__192_carry_n_2\,
      CO(0) => \channel_5_dutycycle_o0__192_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__192_carry_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__192_carry_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__192_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_5_dutycycle_o0__192_carry_n_4\,
      O(2) => \channel_5_dutycycle_o0__192_carry_n_5\,
      O(1) => \channel_5_dutycycle_o0__192_carry_n_6\,
      O(0) => \channel_5_dutycycle_o0__192_carry_n_7\,
      S(3) => \channel_5_dutycycle_o0__192_carry_i_4_n_0\,
      S(2) => \channel_5_dutycycle_o0__192_carry_i_5_n_0\,
      S(1) => \channel_5_dutycycle_o0__192_carry_i_6_n_0\,
      S(0) => \channel_5_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_5_dutycycle_o0__192_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__192_carry_n_0\,
      CO(3) => \channel_5_dutycycle_o0__192_carry__0_n_0\,
      CO(2) => \channel_5_dutycycle_o0__192_carry__0_n_1\,
      CO(1) => \channel_5_dutycycle_o0__192_carry__0_n_2\,
      CO(0) => \channel_5_dutycycle_o0__192_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__192_carry__0_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__192_carry__0_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__192_carry__0_i_3_n_0\,
      DI(0) => \channel_5_dutycycle_o0__192_carry__0_i_4_n_0\,
      O(3) => \channel_5_dutycycle_o0__192_carry__0_n_4\,
      O(2) => \channel_5_dutycycle_o0__192_carry__0_n_5\,
      O(1) => \channel_5_dutycycle_o0__192_carry__0_n_6\,
      O(0) => \channel_5_dutycycle_o0__192_carry__0_n_7\,
      S(3) => \channel_5_dutycycle_o0__192_carry__0_i_5_n_0\,
      S(2) => \channel_5_dutycycle_o0__192_carry__0_i_6_n_0\,
      S(1) => \channel_5_dutycycle_o0__192_carry__0_i_7_n_0\,
      S(0) => \channel_5_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_5_dutycycle_o0__192_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_5_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_5_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_5_dutycycle_o0__192_carry__0_i_1_n_0\
    );
\channel_5_dutycycle_o0__192_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_5_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_5_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_5_dutycycle_o0__192_carry__0_i_2_n_0\
    );
\channel_5_dutycycle_o0__192_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_5_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_5_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_5_dutycycle_o0__192_carry__0_i_3_n_0\
    );
\channel_5_dutycycle_o0__192_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_5_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_5_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_5_dutycycle_o0__192_carry__0_i_4_n_0\
    );
\channel_5_dutycycle_o0__192_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_5_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_5_dutycycle_o0__129_carry__4_n_7\,
      I3 => \channel_5_dutycycle_o0__129_carry__3_n_4\,
      I4 => \channel_5_dutycycle_o0__129_carry__4_n_6\,
      I5 => \channel_5_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_5_dutycycle_o0__192_carry__0_i_5_n_0\
    );
\channel_5_dutycycle_o0__192_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_5_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_5_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_5_dutycycle_o0__129_carry__3_n_5\,
      I4 => \channel_5_dutycycle_o0__129_carry__4_n_7\,
      I5 => \channel_5_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_5_dutycycle_o0__192_carry__0_i_6_n_0\
    );
\channel_5_dutycycle_o0__192_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_5_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_5_dutycycle_o0__129_carry__3_n_5\,
      I3 => \channel_5_dutycycle_o0__129_carry__3_n_6\,
      I4 => \channel_5_dutycycle_o0__129_carry__3_n_4\,
      I5 => \channel_5_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_5_dutycycle_o0__192_carry__0_i_7_n_0\
    );
\channel_5_dutycycle_o0__192_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_5_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_5_dutycycle_o0__129_carry__3_n_6\,
      I3 => \channel_5_dutycycle_o0__129_carry__3_n_7\,
      I4 => \channel_5_dutycycle_o0__129_carry__3_n_5\,
      I5 => \channel_5_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_5_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_5_dutycycle_o0__192_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__192_carry__0_n_0\,
      CO(3) => \channel_5_dutycycle_o0__192_carry__1_n_0\,
      CO(2) => \channel_5_dutycycle_o0__192_carry__1_n_1\,
      CO(1) => \channel_5_dutycycle_o0__192_carry__1_n_2\,
      CO(0) => \channel_5_dutycycle_o0__192_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__192_carry__1_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__192_carry__1_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__192_carry__1_i_3_n_0\,
      DI(0) => \channel_5_dutycycle_o0__192_carry__1_i_4_n_0\,
      O(3) => \channel_5_dutycycle_o0__192_carry__1_n_4\,
      O(2) => \channel_5_dutycycle_o0__192_carry__1_n_5\,
      O(1) => \channel_5_dutycycle_o0__192_carry__1_n_6\,
      O(0) => \channel_5_dutycycle_o0__192_carry__1_n_7\,
      S(3) => \channel_5_dutycycle_o0__192_carry__1_i_5_n_0\,
      S(2) => \channel_5_dutycycle_o0__192_carry__1_i_6_n_0\,
      S(1) => \channel_5_dutycycle_o0__192_carry__1_i_7_n_0\,
      S(0) => \channel_5_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_5_dutycycle_o0__192_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_5_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_5_dutycycle_o0__192_carry__1_i_1_n_0\
    );
\channel_5_dutycycle_o0__192_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_5_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_5_dutycycle_o0__192_carry__1_i_2_n_0\
    );
\channel_5_dutycycle_o0__192_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_5_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_5_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_5_dutycycle_o0__192_carry__1_i_3_n_0\
    );
\channel_5_dutycycle_o0__192_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_5_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_5_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_5_dutycycle_o0__192_carry__1_i_4_n_0\
    );
\channel_5_dutycycle_o0__192_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_5_dutycycle_o0__129_carry__4_n_5\,
      I2 => \channel_5_dutycycle_o0__129_carry__5_n_6\,
      I3 => \channel_5_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_5_dutycycle_o0__192_carry__1_i_5_n_0\
    );
\channel_5_dutycycle_o0__192_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_5_dutycycle_o0__129_carry__4_n_6\,
      I2 => \channel_5_dutycycle_o0__129_carry__5_n_7\,
      I3 => \channel_5_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_5_dutycycle_o0__192_carry__1_i_6_n_0\
    );
\channel_5_dutycycle_o0__192_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_5_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_5_dutycycle_o0__129_carry__4_n_5\,
      I3 => \channel_5_dutycycle_o0__129_carry__4_n_4\,
      I4 => \channel_5_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_5_dutycycle_o0__192_carry__1_i_7_n_0\
    );
\channel_5_dutycycle_o0__192_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_5_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_5_dutycycle_o0__129_carry__4_n_6\,
      I3 => \channel_5_dutycycle_o0__129_carry__4_n_7\,
      I4 => \channel_5_dutycycle_o0__129_carry__4_n_5\,
      I5 => \channel_5_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_5_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_5_dutycycle_o0__192_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__192_carry__1_n_0\,
      CO(3 downto 0) => \NLW_channel_5_dutycycle_o0__192_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_5_dutycycle_o0__192_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_5_dutycycle_o0__192_carry__2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_5_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_5_dutycycle_o0__192_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_5_dutycycle_o0__129_carry__4_n_4\,
      I2 => \channel_5_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_5_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_5_dutycycle_o0__192_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_5_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_5_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_5_dutycycle_o0__192_carry_i_1_n_0\
    );
\channel_5_dutycycle_o0__192_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_5_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_5_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_5_dutycycle_o0__192_carry_i_2_n_0\
    );
\channel_5_dutycycle_o0__192_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_5_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_5_dutycycle_o0__192_carry_i_3_n_0\
    );
\channel_5_dutycycle_o0__192_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_5_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_5_dutycycle_o0__129_carry__3_n_7\,
      I3 => \channel_5_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_5_dutycycle_o0__129_carry__3_n_6\,
      I5 => \channel_5_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_5_dutycycle_o0__192_carry_i_4_n_0\
    );
\channel_5_dutycycle_o0__192_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_5_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_5_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_5_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_5_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_5_dutycycle_o0__192_carry_i_5_n_0\
    );
\channel_5_dutycycle_o0__192_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_5_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_5_dutycycle_o0__129_carry__2_n_4\,
      I3 => \channel_5_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_5_dutycycle_o0__192_carry_i_6_n_0\
    );
\channel_5_dutycycle_o0__192_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_5_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_5_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_5_dutycycle_o0__229_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_dutycycle_o0__229_carry_n_0\,
      CO(2) => \channel_5_dutycycle_o0__229_carry_n_1\,
      CO(1) => \channel_5_dutycycle_o0__229_carry_n_2\,
      CO(0) => \channel_5_dutycycle_o0__229_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__229_carry_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__229_carry_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__229_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_5_dutycycle_o0__229_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o0__229_carry_i_4_n_0\,
      S(2) => \channel_5_dutycycle_o0__229_carry_i_5_n_0\,
      S(1) => \channel_5_dutycycle_o0__229_carry_i_6_n_0\,
      S(0) => \channel_5_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_5_dutycycle_o0__229_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__229_carry_n_0\,
      CO(3) => \channel_5_dutycycle_o0__229_carry__0_n_0\,
      CO(2) => \channel_5_dutycycle_o0__229_carry__0_n_1\,
      CO(1) => \channel_5_dutycycle_o0__229_carry__0_n_2\,
      CO(0) => \channel_5_dutycycle_o0__229_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__229_carry__0_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__229_carry__0_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__229_carry__0_i_3_n_0\,
      DI(0) => \channel_5_dutycycle_o0__229_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_5_dutycycle_o0__229_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o0__229_carry__0_i_5_n_0\,
      S(2) => \channel_5_dutycycle_o0__229_carry__0_i_6_n_0\,
      S(1) => \channel_5_dutycycle_o0__229_carry__0_i_7_n_0\,
      S(0) => \channel_5_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_5_dutycycle_o0__229_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__192_carry_n_4\,
      I1 => channel_5_dutycycle_counter_reg(8),
      O => \channel_5_dutycycle_o0__229_carry__0_i_1_n_0\
    );
\channel_5_dutycycle_o0__229_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__192_carry_n_5\,
      I1 => channel_5_dutycycle_counter_reg(7),
      O => \channel_5_dutycycle_o0__229_carry__0_i_2_n_0\
    );
\channel_5_dutycycle_o0__229_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__192_carry_n_6\,
      I1 => channel_5_dutycycle_counter_reg(6),
      O => \channel_5_dutycycle_o0__229_carry__0_i_3_n_0\
    );
\channel_5_dutycycle_o0__229_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__192_carry_n_7\,
      I1 => channel_5_dutycycle_counter_reg(5),
      O => \channel_5_dutycycle_o0__229_carry__0_i_4_n_0\
    );
\channel_5_dutycycle_o0__229_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(8),
      I1 => \channel_5_dutycycle_o0__192_carry_n_4\,
      I2 => \channel_5_dutycycle_o0__192_carry__0_n_7\,
      I3 => channel_5_dutycycle_counter_reg(9),
      O => \channel_5_dutycycle_o0__229_carry__0_i_5_n_0\
    );
\channel_5_dutycycle_o0__229_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(7),
      I1 => \channel_5_dutycycle_o0__192_carry_n_5\,
      I2 => \channel_5_dutycycle_o0__192_carry_n_4\,
      I3 => channel_5_dutycycle_counter_reg(8),
      O => \channel_5_dutycycle_o0__229_carry__0_i_6_n_0\
    );
\channel_5_dutycycle_o0__229_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(6),
      I1 => \channel_5_dutycycle_o0__192_carry_n_6\,
      I2 => \channel_5_dutycycle_o0__192_carry_n_5\,
      I3 => channel_5_dutycycle_counter_reg(7),
      O => \channel_5_dutycycle_o0__229_carry__0_i_7_n_0\
    );
\channel_5_dutycycle_o0__229_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(5),
      I1 => \channel_5_dutycycle_o0__192_carry_n_7\,
      I2 => \channel_5_dutycycle_o0__192_carry_n_6\,
      I3 => channel_5_dutycycle_counter_reg(6),
      O => \channel_5_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_5_dutycycle_o0__229_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__229_carry__0_n_0\,
      CO(3) => \channel_5_dutycycle_o0__229_carry__1_n_0\,
      CO(2) => \channel_5_dutycycle_o0__229_carry__1_n_1\,
      CO(1) => \channel_5_dutycycle_o0__229_carry__1_n_2\,
      CO(0) => \channel_5_dutycycle_o0__229_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__229_carry__1_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__229_carry__1_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__229_carry__1_i_3_n_0\,
      DI(0) => \channel_5_dutycycle_o0__229_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_5_dutycycle_o0__229_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o0__229_carry__1_i_5_n_0\,
      S(2) => \channel_5_dutycycle_o0__229_carry__1_i_6_n_0\,
      S(1) => \channel_5_dutycycle_o0__229_carry__1_i_7_n_0\,
      S(0) => \channel_5_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_5_dutycycle_o0__229_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__192_carry__0_n_4\,
      I1 => channel_5_dutycycle_counter_reg(12),
      O => \channel_5_dutycycle_o0__229_carry__1_i_1_n_0\
    );
\channel_5_dutycycle_o0__229_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__192_carry__0_n_5\,
      I1 => channel_5_dutycycle_counter_reg(11),
      O => \channel_5_dutycycle_o0__229_carry__1_i_2_n_0\
    );
\channel_5_dutycycle_o0__229_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__192_carry__0_n_6\,
      I1 => channel_5_dutycycle_counter_reg(10),
      O => \channel_5_dutycycle_o0__229_carry__1_i_3_n_0\
    );
\channel_5_dutycycle_o0__229_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__192_carry__0_n_7\,
      I1 => channel_5_dutycycle_counter_reg(9),
      O => \channel_5_dutycycle_o0__229_carry__1_i_4_n_0\
    );
\channel_5_dutycycle_o0__229_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(12),
      I1 => \channel_5_dutycycle_o0__192_carry__0_n_4\,
      I2 => \channel_5_dutycycle_o0__192_carry__1_n_7\,
      I3 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o0__229_carry__1_i_5_n_0\
    );
\channel_5_dutycycle_o0__229_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(11),
      I1 => \channel_5_dutycycle_o0__192_carry__0_n_5\,
      I2 => \channel_5_dutycycle_o0__192_carry__0_n_4\,
      I3 => channel_5_dutycycle_counter_reg(12),
      O => \channel_5_dutycycle_o0__229_carry__1_i_6_n_0\
    );
\channel_5_dutycycle_o0__229_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(10),
      I1 => \channel_5_dutycycle_o0__192_carry__0_n_6\,
      I2 => \channel_5_dutycycle_o0__192_carry__0_n_5\,
      I3 => channel_5_dutycycle_counter_reg(11),
      O => \channel_5_dutycycle_o0__229_carry__1_i_7_n_0\
    );
\channel_5_dutycycle_o0__229_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(9),
      I1 => \channel_5_dutycycle_o0__192_carry__0_n_7\,
      I2 => \channel_5_dutycycle_o0__192_carry__0_n_6\,
      I3 => channel_5_dutycycle_counter_reg(10),
      O => \channel_5_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_5_dutycycle_o0__229_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__229_carry__1_n_0\,
      CO(3) => \channel_5_dutycycle_o0__229_carry__2_n_0\,
      CO(2) => \channel_5_dutycycle_o0__229_carry__2_n_1\,
      CO(1) => \channel_5_dutycycle_o0__229_carry__2_n_2\,
      CO(0) => \channel_5_dutycycle_o0__229_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__229_carry__2_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__229_carry__2_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__229_carry__2_i_3_n_0\,
      DI(0) => \channel_5_dutycycle_o0__229_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_5_dutycycle_o0__229_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o0__229_carry__2_i_5_n_0\,
      S(2) => \channel_5_dutycycle_o0__229_carry__2_i_6_n_0\,
      S(1) => \channel_5_dutycycle_o0__229_carry__2_i_7_n_0\,
      S(0) => \channel_5_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_5_dutycycle_o0__229_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__192_carry__1_n_4\,
      I1 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o0__229_carry__2_i_1_n_0\
    );
\channel_5_dutycycle_o0__229_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__192_carry__1_n_5\,
      I1 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o0__229_carry__2_i_2_n_0\
    );
\channel_5_dutycycle_o0__229_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__192_carry__1_n_6\,
      I1 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o0__229_carry__2_i_3_n_0\
    );
\channel_5_dutycycle_o0__229_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__192_carry__1_n_7\,
      I1 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o0__229_carry__2_i_4_n_0\
    );
\channel_5_dutycycle_o0__229_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(16),
      I1 => \channel_5_dutycycle_o0__192_carry__1_n_4\,
      I2 => \channel_5_dutycycle_o0__192_carry__2_n_7\,
      I3 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o0__229_carry__2_i_5_n_0\
    );
\channel_5_dutycycle_o0__229_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(15),
      I1 => \channel_5_dutycycle_o0__192_carry__1_n_5\,
      I2 => \channel_5_dutycycle_o0__192_carry__1_n_4\,
      I3 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o0__229_carry__2_i_6_n_0\
    );
\channel_5_dutycycle_o0__229_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(14),
      I1 => \channel_5_dutycycle_o0__192_carry__1_n_6\,
      I2 => \channel_5_dutycycle_o0__192_carry__1_n_5\,
      I3 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o0__229_carry__2_i_7_n_0\
    );
\channel_5_dutycycle_o0__229_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(13),
      I1 => \channel_5_dutycycle_o0__192_carry__1_n_7\,
      I2 => \channel_5_dutycycle_o0__192_carry__1_n_6\,
      I3 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_5_dutycycle_o0__229_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__3_n_7\,
      I1 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o0__229_carry_i_1_n_0\
    );
\channel_5_dutycycle_o0__229_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__2_n_4\,
      I1 => channel_5_dutycycle_counter_reg(3),
      O => \channel_5_dutycycle_o0__229_carry_i_2_n_0\
    );
\channel_5_dutycycle_o0__229_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__2_n_5\,
      I1 => channel_5_dutycycle_counter_reg(2),
      O => \channel_5_dutycycle_o0__229_carry_i_3_n_0\
    );
\channel_5_dutycycle_o0__229_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(4),
      I1 => \channel_5_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_5_dutycycle_o0__192_carry_n_7\,
      I3 => channel_5_dutycycle_counter_reg(5),
      O => \channel_5_dutycycle_o0__229_carry_i_4_n_0\
    );
\channel_5_dutycycle_o0__229_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(3),
      I1 => \channel_5_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_5_dutycycle_o0__129_carry__3_n_7\,
      I3 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o0__229_carry_i_5_n_0\
    );
\channel_5_dutycycle_o0__229_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => \channel_5_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_5_dutycycle_o0__129_carry__2_n_4\,
      I3 => channel_5_dutycycle_counter_reg(3),
      O => \channel_5_dutycycle_o0__229_carry_i_6_n_0\
    );
\channel_5_dutycycle_o0__229_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => \channel_5_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_5_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_5_dutycycle_o0__260_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_dutycycle_o0__260_carry_n_0\,
      CO(2) => \channel_5_dutycycle_o0__260_carry_n_1\,
      CO(1) => \channel_5_dutycycle_o0__260_carry_n_2\,
      CO(0) => \channel_5_dutycycle_o0__260_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_5_dutycycle_o0__260_carry_n_4\,
      O(2) => \channel_5_dutycycle_o0__260_carry_n_5\,
      O(1) => \channel_5_dutycycle_o0__260_carry_n_6\,
      O(0) => \channel_5_dutycycle_o0__260_carry_n_7\,
      S(3) => \channel_5_dutycycle_o0__129_carry__3_n_6\,
      S(2) => \channel_5_dutycycle_o0__129_carry__3_n_7\,
      S(1) => \channel_5_dutycycle_o0__129_carry__2_n_4\,
      S(0) => \channel_5_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_5_dutycycle_o0__260_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__260_carry_n_0\,
      CO(3) => \channel_5_dutycycle_o0__260_carry__0_n_0\,
      CO(2) => \channel_5_dutycycle_o0__260_carry__0_n_1\,
      CO(1) => \channel_5_dutycycle_o0__260_carry__0_n_2\,
      CO(0) => \channel_5_dutycycle_o0__260_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_dutycycle_o0__260_carry__0_n_4\,
      O(2) => \channel_5_dutycycle_o0__260_carry__0_n_5\,
      O(1) => \channel_5_dutycycle_o0__260_carry__0_n_6\,
      O(0) => \channel_5_dutycycle_o0__260_carry__0_n_7\,
      S(3) => \channel_5_dutycycle_o0__129_carry__4_n_6\,
      S(2) => \channel_5_dutycycle_o0__129_carry__4_n_7\,
      S(1) => \channel_5_dutycycle_o0__129_carry__3_n_4\,
      S(0) => \channel_5_dutycycle_o0__129_carry__3_n_5\
    );
\channel_5_dutycycle_o0__260_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__260_carry__0_n_0\,
      CO(3) => \NLW_channel_5_dutycycle_o0__260_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \channel_5_dutycycle_o0__260_carry__1_n_1\,
      CO(1) => \channel_5_dutycycle_o0__260_carry__1_n_2\,
      CO(0) => \channel_5_dutycycle_o0__260_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_dutycycle_o0__260_carry__1_n_4\,
      O(2) => \channel_5_dutycycle_o0__260_carry__1_n_5\,
      O(1) => \channel_5_dutycycle_o0__260_carry__1_n_6\,
      O(0) => \channel_5_dutycycle_o0__260_carry__1_n_7\,
      S(3) => \channel_5_dutycycle_o0__129_carry__5_n_6\,
      S(2) => \channel_5_dutycycle_o0__129_carry__5_n_7\,
      S(1) => \channel_5_dutycycle_o0__129_carry__4_n_4\,
      S(0) => \channel_5_dutycycle_o0__129_carry__4_n_5\
    );
\channel_5_dutycycle_o0__260_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_5_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_5_dutycycle_o0__58_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_dutycycle_o0__58_carry_n_0\,
      CO(2) => \channel_5_dutycycle_o0__58_carry_n_1\,
      CO(1) => \channel_5_dutycycle_o0__58_carry_n_2\,
      CO(0) => \channel_5_dutycycle_o0__58_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_5_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \channel_5_dutycycle_o0__58_carry_n_4\,
      O(2) => \channel_5_dutycycle_o0__58_carry_n_5\,
      O(1) => \channel_5_dutycycle_o0__58_carry_n_6\,
      O(0) => \channel_5_dutycycle_o0__58_carry_n_7\,
      S(3) => \channel_5_dutycycle_o0__58_carry_i_1_n_0\,
      S(2) => \channel_5_dutycycle_o0__58_carry_i_2_n_0\,
      S(1) => \channel_5_dutycycle_o0__58_carry_i_3_n_0\,
      S(0) => channel_5_dutycycle_counter_reg(0)
    );
\channel_5_dutycycle_o0__58_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__58_carry_n_0\,
      CO(3) => \channel_5_dutycycle_o0__58_carry__0_n_0\,
      CO(2) => \channel_5_dutycycle_o0__58_carry__0_n_1\,
      CO(1) => \channel_5_dutycycle_o0__58_carry__0_n_2\,
      CO(0) => \channel_5_dutycycle_o0__58_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__58_carry__0_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__58_carry__0_i_2_n_0\,
      DI(1 downto 0) => channel_5_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_5_dutycycle_o0__58_carry__0_n_4\,
      O(2) => \channel_5_dutycycle_o0__58_carry__0_n_5\,
      O(1) => \channel_5_dutycycle_o0__58_carry__0_n_6\,
      O(0) => \channel_5_dutycycle_o0__58_carry__0_n_7\,
      S(3) => \channel_5_dutycycle_o0__58_carry__0_i_3_n_0\,
      S(2) => \channel_5_dutycycle_o0__58_carry__0_i_4_n_0\,
      S(1) => \channel_5_dutycycle_o0__58_carry__0_i_5_n_0\,
      S(0) => \channel_5_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_5_dutycycle_o0__58_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(6),
      I1 => channel_5_dutycycle_counter_reg(1),
      I2 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o0__58_carry__0_i_1_n_0\
    );
\channel_5_dutycycle_o0__58_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(6),
      I1 => channel_5_dutycycle_counter_reg(1),
      I2 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o0__58_carry__0_i_2_n_0\
    );
\channel_5_dutycycle_o0__58_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(4),
      I1 => channel_5_dutycycle_counter_reg(1),
      I2 => channel_5_dutycycle_counter_reg(6),
      I3 => channel_5_dutycycle_counter_reg(7),
      I4 => channel_5_dutycycle_counter_reg(2),
      I5 => channel_5_dutycycle_counter_reg(5),
      O => \channel_5_dutycycle_o0__58_carry__0_i_3_n_0\
    );
\channel_5_dutycycle_o0__58_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(6),
      I1 => channel_5_dutycycle_counter_reg(1),
      I2 => channel_5_dutycycle_counter_reg(4),
      I3 => channel_5_dutycycle_counter_reg(5),
      I4 => channel_5_dutycycle_counter_reg(0),
      O => \channel_5_dutycycle_o0__58_carry__0_i_4_n_0\
    );
\channel_5_dutycycle_o0__58_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(0),
      I1 => channel_5_dutycycle_counter_reg(5),
      I2 => channel_5_dutycycle_counter_reg(3),
      O => \channel_5_dutycycle_o0__58_carry__0_i_5_n_0\
    );
\channel_5_dutycycle_o0__58_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_5_dutycycle_o0__58_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__58_carry__0_n_0\,
      CO(3) => \channel_5_dutycycle_o0__58_carry__1_n_0\,
      CO(2) => \channel_5_dutycycle_o0__58_carry__1_n_1\,
      CO(1) => \channel_5_dutycycle_o0__58_carry__1_n_2\,
      CO(0) => \channel_5_dutycycle_o0__58_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__58_carry__1_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__58_carry__1_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__58_carry__1_i_3_n_0\,
      DI(0) => \channel_5_dutycycle_o0__58_carry__1_i_4_n_0\,
      O(3) => \channel_5_dutycycle_o0__58_carry__1_n_4\,
      O(2) => \channel_5_dutycycle_o0__58_carry__1_n_5\,
      O(1) => \channel_5_dutycycle_o0__58_carry__1_n_6\,
      O(0) => \channel_5_dutycycle_o0__58_carry__1_n_7\,
      S(3) => \channel_5_dutycycle_o0__58_carry__1_i_5_n_0\,
      S(2) => \channel_5_dutycycle_o0__58_carry__1_i_6_n_0\,
      S(1) => \channel_5_dutycycle_o0__58_carry__1_i_7_n_0\,
      S(0) => \channel_5_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_5_dutycycle_o0__58_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(10),
      I1 => channel_5_dutycycle_counter_reg(5),
      I2 => channel_5_dutycycle_counter_reg(8),
      O => \channel_5_dutycycle_o0__58_carry__1_i_1_n_0\
    );
\channel_5_dutycycle_o0__58_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(9),
      I1 => channel_5_dutycycle_counter_reg(4),
      I2 => channel_5_dutycycle_counter_reg(7),
      O => \channel_5_dutycycle_o0__58_carry__1_i_2_n_0\
    );
\channel_5_dutycycle_o0__58_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(8),
      I1 => channel_5_dutycycle_counter_reg(3),
      I2 => channel_5_dutycycle_counter_reg(6),
      O => \channel_5_dutycycle_o0__58_carry__1_i_3_n_0\
    );
\channel_5_dutycycle_o0__58_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(7),
      I1 => channel_5_dutycycle_counter_reg(2),
      I2 => channel_5_dutycycle_counter_reg(5),
      O => \channel_5_dutycycle_o0__58_carry__1_i_4_n_0\
    );
\channel_5_dutycycle_o0__58_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(8),
      I1 => channel_5_dutycycle_counter_reg(5),
      I2 => channel_5_dutycycle_counter_reg(10),
      I3 => channel_5_dutycycle_counter_reg(11),
      I4 => channel_5_dutycycle_counter_reg(6),
      I5 => channel_5_dutycycle_counter_reg(9),
      O => \channel_5_dutycycle_o0__58_carry__1_i_5_n_0\
    );
\channel_5_dutycycle_o0__58_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(7),
      I1 => channel_5_dutycycle_counter_reg(4),
      I2 => channel_5_dutycycle_counter_reg(9),
      I3 => channel_5_dutycycle_counter_reg(10),
      I4 => channel_5_dutycycle_counter_reg(5),
      I5 => channel_5_dutycycle_counter_reg(8),
      O => \channel_5_dutycycle_o0__58_carry__1_i_6_n_0\
    );
\channel_5_dutycycle_o0__58_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(6),
      I1 => channel_5_dutycycle_counter_reg(3),
      I2 => channel_5_dutycycle_counter_reg(8),
      I3 => channel_5_dutycycle_counter_reg(9),
      I4 => channel_5_dutycycle_counter_reg(4),
      I5 => channel_5_dutycycle_counter_reg(7),
      O => \channel_5_dutycycle_o0__58_carry__1_i_7_n_0\
    );
\channel_5_dutycycle_o0__58_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(5),
      I1 => channel_5_dutycycle_counter_reg(2),
      I2 => channel_5_dutycycle_counter_reg(7),
      I3 => channel_5_dutycycle_counter_reg(8),
      I4 => channel_5_dutycycle_counter_reg(3),
      I5 => channel_5_dutycycle_counter_reg(6),
      O => \channel_5_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_5_dutycycle_o0__58_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__58_carry__1_n_0\,
      CO(3) => \channel_5_dutycycle_o0__58_carry__2_n_0\,
      CO(2) => \channel_5_dutycycle_o0__58_carry__2_n_1\,
      CO(1) => \channel_5_dutycycle_o0__58_carry__2_n_2\,
      CO(0) => \channel_5_dutycycle_o0__58_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__58_carry__2_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__58_carry__2_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__58_carry__2_i_3_n_0\,
      DI(0) => \channel_5_dutycycle_o0__58_carry__2_i_4_n_0\,
      O(3) => \channel_5_dutycycle_o0__58_carry__2_n_4\,
      O(2) => \channel_5_dutycycle_o0__58_carry__2_n_5\,
      O(1) => \channel_5_dutycycle_o0__58_carry__2_n_6\,
      O(0) => \channel_5_dutycycle_o0__58_carry__2_n_7\,
      S(3) => \channel_5_dutycycle_o0__58_carry__2_i_5_n_0\,
      S(2) => \channel_5_dutycycle_o0__58_carry__2_i_6_n_0\,
      S(1) => \channel_5_dutycycle_o0__58_carry__2_i_7_n_0\,
      S(0) => \channel_5_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_5_dutycycle_o0__58_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(14),
      I1 => channel_5_dutycycle_counter_reg(9),
      I2 => channel_5_dutycycle_counter_reg(12),
      O => \channel_5_dutycycle_o0__58_carry__2_i_1_n_0\
    );
\channel_5_dutycycle_o0__58_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(13),
      I1 => channel_5_dutycycle_counter_reg(8),
      I2 => channel_5_dutycycle_counter_reg(11),
      O => \channel_5_dutycycle_o0__58_carry__2_i_2_n_0\
    );
\channel_5_dutycycle_o0__58_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(12),
      I1 => channel_5_dutycycle_counter_reg(7),
      I2 => channel_5_dutycycle_counter_reg(10),
      O => \channel_5_dutycycle_o0__58_carry__2_i_3_n_0\
    );
\channel_5_dutycycle_o0__58_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(11),
      I1 => channel_5_dutycycle_counter_reg(6),
      I2 => channel_5_dutycycle_counter_reg(9),
      O => \channel_5_dutycycle_o0__58_carry__2_i_4_n_0\
    );
\channel_5_dutycycle_o0__58_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(12),
      I1 => channel_5_dutycycle_counter_reg(9),
      I2 => channel_5_dutycycle_counter_reg(14),
      I3 => channel_5_dutycycle_counter_reg(15),
      I4 => channel_5_dutycycle_counter_reg(10),
      I5 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o0__58_carry__2_i_5_n_0\
    );
\channel_5_dutycycle_o0__58_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(11),
      I1 => channel_5_dutycycle_counter_reg(8),
      I2 => channel_5_dutycycle_counter_reg(13),
      I3 => channel_5_dutycycle_counter_reg(14),
      I4 => channel_5_dutycycle_counter_reg(9),
      I5 => channel_5_dutycycle_counter_reg(12),
      O => \channel_5_dutycycle_o0__58_carry__2_i_6_n_0\
    );
\channel_5_dutycycle_o0__58_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(10),
      I1 => channel_5_dutycycle_counter_reg(7),
      I2 => channel_5_dutycycle_counter_reg(12),
      I3 => channel_5_dutycycle_counter_reg(13),
      I4 => channel_5_dutycycle_counter_reg(8),
      I5 => channel_5_dutycycle_counter_reg(11),
      O => \channel_5_dutycycle_o0__58_carry__2_i_7_n_0\
    );
\channel_5_dutycycle_o0__58_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(9),
      I1 => channel_5_dutycycle_counter_reg(6),
      I2 => channel_5_dutycycle_counter_reg(11),
      I3 => channel_5_dutycycle_counter_reg(12),
      I4 => channel_5_dutycycle_counter_reg(7),
      I5 => channel_5_dutycycle_counter_reg(10),
      O => \channel_5_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_5_dutycycle_o0__58_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__58_carry__2_n_0\,
      CO(3) => \channel_5_dutycycle_o0__58_carry__3_n_0\,
      CO(2) => \channel_5_dutycycle_o0__58_carry__3_n_1\,
      CO(1) => \channel_5_dutycycle_o0__58_carry__3_n_2\,
      CO(0) => \channel_5_dutycycle_o0__58_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o0__58_carry__3_i_1_n_0\,
      DI(2) => \channel_5_dutycycle_o0__58_carry__3_i_2_n_0\,
      DI(1) => \channel_5_dutycycle_o0__58_carry__3_i_3_n_0\,
      DI(0) => \channel_5_dutycycle_o0__58_carry__3_i_4_n_0\,
      O(3) => \channel_5_dutycycle_o0__58_carry__3_n_4\,
      O(2) => \channel_5_dutycycle_o0__58_carry__3_n_5\,
      O(1) => \channel_5_dutycycle_o0__58_carry__3_n_6\,
      O(0) => \channel_5_dutycycle_o0__58_carry__3_n_7\,
      S(3) => \channel_5_dutycycle_o0__58_carry__3_i_5_n_0\,
      S(2) => \channel_5_dutycycle_o0__58_carry__3_i_6_n_0\,
      S(1) => \channel_5_dutycycle_o0__58_carry__3_i_7_n_0\,
      S(0) => \channel_5_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_5_dutycycle_o0__58_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(16),
      I1 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o0__58_carry__3_i_1_n_0\
    );
\channel_5_dutycycle_o0__58_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(17),
      I1 => channel_5_dutycycle_counter_reg(12),
      I2 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o0__58_carry__3_i_2_n_0\
    );
\channel_5_dutycycle_o0__58_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(16),
      I1 => channel_5_dutycycle_counter_reg(11),
      I2 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o0__58_carry__3_i_3_n_0\
    );
\channel_5_dutycycle_o0__58_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(15),
      I1 => channel_5_dutycycle_counter_reg(10),
      I2 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o0__58_carry__3_i_4_n_0\
    );
\channel_5_dutycycle_o0__58_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(13),
      I1 => channel_5_dutycycle_counter_reg(16),
      I2 => channel_5_dutycycle_counter_reg(14),
      I3 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o0__58_carry__3_i_5_n_0\
    );
\channel_5_dutycycle_o0__58_carry__3_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(15),
      I1 => channel_5_dutycycle_counter_reg(12),
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => channel_5_dutycycle_counter_reg(13),
      I4 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o0__58_carry__3_i_6_n_0\
    );
\channel_5_dutycycle_o0__58_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(14),
      I1 => channel_5_dutycycle_counter_reg(11),
      I2 => channel_5_dutycycle_counter_reg(16),
      I3 => channel_5_dutycycle_counter_reg(17),
      I4 => channel_5_dutycycle_counter_reg(12),
      I5 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o0__58_carry__3_i_7_n_0\
    );
\channel_5_dutycycle_o0__58_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(13),
      I1 => channel_5_dutycycle_counter_reg(10),
      I2 => channel_5_dutycycle_counter_reg(15),
      I3 => channel_5_dutycycle_counter_reg(16),
      I4 => channel_5_dutycycle_counter_reg(11),
      I5 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_5_dutycycle_o0__58_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o0__58_carry__3_n_0\,
      CO(3) => \channel_5_dutycycle_o0__58_carry__4_n_0\,
      CO(2) => \channel_5_dutycycle_o0__58_carry__4_n_1\,
      CO(1) => \channel_5_dutycycle_o0__58_carry__4_n_2\,
      CO(0) => \channel_5_dutycycle_o0__58_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_5_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_5_dutycycle_o0__58_carry__4_i_1_n_0\,
      O(3) => \channel_5_dutycycle_o0__58_carry__4_n_4\,
      O(2) => \channel_5_dutycycle_o0__58_carry__4_n_5\,
      O(1) => \channel_5_dutycycle_o0__58_carry__4_n_6\,
      O(0) => \channel_5_dutycycle_o0__58_carry__4_n_7\,
      S(3) => \channel_5_dutycycle_o0__58_carry__4_i_2_n_0\,
      S(2) => \channel_5_dutycycle_o0__58_carry__4_i_3_n_0\,
      S(1) => \channel_5_dutycycle_o0__58_carry__4_i_4_n_0\,
      S(0) => \channel_5_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_5_dutycycle_o0__58_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(17),
      I1 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o0__58_carry__4_i_1_n_0\
    );
\channel_5_dutycycle_o0__58_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o0__58_carry__4_i_2_n_0\
    );
\channel_5_dutycycle_o0__58_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(16),
      I1 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o0__58_carry__4_i_3_n_0\
    );
\channel_5_dutycycle_o0__58_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(15),
      I1 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o0__58_carry__4_i_4_n_0\
    );
\channel_5_dutycycle_o0__58_carry__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(14),
      I1 => channel_5_dutycycle_counter_reg(17),
      I2 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_5_dutycycle_o0__58_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(1),
      I1 => channel_5_dutycycle_counter_reg(3),
      O => \channel_5_dutycycle_o0__58_carry_i_1_n_0\
    );
\channel_5_dutycycle_o0__58_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(0),
      I1 => channel_5_dutycycle_counter_reg(2),
      O => \channel_5_dutycycle_o0__58_carry_i_2_n_0\
    );
\channel_5_dutycycle_o0__58_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(1),
      O => \channel_5_dutycycle_o0__58_carry_i_3_n_0\
    );
\channel_5_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_5_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_5_dutycycle_o0__260_carry_n_7\,
      O => \channel_5_dutycycle_o[0]_i_1_n_0\
    );
\channel_5_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_5_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_5_dutycycle_o0__260_carry__1_n_5\,
      O => \channel_5_dutycycle_o[10]_i_1_n_0\
    );
\channel_5_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_5_stage_2,
      I1 => channel_5_stage_1,
      O => \channel_5_dutycycle_o[11]_i_1_n_0\
    );
\channel_5_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_5_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_5_dutycycle_o0__260_carry__1_n_4\,
      O => \channel_5_dutycycle_o[11]_i_2_n_0\
    );
\channel_5_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__2_n_4\,
      I1 => \channel_5_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_5_dutycycle_o0__260_carry_n_6\,
      O => \channel_5_dutycycle_o[1]_i_1_n_0\
    );
\channel_5_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_5_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_5_dutycycle_o0__260_carry_n_5\,
      O => \channel_5_dutycycle_o[2]_i_1_n_0\
    );
\channel_5_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_5_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_5_dutycycle_o0__260_carry_n_4\,
      O => \channel_5_dutycycle_o[3]_i_1_n_0\
    );
\channel_5_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_5_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_5_dutycycle_o0__260_carry__0_n_7\,
      O => \channel_5_dutycycle_o[4]_i_1_n_0\
    );
\channel_5_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_5_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_5_dutycycle_o0__260_carry__0_n_6\,
      O => \channel_5_dutycycle_o[5]_i_1_n_0\
    );
\channel_5_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_5_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_5_dutycycle_o0__260_carry__0_n_5\,
      O => \channel_5_dutycycle_o[6]_i_1_n_0\
    );
\channel_5_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_5_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_5_dutycycle_o0__260_carry__0_n_4\,
      O => \channel_5_dutycycle_o[7]_i_1_n_0\
    );
\channel_5_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_5_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_5_dutycycle_o0__260_carry__1_n_7\,
      O => \channel_5_dutycycle_o[8]_i_1_n_0\
    );
\channel_5_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_5_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_5_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_5_dutycycle_o0__260_carry__1_n_6\,
      O => \channel_5_dutycycle_o[9]_i_1_n_0\
    );
\channel_5_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_1_n_0\,
      D => \channel_5_dutycycle_o[0]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(0),
      R => '0'
    );
\channel_5_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_1_n_0\,
      D => \channel_5_dutycycle_o[10]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(10),
      R => '0'
    );
\channel_5_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_1_n_0\,
      D => \channel_5_dutycycle_o[11]_i_2_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(11),
      R => '0'
    );
\channel_5_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_1_n_0\,
      D => \channel_5_dutycycle_o[1]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(1),
      R => '0'
    );
\channel_5_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_1_n_0\,
      D => \channel_5_dutycycle_o[2]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(2),
      R => '0'
    );
\channel_5_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_1_n_0\,
      D => \channel_5_dutycycle_o[3]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(3),
      R => '0'
    );
\channel_5_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_1_n_0\,
      D => \channel_5_dutycycle_o[4]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(4),
      R => '0'
    );
\channel_5_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_1_n_0\,
      D => \channel_5_dutycycle_o[5]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(5),
      R => '0'
    );
\channel_5_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_1_n_0\,
      D => \channel_5_dutycycle_o[6]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(6),
      R => '0'
    );
\channel_5_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_1_n_0\,
      D => \channel_5_dutycycle_o[7]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(7),
      R => '0'
    );
\channel_5_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_1_n_0\,
      D => \channel_5_dutycycle_o[8]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(8),
      R => '0'
    );
\channel_5_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_1_n_0\,
      D => \channel_5_dutycycle_o[9]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(9),
      R => '0'
    );
channel_5_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_5_i,
      Q => channel_5_stage_1,
      R => '0'
    );
channel_5_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_5_stage_1,
      Q => channel_5_stage_2,
      R => '0'
    );
\channel_6_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_6_stage_1,
      I1 => channel_6_stage_2,
      O => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_6_stage_1,
      I1 => channel_6_stage_2,
      O => \channel_6_dutycycle_counter[0]_i_2_n_0\
    );
\channel_6_dutycycle_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(0),
      O => \channel_6_dutycycle_counter[0]_i_4_n_0\
    );
\channel_6_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[0]_i_3_n_7\,
      Q => channel_6_dutycycle_counter_reg(0),
      S => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_6_dutycycle_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_6_dutycycle_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_6_dutycycle_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_6_dutycycle_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_6_dutycycle_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_6_dutycycle_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_6_dutycycle_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_6_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_6_dutycycle_counter[0]_i_4_n_0\
    );
\channel_6_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_6_dutycycle_counter_reg(10),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_6_dutycycle_counter_reg(11),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_6_dutycycle_counter_reg(12),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_6_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_6_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_6_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_6_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_6_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_6_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_6_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_6_dutycycle_counter_reg(15 downto 12)
    );
\channel_6_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_6_dutycycle_counter_reg(13),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_6_dutycycle_counter_reg(14),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_6_dutycycle_counter_reg(15),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_6_dutycycle_counter_reg(16),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_6_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_6_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_6_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_6_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_6_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_6_dutycycle_counter_reg(17 downto 16)
    );
\channel_6_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_6_dutycycle_counter_reg(17),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[0]_i_3_n_6\,
      Q => channel_6_dutycycle_counter_reg(1),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[0]_i_3_n_5\,
      Q => channel_6_dutycycle_counter_reg(2),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[0]_i_3_n_4\,
      Q => channel_6_dutycycle_counter_reg(3),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_6_dutycycle_counter_reg(4),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_6_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_6_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_6_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_6_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_6_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_6_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_6_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_6_dutycycle_counter_reg(7 downto 4)
    );
\channel_6_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_6_dutycycle_counter_reg(5),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_6_dutycycle_counter_reg(6),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_6_dutycycle_counter_reg(7),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_6_dutycycle_counter_reg(8),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_6_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_6_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_6_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_6_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_6_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_6_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_6_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_6_dutycycle_counter_reg(11 downto 8)
    );
\channel_6_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_6_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_6_dutycycle_counter_reg(9),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_o0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_dutycycle_o0__0_carry_n_0\,
      CO(2) => \channel_6_dutycycle_o0__0_carry_n_1\,
      CO(1) => \channel_6_dutycycle_o0__0_carry_n_2\,
      CO(0) => \channel_6_dutycycle_o0__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__0_carry_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__0_carry_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_6_dutycycle_o0__0_carry_n_4\,
      O(2) => \channel_6_dutycycle_o0__0_carry_n_5\,
      O(1 downto 0) => \NLW_channel_6_dutycycle_o0__0_carry_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_6_dutycycle_o0__0_carry_i_4_n_0\,
      S(2) => \channel_6_dutycycle_o0__0_carry_i_5_n_0\,
      S(1) => \channel_6_dutycycle_o0__0_carry_i_6_n_0\,
      S(0) => \channel_6_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_6_dutycycle_o0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__0_carry_n_0\,
      CO(3) => \channel_6_dutycycle_o0__0_carry__0_n_0\,
      CO(2) => \channel_6_dutycycle_o0__0_carry__0_n_1\,
      CO(1) => \channel_6_dutycycle_o0__0_carry__0_n_2\,
      CO(0) => \channel_6_dutycycle_o0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__0_carry__0_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__0_carry__0_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__0_carry__0_i_3_n_0\,
      DI(0) => \channel_6_dutycycle_o0__0_carry__0_i_4_n_0\,
      O(3) => \channel_6_dutycycle_o0__0_carry__0_n_4\,
      O(2) => \channel_6_dutycycle_o0__0_carry__0_n_5\,
      O(1) => \channel_6_dutycycle_o0__0_carry__0_n_6\,
      O(0) => \channel_6_dutycycle_o0__0_carry__0_n_7\,
      S(3) => \channel_6_dutycycle_o0__0_carry__0_i_5_n_0\,
      S(2) => \channel_6_dutycycle_o0__0_carry__0_i_6_n_0\,
      S(1) => \channel_6_dutycycle_o0__0_carry__0_i_7_n_0\,
      S(0) => \channel_6_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_6_dutycycle_o0__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(6),
      I1 => channel_6_dutycycle_counter_reg(4),
      I2 => channel_6_dutycycle_counter_reg(8),
      O => \channel_6_dutycycle_o0__0_carry__0_i_1_n_0\
    );
\channel_6_dutycycle_o0__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(5),
      I1 => channel_6_dutycycle_counter_reg(3),
      I2 => channel_6_dutycycle_counter_reg(7),
      O => \channel_6_dutycycle_o0__0_carry__0_i_2_n_0\
    );
\channel_6_dutycycle_o0__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(4),
      I1 => channel_6_dutycycle_counter_reg(2),
      I2 => channel_6_dutycycle_counter_reg(6),
      O => \channel_6_dutycycle_o0__0_carry__0_i_3_n_0\
    );
\channel_6_dutycycle_o0__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(3),
      I1 => channel_6_dutycycle_counter_reg(1),
      I2 => channel_6_dutycycle_counter_reg(5),
      O => \channel_6_dutycycle_o0__0_carry__0_i_4_n_0\
    );
\channel_6_dutycycle_o0__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(8),
      I1 => channel_6_dutycycle_counter_reg(4),
      I2 => channel_6_dutycycle_counter_reg(6),
      I3 => channel_6_dutycycle_counter_reg(5),
      I4 => channel_6_dutycycle_counter_reg(7),
      I5 => channel_6_dutycycle_counter_reg(9),
      O => \channel_6_dutycycle_o0__0_carry__0_i_5_n_0\
    );
\channel_6_dutycycle_o0__0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(7),
      I1 => channel_6_dutycycle_counter_reg(3),
      I2 => channel_6_dutycycle_counter_reg(5),
      I3 => channel_6_dutycycle_counter_reg(4),
      I4 => channel_6_dutycycle_counter_reg(6),
      I5 => channel_6_dutycycle_counter_reg(8),
      O => \channel_6_dutycycle_o0__0_carry__0_i_6_n_0\
    );
\channel_6_dutycycle_o0__0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(6),
      I1 => channel_6_dutycycle_counter_reg(2),
      I2 => channel_6_dutycycle_counter_reg(4),
      I3 => channel_6_dutycycle_counter_reg(3),
      I4 => channel_6_dutycycle_counter_reg(5),
      I5 => channel_6_dutycycle_counter_reg(7),
      O => \channel_6_dutycycle_o0__0_carry__0_i_7_n_0\
    );
\channel_6_dutycycle_o0__0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(5),
      I1 => channel_6_dutycycle_counter_reg(1),
      I2 => channel_6_dutycycle_counter_reg(3),
      I3 => channel_6_dutycycle_counter_reg(4),
      I4 => channel_6_dutycycle_counter_reg(2),
      I5 => channel_6_dutycycle_counter_reg(6),
      O => \channel_6_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_6_dutycycle_o0__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__0_carry__0_n_0\,
      CO(3) => \channel_6_dutycycle_o0__0_carry__1_n_0\,
      CO(2) => \channel_6_dutycycle_o0__0_carry__1_n_1\,
      CO(1) => \channel_6_dutycycle_o0__0_carry__1_n_2\,
      CO(0) => \channel_6_dutycycle_o0__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__0_carry__1_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__0_carry__1_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__0_carry__1_i_3_n_0\,
      DI(0) => \channel_6_dutycycle_o0__0_carry__1_i_4_n_0\,
      O(3) => \channel_6_dutycycle_o0__0_carry__1_n_4\,
      O(2) => \channel_6_dutycycle_o0__0_carry__1_n_5\,
      O(1) => \channel_6_dutycycle_o0__0_carry__1_n_6\,
      O(0) => \channel_6_dutycycle_o0__0_carry__1_n_7\,
      S(3) => \channel_6_dutycycle_o0__0_carry__1_i_5_n_0\,
      S(2) => \channel_6_dutycycle_o0__0_carry__1_i_6_n_0\,
      S(1) => \channel_6_dutycycle_o0__0_carry__1_i_7_n_0\,
      S(0) => \channel_6_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_6_dutycycle_o0__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(10),
      I1 => channel_6_dutycycle_counter_reg(8),
      I2 => channel_6_dutycycle_counter_reg(12),
      O => \channel_6_dutycycle_o0__0_carry__1_i_1_n_0\
    );
\channel_6_dutycycle_o0__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(9),
      I1 => channel_6_dutycycle_counter_reg(7),
      I2 => channel_6_dutycycle_counter_reg(11),
      O => \channel_6_dutycycle_o0__0_carry__1_i_2_n_0\
    );
\channel_6_dutycycle_o0__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(8),
      I1 => channel_6_dutycycle_counter_reg(6),
      I2 => channel_6_dutycycle_counter_reg(10),
      O => \channel_6_dutycycle_o0__0_carry__1_i_3_n_0\
    );
\channel_6_dutycycle_o0__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(7),
      I1 => channel_6_dutycycle_counter_reg(5),
      I2 => channel_6_dutycycle_counter_reg(9),
      O => \channel_6_dutycycle_o0__0_carry__1_i_4_n_0\
    );
\channel_6_dutycycle_o0__0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(12),
      I1 => channel_6_dutycycle_counter_reg(8),
      I2 => channel_6_dutycycle_counter_reg(10),
      I3 => channel_6_dutycycle_counter_reg(9),
      I4 => channel_6_dutycycle_counter_reg(11),
      I5 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o0__0_carry__1_i_5_n_0\
    );
\channel_6_dutycycle_o0__0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(11),
      I1 => channel_6_dutycycle_counter_reg(7),
      I2 => channel_6_dutycycle_counter_reg(9),
      I3 => channel_6_dutycycle_counter_reg(8),
      I4 => channel_6_dutycycle_counter_reg(10),
      I5 => channel_6_dutycycle_counter_reg(12),
      O => \channel_6_dutycycle_o0__0_carry__1_i_6_n_0\
    );
\channel_6_dutycycle_o0__0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(10),
      I1 => channel_6_dutycycle_counter_reg(6),
      I2 => channel_6_dutycycle_counter_reg(8),
      I3 => channel_6_dutycycle_counter_reg(7),
      I4 => channel_6_dutycycle_counter_reg(9),
      I5 => channel_6_dutycycle_counter_reg(11),
      O => \channel_6_dutycycle_o0__0_carry__1_i_7_n_0\
    );
\channel_6_dutycycle_o0__0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(9),
      I1 => channel_6_dutycycle_counter_reg(5),
      I2 => channel_6_dutycycle_counter_reg(7),
      I3 => channel_6_dutycycle_counter_reg(6),
      I4 => channel_6_dutycycle_counter_reg(8),
      I5 => channel_6_dutycycle_counter_reg(10),
      O => \channel_6_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_6_dutycycle_o0__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__0_carry__1_n_0\,
      CO(3) => \channel_6_dutycycle_o0__0_carry__2_n_0\,
      CO(2) => \channel_6_dutycycle_o0__0_carry__2_n_1\,
      CO(1) => \channel_6_dutycycle_o0__0_carry__2_n_2\,
      CO(0) => \channel_6_dutycycle_o0__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__0_carry__2_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__0_carry__2_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__0_carry__2_i_3_n_0\,
      DI(0) => \channel_6_dutycycle_o0__0_carry__2_i_4_n_0\,
      O(3) => \channel_6_dutycycle_o0__0_carry__2_n_4\,
      O(2) => \channel_6_dutycycle_o0__0_carry__2_n_5\,
      O(1) => \channel_6_dutycycle_o0__0_carry__2_n_6\,
      O(0) => \channel_6_dutycycle_o0__0_carry__2_n_7\,
      S(3) => \channel_6_dutycycle_o0__0_carry__2_i_5_n_0\,
      S(2) => \channel_6_dutycycle_o0__0_carry__2_i_6_n_0\,
      S(1) => \channel_6_dutycycle_o0__0_carry__2_i_7_n_0\,
      S(0) => \channel_6_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_6_dutycycle_o0__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(14),
      I1 => channel_6_dutycycle_counter_reg(12),
      I2 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o0__0_carry__2_i_1_n_0\
    );
\channel_6_dutycycle_o0__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(13),
      I1 => channel_6_dutycycle_counter_reg(11),
      I2 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o0__0_carry__2_i_2_n_0\
    );
\channel_6_dutycycle_o0__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(12),
      I1 => channel_6_dutycycle_counter_reg(10),
      I2 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o0__0_carry__2_i_3_n_0\
    );
\channel_6_dutycycle_o0__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(11),
      I1 => channel_6_dutycycle_counter_reg(9),
      I2 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o0__0_carry__2_i_4_n_0\
    );
\channel_6_dutycycle_o0__0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(16),
      I1 => channel_6_dutycycle_counter_reg(12),
      I2 => channel_6_dutycycle_counter_reg(14),
      I3 => channel_6_dutycycle_counter_reg(13),
      I4 => channel_6_dutycycle_counter_reg(15),
      I5 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o0__0_carry__2_i_5_n_0\
    );
\channel_6_dutycycle_o0__0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(15),
      I1 => channel_6_dutycycle_counter_reg(11),
      I2 => channel_6_dutycycle_counter_reg(13),
      I3 => channel_6_dutycycle_counter_reg(12),
      I4 => channel_6_dutycycle_counter_reg(14),
      I5 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o0__0_carry__2_i_6_n_0\
    );
\channel_6_dutycycle_o0__0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(14),
      I1 => channel_6_dutycycle_counter_reg(10),
      I2 => channel_6_dutycycle_counter_reg(12),
      I3 => channel_6_dutycycle_counter_reg(11),
      I4 => channel_6_dutycycle_counter_reg(13),
      I5 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o0__0_carry__2_i_7_n_0\
    );
\channel_6_dutycycle_o0__0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(13),
      I1 => channel_6_dutycycle_counter_reg(9),
      I2 => channel_6_dutycycle_counter_reg(11),
      I3 => channel_6_dutycycle_counter_reg(10),
      I4 => channel_6_dutycycle_counter_reg(12),
      I5 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_6_dutycycle_o0__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__0_carry__2_n_0\,
      CO(3) => \channel_6_dutycycle_o0__0_carry__3_n_0\,
      CO(2) => \channel_6_dutycycle_o0__0_carry__3_n_1\,
      CO(1) => \channel_6_dutycycle_o0__0_carry__3_n_2\,
      CO(0) => \channel_6_dutycycle_o0__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => channel_6_dutycycle_counter_reg(16),
      DI(2) => \channel_6_dutycycle_o0__0_carry__3_i_1_n_0\,
      DI(1) => \channel_6_dutycycle_o0__0_carry__3_i_2_n_0\,
      DI(0) => \channel_6_dutycycle_o0__0_carry__3_i_3_n_0\,
      O(3) => \channel_6_dutycycle_o0__0_carry__3_n_4\,
      O(2) => \channel_6_dutycycle_o0__0_carry__3_n_5\,
      O(1) => \channel_6_dutycycle_o0__0_carry__3_n_6\,
      O(0) => \channel_6_dutycycle_o0__0_carry__3_n_7\,
      S(3) => \channel_6_dutycycle_o0__0_carry__3_i_4_n_0\,
      S(2) => \channel_6_dutycycle_o0__0_carry__3_i_5_n_0\,
      S(1) => \channel_6_dutycycle_o0__0_carry__3_i_6_n_0\,
      S(0) => \channel_6_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_6_dutycycle_o0__0_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(15),
      I1 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o0__0_carry__3_i_1_n_0\
    );
\channel_6_dutycycle_o0__0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(14),
      I1 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o0__0_carry__3_i_2_n_0\
    );
\channel_6_dutycycle_o0__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(15),
      I1 => channel_6_dutycycle_counter_reg(13),
      I2 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o0__0_carry__3_i_3_n_0\
    );
\channel_6_dutycycle_o0__0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(16),
      I1 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o0__0_carry__3_i_4_n_0\
    );
\channel_6_dutycycle_o0__0_carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(17),
      I1 => channel_6_dutycycle_counter_reg(15),
      I2 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o0__0_carry__3_i_5_n_0\
    );
\channel_6_dutycycle_o0__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(16),
      I1 => channel_6_dutycycle_counter_reg(14),
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o0__0_carry__3_i_6_n_0\
    );
\channel_6_dutycycle_o0__0_carry__3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(17),
      I1 => channel_6_dutycycle_counter_reg(13),
      I2 => channel_6_dutycycle_counter_reg(15),
      I3 => channel_6_dutycycle_counter_reg(16),
      I4 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_6_dutycycle_o0__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__0_carry__3_n_0\,
      CO(3 downto 2) => \NLW_channel_6_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_6_dutycycle_o0__0_carry__4_n_2\,
      CO(0) => \NLW_channel_6_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_6_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_6_dutycycle_o0__0_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_6_dutycycle_o0__0_carry__4_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_6_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_6_dutycycle_o0__0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_6_dutycycle_o0__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => channel_6_dutycycle_counter_reg(0),
      I2 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o0__0_carry_i_1_n_0\
    );
\channel_6_dutycycle_o0__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => channel_6_dutycycle_counter_reg(0),
      I2 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o0__0_carry_i_2_n_0\
    );
\channel_6_dutycycle_o0__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => channel_6_dutycycle_counter_reg(0),
      O => \channel_6_dutycycle_o0__0_carry_i_3_n_0\
    );
\channel_6_dutycycle_o0__0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(4),
      I1 => channel_6_dutycycle_counter_reg(0),
      I2 => channel_6_dutycycle_counter_reg(2),
      I3 => channel_6_dutycycle_counter_reg(3),
      I4 => channel_6_dutycycle_counter_reg(1),
      I5 => channel_6_dutycycle_counter_reg(5),
      O => \channel_6_dutycycle_o0__0_carry_i_4_n_0\
    );
\channel_6_dutycycle_o0__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => channel_6_dutycycle_counter_reg(0),
      I2 => channel_6_dutycycle_counter_reg(4),
      I3 => channel_6_dutycycle_counter_reg(1),
      I4 => channel_6_dutycycle_counter_reg(3),
      O => \channel_6_dutycycle_o0__0_carry_i_5_n_0\
    );
\channel_6_dutycycle_o0__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(0),
      I1 => channel_6_dutycycle_counter_reg(2),
      I2 => channel_6_dutycycle_counter_reg(1),
      I3 => channel_6_dutycycle_counter_reg(3),
      O => \channel_6_dutycycle_o0__0_carry_i_6_n_0\
    );
\channel_6_dutycycle_o0__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => channel_6_dutycycle_counter_reg(0),
      O => \channel_6_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_6_dutycycle_o0__129_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_dutycycle_o0__129_carry_n_0\,
      CO(2) => \channel_6_dutycycle_o0__129_carry_n_1\,
      CO(1) => \channel_6_dutycycle_o0__129_carry_n_2\,
      CO(0) => \channel_6_dutycycle_o0__129_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__0_carry__0_n_6\,
      DI(2) => \channel_6_dutycycle_o0__0_carry__0_n_7\,
      DI(1) => \channel_6_dutycycle_o0__0_carry_n_4\,
      DI(0) => \channel_6_dutycycle_o0__0_carry_n_5\,
      O(3 downto 0) => \NLW_channel_6_dutycycle_o0__129_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o0__129_carry_i_1_n_0\,
      S(2) => \channel_6_dutycycle_o0__129_carry_i_2_n_0\,
      S(1) => \channel_6_dutycycle_o0__129_carry_i_3_n_0\,
      S(0) => \channel_6_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_6_dutycycle_o0__129_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__129_carry_n_0\,
      CO(3) => \channel_6_dutycycle_o0__129_carry__0_n_0\,
      CO(2) => \channel_6_dutycycle_o0__129_carry__0_n_1\,
      CO(1) => \channel_6_dutycycle_o0__129_carry__0_n_2\,
      CO(0) => \channel_6_dutycycle_o0__129_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => channel_6_dutycycle_counter_reg(0),
      DI(2) => \channel_6_dutycycle_o0__0_carry__1_n_7\,
      DI(1) => \channel_6_dutycycle_o0__0_carry__0_n_4\,
      DI(0) => \channel_6_dutycycle_o0__0_carry__0_n_5\,
      O(3 downto 0) => \NLW_channel_6_dutycycle_o0__129_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o0__129_carry__0_i_1_n_0\,
      S(2) => \channel_6_dutycycle_o0__129_carry__0_i_2_n_0\,
      S(1) => \channel_6_dutycycle_o0__129_carry__0_i_3_n_0\,
      S(0) => \channel_6_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_6_dutycycle_o0__129_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__0_n_4\,
      I1 => \channel_6_dutycycle_o0__0_carry__1_n_6\,
      I2 => channel_6_dutycycle_counter_reg(0),
      O => \channel_6_dutycycle_o0__129_carry__0_i_1_n_0\
    );
\channel_6_dutycycle_o0__129_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry__1_n_7\,
      I1 => \channel_6_dutycycle_o0__58_carry__0_n_5\,
      O => \channel_6_dutycycle_o0__129_carry__0_i_2_n_0\
    );
\channel_6_dutycycle_o0__129_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry__0_n_4\,
      I1 => \channel_6_dutycycle_o0__58_carry__0_n_6\,
      O => \channel_6_dutycycle_o0__129_carry__0_i_3_n_0\
    );
\channel_6_dutycycle_o0__129_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry__0_n_5\,
      I1 => \channel_6_dutycycle_o0__58_carry__0_n_7\,
      O => \channel_6_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_6_dutycycle_o0__129_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__129_carry__0_n_0\,
      CO(3) => \channel_6_dutycycle_o0__129_carry__1_n_0\,
      CO(2) => \channel_6_dutycycle_o0__129_carry__1_n_1\,
      CO(1) => \channel_6_dutycycle_o0__129_carry__1_n_2\,
      CO(0) => \channel_6_dutycycle_o0__129_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__129_carry__1_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__129_carry__1_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__129_carry__1_i_3_n_0\,
      DI(0) => \channel_6_dutycycle_o0__129_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_6_dutycycle_o0__129_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o0__129_carry__1_i_5_n_0\,
      S(2) => \channel_6_dutycycle_o0__129_carry__1_i_6_n_0\,
      S(1) => \channel_6_dutycycle_o0__129_carry__1_i_7_n_0\,
      S(0) => \channel_6_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_6_dutycycle_o0__129_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_6_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_6_dutycycle_counter_reg(3),
      O => \channel_6_dutycycle_o0__129_carry__1_i_1_n_0\
    );
\channel_6_dutycycle_o0__129_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_6_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_6_dutycycle_counter_reg(2),
      O => \channel_6_dutycycle_o0__129_carry__1_i_2_n_0\
    );
\channel_6_dutycycle_o0__129_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_6_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_6_dutycycle_counter_reg(1),
      O => \channel_6_dutycycle_o0__129_carry__1_i_3_n_0\
    );
\channel_6_dutycycle_o0__129_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(1),
      I1 => \channel_6_dutycycle_o0__58_carry__1_n_7\,
      I2 => \channel_6_dutycycle_o0__0_carry__1_n_5\,
      O => \channel_6_dutycycle_o0__129_carry__1_i_4_n_0\
    );
\channel_6_dutycycle_o0__129_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_6_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_6_dutycycle_counter_reg(4),
      I3 => \channel_6_dutycycle_o0__129_carry__1_i_1_n_0\,
      O => \channel_6_dutycycle_o0__129_carry__1_i_5_n_0\
    );
\channel_6_dutycycle_o0__129_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_6_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_6_dutycycle_counter_reg(3),
      I3 => \channel_6_dutycycle_o0__129_carry__1_i_2_n_0\,
      O => \channel_6_dutycycle_o0__129_carry__1_i_6_n_0\
    );
\channel_6_dutycycle_o0__129_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_6_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_6_dutycycle_counter_reg(2),
      I3 => \channel_6_dutycycle_o0__129_carry__1_i_3_n_0\,
      O => \channel_6_dutycycle_o0__129_carry__1_i_7_n_0\
    );
\channel_6_dutycycle_o0__129_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_6_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_6_dutycycle_counter_reg(1),
      I3 => \channel_6_dutycycle_o0__0_carry__1_n_6\,
      I4 => \channel_6_dutycycle_o0__58_carry__0_n_4\,
      O => \channel_6_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_6_dutycycle_o0__129_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__129_carry__1_n_0\,
      CO(3) => \channel_6_dutycycle_o0__129_carry__2_n_0\,
      CO(2) => \channel_6_dutycycle_o0__129_carry__2_n_1\,
      CO(1) => \channel_6_dutycycle_o0__129_carry__2_n_2\,
      CO(0) => \channel_6_dutycycle_o0__129_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__129_carry__2_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__129_carry__2_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__129_carry__2_i_3_n_0\,
      DI(0) => \channel_6_dutycycle_o0__129_carry__2_i_4_n_0\,
      O(3) => \channel_6_dutycycle_o0__129_carry__2_n_4\,
      O(2) => \channel_6_dutycycle_o0__129_carry__2_n_5\,
      O(1 downto 0) => \NLW_channel_6_dutycycle_o0__129_carry__2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_6_dutycycle_o0__129_carry__2_i_5_n_0\,
      S(2) => \channel_6_dutycycle_o0__129_carry__2_i_6_n_0\,
      S(1) => \channel_6_dutycycle_o0__129_carry__2_i_7_n_0\,
      S(0) => \channel_6_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_6_dutycycle_o0__129_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_6_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_6_dutycycle_counter_reg(7),
      O => \channel_6_dutycycle_o0__129_carry__2_i_1_n_0\
    );
\channel_6_dutycycle_o0__129_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_6_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_6_dutycycle_counter_reg(6),
      O => \channel_6_dutycycle_o0__129_carry__2_i_2_n_0\
    );
\channel_6_dutycycle_o0__129_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_6_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_6_dutycycle_counter_reg(5),
      O => \channel_6_dutycycle_o0__129_carry__2_i_3_n_0\
    );
\channel_6_dutycycle_o0__129_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_6_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o0__129_carry__2_i_4_n_0\
    );
\channel_6_dutycycle_o0__129_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_6_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_6_dutycycle_counter_reg(8),
      I3 => \channel_6_dutycycle_o0__129_carry__2_i_1_n_0\,
      O => \channel_6_dutycycle_o0__129_carry__2_i_5_n_0\
    );
\channel_6_dutycycle_o0__129_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_6_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_6_dutycycle_counter_reg(7),
      I3 => \channel_6_dutycycle_o0__129_carry__2_i_2_n_0\,
      O => \channel_6_dutycycle_o0__129_carry__2_i_6_n_0\
    );
\channel_6_dutycycle_o0__129_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_6_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_6_dutycycle_counter_reg(6),
      I3 => \channel_6_dutycycle_o0__129_carry__2_i_3_n_0\,
      O => \channel_6_dutycycle_o0__129_carry__2_i_7_n_0\
    );
\channel_6_dutycycle_o0__129_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_6_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_6_dutycycle_counter_reg(5),
      I3 => \channel_6_dutycycle_o0__129_carry__2_i_4_n_0\,
      O => \channel_6_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_6_dutycycle_o0__129_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__129_carry__2_n_0\,
      CO(3) => \channel_6_dutycycle_o0__129_carry__3_n_0\,
      CO(2) => \channel_6_dutycycle_o0__129_carry__3_n_1\,
      CO(1) => \channel_6_dutycycle_o0__129_carry__3_n_2\,
      CO(0) => \channel_6_dutycycle_o0__129_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__129_carry__3_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__129_carry__3_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__129_carry__3_i_3_n_0\,
      DI(0) => \channel_6_dutycycle_o0__129_carry__3_i_4_n_0\,
      O(3) => \channel_6_dutycycle_o0__129_carry__3_n_4\,
      O(2) => \channel_6_dutycycle_o0__129_carry__3_n_5\,
      O(1) => \channel_6_dutycycle_o0__129_carry__3_n_6\,
      O(0) => \channel_6_dutycycle_o0__129_carry__3_n_7\,
      S(3) => \channel_6_dutycycle_o0__129_carry__3_i_5_n_0\,
      S(2) => \channel_6_dutycycle_o0__129_carry__3_i_6_n_0\,
      S(1) => \channel_6_dutycycle_o0__129_carry__3_i_7_n_0\,
      S(0) => \channel_6_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_6_dutycycle_o0__129_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_6_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_6_dutycycle_counter_reg(11),
      O => \channel_6_dutycycle_o0__129_carry__3_i_1_n_0\
    );
\channel_6_dutycycle_o0__129_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_6_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_6_dutycycle_counter_reg(10),
      O => \channel_6_dutycycle_o0__129_carry__3_i_2_n_0\
    );
\channel_6_dutycycle_o0__129_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_6_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_6_dutycycle_counter_reg(9),
      O => \channel_6_dutycycle_o0__129_carry__3_i_3_n_0\
    );
\channel_6_dutycycle_o0__129_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_6_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_6_dutycycle_counter_reg(8),
      O => \channel_6_dutycycle_o0__129_carry__3_i_4_n_0\
    );
\channel_6_dutycycle_o0__129_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_6_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_6_dutycycle_counter_reg(12),
      I3 => \channel_6_dutycycle_o0__129_carry__3_i_1_n_0\,
      O => \channel_6_dutycycle_o0__129_carry__3_i_5_n_0\
    );
\channel_6_dutycycle_o0__129_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_6_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_6_dutycycle_counter_reg(11),
      I3 => \channel_6_dutycycle_o0__129_carry__3_i_2_n_0\,
      O => \channel_6_dutycycle_o0__129_carry__3_i_6_n_0\
    );
\channel_6_dutycycle_o0__129_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_6_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_6_dutycycle_counter_reg(10),
      I3 => \channel_6_dutycycle_o0__129_carry__3_i_3_n_0\,
      O => \channel_6_dutycycle_o0__129_carry__3_i_7_n_0\
    );
\channel_6_dutycycle_o0__129_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_6_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_6_dutycycle_counter_reg(9),
      I3 => \channel_6_dutycycle_o0__129_carry__3_i_4_n_0\,
      O => \channel_6_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_6_dutycycle_o0__129_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__129_carry__3_n_0\,
      CO(3) => \channel_6_dutycycle_o0__129_carry__4_n_0\,
      CO(2) => \channel_6_dutycycle_o0__129_carry__4_n_1\,
      CO(1) => \channel_6_dutycycle_o0__129_carry__4_n_2\,
      CO(0) => \channel_6_dutycycle_o0__129_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__129_carry__4_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__129_carry__4_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__129_carry__4_i_3_n_0\,
      DI(0) => \channel_6_dutycycle_o0__129_carry__4_i_4_n_0\,
      O(3) => \channel_6_dutycycle_o0__129_carry__4_n_4\,
      O(2) => \channel_6_dutycycle_o0__129_carry__4_n_5\,
      O(1) => \channel_6_dutycycle_o0__129_carry__4_n_6\,
      O(0) => \channel_6_dutycycle_o0__129_carry__4_n_7\,
      S(3) => \channel_6_dutycycle_o0__129_carry__4_i_5_n_0\,
      S(2) => \channel_6_dutycycle_o0__129_carry__4_i_6_n_0\,
      S(1) => \channel_6_dutycycle_o0__129_carry__4_i_7_n_0\,
      S(0) => \channel_6_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_6_dutycycle_o0__129_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_6_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o0__129_carry__4_i_1_n_0\
    );
\channel_6_dutycycle_o0__129_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_6_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o0__129_carry__4_i_2_n_0\
    );
\channel_6_dutycycle_o0__129_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_6_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o0__129_carry__4_i_3_n_0\
    );
\channel_6_dutycycle_o0__129_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_6_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_6_dutycycle_counter_reg(12),
      O => \channel_6_dutycycle_o0__129_carry__4_i_4_n_0\
    );
\channel_6_dutycycle_o0__129_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_6_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_6_dutycycle_counter_reg(16),
      I3 => \channel_6_dutycycle_o0__129_carry__4_i_1_n_0\,
      O => \channel_6_dutycycle_o0__129_carry__4_i_5_n_0\
    );
\channel_6_dutycycle_o0__129_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_6_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_6_dutycycle_counter_reg(15),
      I3 => \channel_6_dutycycle_o0__129_carry__4_i_2_n_0\,
      O => \channel_6_dutycycle_o0__129_carry__4_i_6_n_0\
    );
\channel_6_dutycycle_o0__129_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_6_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_6_dutycycle_counter_reg(14),
      I3 => \channel_6_dutycycle_o0__129_carry__4_i_3_n_0\,
      O => \channel_6_dutycycle_o0__129_carry__4_i_7_n_0\
    );
\channel_6_dutycycle_o0__129_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_6_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_6_dutycycle_counter_reg(13),
      I3 => \channel_6_dutycycle_o0__129_carry__4_i_4_n_0\,
      O => \channel_6_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_6_dutycycle_o0__129_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__129_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_6_dutycycle_o0__129_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_6_dutycycle_o0__129_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_6_dutycycle_o0__129_carry__5_i_1_n_0\,
      O(3 downto 2) => \NLW_channel_6_dutycycle_o0__129_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_6_dutycycle_o0__129_carry__5_n_6\,
      O(0) => \channel_6_dutycycle_o0__129_carry__5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \channel_6_dutycycle_o0__129_carry__5_i_2_n_0\,
      S(0) => \channel_6_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_6_dutycycle_o0__129_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_6_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o0__129_carry__5_i_1_n_0\
    );
\channel_6_dutycycle_o0__129_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(17),
      I1 => \channel_6_dutycycle_o0__129_carry__5_i_4_n_3\,
      I2 => \channel_6_dutycycle_o0__0_carry__4_n_2\,
      O => \channel_6_dutycycle_o0__129_carry__5_i_2_n_0\
    );
\channel_6_dutycycle_o0__129_carry__5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__5_i_1_n_0\,
      I1 => \channel_6_dutycycle_o0__0_carry__4_n_2\,
      I2 => \channel_6_dutycycle_o0__129_carry__5_i_4_n_3\,
      I3 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_6_dutycycle_o0__129_carry__5_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__58_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_6_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_6_dutycycle_o0__129_carry__5_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_6_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_6_dutycycle_o0__129_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry__0_n_6\,
      I1 => \channel_6_dutycycle_o0__58_carry_n_4\,
      O => \channel_6_dutycycle_o0__129_carry_i_1_n_0\
    );
\channel_6_dutycycle_o0__129_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry__0_n_7\,
      I1 => \channel_6_dutycycle_o0__58_carry_n_5\,
      O => \channel_6_dutycycle_o0__129_carry_i_2_n_0\
    );
\channel_6_dutycycle_o0__129_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry_n_4\,
      I1 => \channel_6_dutycycle_o0__58_carry_n_6\,
      O => \channel_6_dutycycle_o0__129_carry_i_3_n_0\
    );
\channel_6_dutycycle_o0__129_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__0_carry_n_5\,
      I1 => \channel_6_dutycycle_o0__58_carry_n_7\,
      O => \channel_6_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_6_dutycycle_o0__192_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_dutycycle_o0__192_carry_n_0\,
      CO(2) => \channel_6_dutycycle_o0__192_carry_n_1\,
      CO(1) => \channel_6_dutycycle_o0__192_carry_n_2\,
      CO(0) => \channel_6_dutycycle_o0__192_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__192_carry_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__192_carry_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__192_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_6_dutycycle_o0__192_carry_n_4\,
      O(2) => \channel_6_dutycycle_o0__192_carry_n_5\,
      O(1) => \channel_6_dutycycle_o0__192_carry_n_6\,
      O(0) => \channel_6_dutycycle_o0__192_carry_n_7\,
      S(3) => \channel_6_dutycycle_o0__192_carry_i_4_n_0\,
      S(2) => \channel_6_dutycycle_o0__192_carry_i_5_n_0\,
      S(1) => \channel_6_dutycycle_o0__192_carry_i_6_n_0\,
      S(0) => \channel_6_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_6_dutycycle_o0__192_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__192_carry_n_0\,
      CO(3) => \channel_6_dutycycle_o0__192_carry__0_n_0\,
      CO(2) => \channel_6_dutycycle_o0__192_carry__0_n_1\,
      CO(1) => \channel_6_dutycycle_o0__192_carry__0_n_2\,
      CO(0) => \channel_6_dutycycle_o0__192_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__192_carry__0_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__192_carry__0_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__192_carry__0_i_3_n_0\,
      DI(0) => \channel_6_dutycycle_o0__192_carry__0_i_4_n_0\,
      O(3) => \channel_6_dutycycle_o0__192_carry__0_n_4\,
      O(2) => \channel_6_dutycycle_o0__192_carry__0_n_5\,
      O(1) => \channel_6_dutycycle_o0__192_carry__0_n_6\,
      O(0) => \channel_6_dutycycle_o0__192_carry__0_n_7\,
      S(3) => \channel_6_dutycycle_o0__192_carry__0_i_5_n_0\,
      S(2) => \channel_6_dutycycle_o0__192_carry__0_i_6_n_0\,
      S(1) => \channel_6_dutycycle_o0__192_carry__0_i_7_n_0\,
      S(0) => \channel_6_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_6_dutycycle_o0__192_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_6_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_6_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_6_dutycycle_o0__192_carry__0_i_1_n_0\
    );
\channel_6_dutycycle_o0__192_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_6_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_6_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_6_dutycycle_o0__192_carry__0_i_2_n_0\
    );
\channel_6_dutycycle_o0__192_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_6_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_6_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_6_dutycycle_o0__192_carry__0_i_3_n_0\
    );
\channel_6_dutycycle_o0__192_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_6_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_6_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_6_dutycycle_o0__192_carry__0_i_4_n_0\
    );
\channel_6_dutycycle_o0__192_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_6_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_6_dutycycle_o0__129_carry__4_n_7\,
      I3 => \channel_6_dutycycle_o0__129_carry__3_n_4\,
      I4 => \channel_6_dutycycle_o0__129_carry__4_n_6\,
      I5 => \channel_6_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_6_dutycycle_o0__192_carry__0_i_5_n_0\
    );
\channel_6_dutycycle_o0__192_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_6_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_6_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_6_dutycycle_o0__129_carry__3_n_5\,
      I4 => \channel_6_dutycycle_o0__129_carry__4_n_7\,
      I5 => \channel_6_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_6_dutycycle_o0__192_carry__0_i_6_n_0\
    );
\channel_6_dutycycle_o0__192_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_6_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_6_dutycycle_o0__129_carry__3_n_5\,
      I3 => \channel_6_dutycycle_o0__129_carry__3_n_6\,
      I4 => \channel_6_dutycycle_o0__129_carry__3_n_4\,
      I5 => \channel_6_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_6_dutycycle_o0__192_carry__0_i_7_n_0\
    );
\channel_6_dutycycle_o0__192_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_6_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_6_dutycycle_o0__129_carry__3_n_6\,
      I3 => \channel_6_dutycycle_o0__129_carry__3_n_7\,
      I4 => \channel_6_dutycycle_o0__129_carry__3_n_5\,
      I5 => \channel_6_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_6_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_6_dutycycle_o0__192_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__192_carry__0_n_0\,
      CO(3) => \channel_6_dutycycle_o0__192_carry__1_n_0\,
      CO(2) => \channel_6_dutycycle_o0__192_carry__1_n_1\,
      CO(1) => \channel_6_dutycycle_o0__192_carry__1_n_2\,
      CO(0) => \channel_6_dutycycle_o0__192_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__192_carry__1_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__192_carry__1_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__192_carry__1_i_3_n_0\,
      DI(0) => \channel_6_dutycycle_o0__192_carry__1_i_4_n_0\,
      O(3) => \channel_6_dutycycle_o0__192_carry__1_n_4\,
      O(2) => \channel_6_dutycycle_o0__192_carry__1_n_5\,
      O(1) => \channel_6_dutycycle_o0__192_carry__1_n_6\,
      O(0) => \channel_6_dutycycle_o0__192_carry__1_n_7\,
      S(3) => \channel_6_dutycycle_o0__192_carry__1_i_5_n_0\,
      S(2) => \channel_6_dutycycle_o0__192_carry__1_i_6_n_0\,
      S(1) => \channel_6_dutycycle_o0__192_carry__1_i_7_n_0\,
      S(0) => \channel_6_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_6_dutycycle_o0__192_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_6_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_6_dutycycle_o0__192_carry__1_i_1_n_0\
    );
\channel_6_dutycycle_o0__192_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_6_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_6_dutycycle_o0__192_carry__1_i_2_n_0\
    );
\channel_6_dutycycle_o0__192_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_6_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_6_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_6_dutycycle_o0__192_carry__1_i_3_n_0\
    );
\channel_6_dutycycle_o0__192_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_6_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_6_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_6_dutycycle_o0__192_carry__1_i_4_n_0\
    );
\channel_6_dutycycle_o0__192_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_6_dutycycle_o0__129_carry__4_n_5\,
      I2 => \channel_6_dutycycle_o0__129_carry__5_n_6\,
      I3 => \channel_6_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_6_dutycycle_o0__192_carry__1_i_5_n_0\
    );
\channel_6_dutycycle_o0__192_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_6_dutycycle_o0__129_carry__4_n_6\,
      I2 => \channel_6_dutycycle_o0__129_carry__5_n_7\,
      I3 => \channel_6_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_6_dutycycle_o0__192_carry__1_i_6_n_0\
    );
\channel_6_dutycycle_o0__192_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_6_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_6_dutycycle_o0__129_carry__4_n_5\,
      I3 => \channel_6_dutycycle_o0__129_carry__4_n_4\,
      I4 => \channel_6_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_6_dutycycle_o0__192_carry__1_i_7_n_0\
    );
\channel_6_dutycycle_o0__192_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_6_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_6_dutycycle_o0__129_carry__4_n_6\,
      I3 => \channel_6_dutycycle_o0__129_carry__4_n_7\,
      I4 => \channel_6_dutycycle_o0__129_carry__4_n_5\,
      I5 => \channel_6_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_6_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_6_dutycycle_o0__192_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__192_carry__1_n_0\,
      CO(3 downto 0) => \NLW_channel_6_dutycycle_o0__192_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_6_dutycycle_o0__192_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_6_dutycycle_o0__192_carry__2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_6_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_6_dutycycle_o0__192_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_6_dutycycle_o0__129_carry__4_n_4\,
      I2 => \channel_6_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_6_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_6_dutycycle_o0__192_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_6_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_6_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_6_dutycycle_o0__192_carry_i_1_n_0\
    );
\channel_6_dutycycle_o0__192_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_6_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_6_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_6_dutycycle_o0__192_carry_i_2_n_0\
    );
\channel_6_dutycycle_o0__192_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_6_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_6_dutycycle_o0__192_carry_i_3_n_0\
    );
\channel_6_dutycycle_o0__192_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_6_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_6_dutycycle_o0__129_carry__3_n_7\,
      I3 => \channel_6_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_6_dutycycle_o0__129_carry__3_n_6\,
      I5 => \channel_6_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_6_dutycycle_o0__192_carry_i_4_n_0\
    );
\channel_6_dutycycle_o0__192_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_6_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_6_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_6_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_6_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_6_dutycycle_o0__192_carry_i_5_n_0\
    );
\channel_6_dutycycle_o0__192_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_6_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_6_dutycycle_o0__129_carry__2_n_4\,
      I3 => \channel_6_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_6_dutycycle_o0__192_carry_i_6_n_0\
    );
\channel_6_dutycycle_o0__192_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_6_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_6_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_6_dutycycle_o0__229_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_dutycycle_o0__229_carry_n_0\,
      CO(2) => \channel_6_dutycycle_o0__229_carry_n_1\,
      CO(1) => \channel_6_dutycycle_o0__229_carry_n_2\,
      CO(0) => \channel_6_dutycycle_o0__229_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__229_carry_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__229_carry_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__229_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_6_dutycycle_o0__229_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o0__229_carry_i_4_n_0\,
      S(2) => \channel_6_dutycycle_o0__229_carry_i_5_n_0\,
      S(1) => \channel_6_dutycycle_o0__229_carry_i_6_n_0\,
      S(0) => \channel_6_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_6_dutycycle_o0__229_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__229_carry_n_0\,
      CO(3) => \channel_6_dutycycle_o0__229_carry__0_n_0\,
      CO(2) => \channel_6_dutycycle_o0__229_carry__0_n_1\,
      CO(1) => \channel_6_dutycycle_o0__229_carry__0_n_2\,
      CO(0) => \channel_6_dutycycle_o0__229_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__229_carry__0_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__229_carry__0_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__229_carry__0_i_3_n_0\,
      DI(0) => \channel_6_dutycycle_o0__229_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_6_dutycycle_o0__229_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o0__229_carry__0_i_5_n_0\,
      S(2) => \channel_6_dutycycle_o0__229_carry__0_i_6_n_0\,
      S(1) => \channel_6_dutycycle_o0__229_carry__0_i_7_n_0\,
      S(0) => \channel_6_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_6_dutycycle_o0__229_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__192_carry_n_4\,
      I1 => channel_6_dutycycle_counter_reg(8),
      O => \channel_6_dutycycle_o0__229_carry__0_i_1_n_0\
    );
\channel_6_dutycycle_o0__229_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__192_carry_n_5\,
      I1 => channel_6_dutycycle_counter_reg(7),
      O => \channel_6_dutycycle_o0__229_carry__0_i_2_n_0\
    );
\channel_6_dutycycle_o0__229_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__192_carry_n_6\,
      I1 => channel_6_dutycycle_counter_reg(6),
      O => \channel_6_dutycycle_o0__229_carry__0_i_3_n_0\
    );
\channel_6_dutycycle_o0__229_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__192_carry_n_7\,
      I1 => channel_6_dutycycle_counter_reg(5),
      O => \channel_6_dutycycle_o0__229_carry__0_i_4_n_0\
    );
\channel_6_dutycycle_o0__229_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(8),
      I1 => \channel_6_dutycycle_o0__192_carry_n_4\,
      I2 => \channel_6_dutycycle_o0__192_carry__0_n_7\,
      I3 => channel_6_dutycycle_counter_reg(9),
      O => \channel_6_dutycycle_o0__229_carry__0_i_5_n_0\
    );
\channel_6_dutycycle_o0__229_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(7),
      I1 => \channel_6_dutycycle_o0__192_carry_n_5\,
      I2 => \channel_6_dutycycle_o0__192_carry_n_4\,
      I3 => channel_6_dutycycle_counter_reg(8),
      O => \channel_6_dutycycle_o0__229_carry__0_i_6_n_0\
    );
\channel_6_dutycycle_o0__229_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(6),
      I1 => \channel_6_dutycycle_o0__192_carry_n_6\,
      I2 => \channel_6_dutycycle_o0__192_carry_n_5\,
      I3 => channel_6_dutycycle_counter_reg(7),
      O => \channel_6_dutycycle_o0__229_carry__0_i_7_n_0\
    );
\channel_6_dutycycle_o0__229_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(5),
      I1 => \channel_6_dutycycle_o0__192_carry_n_7\,
      I2 => \channel_6_dutycycle_o0__192_carry_n_6\,
      I3 => channel_6_dutycycle_counter_reg(6),
      O => \channel_6_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_6_dutycycle_o0__229_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__229_carry__0_n_0\,
      CO(3) => \channel_6_dutycycle_o0__229_carry__1_n_0\,
      CO(2) => \channel_6_dutycycle_o0__229_carry__1_n_1\,
      CO(1) => \channel_6_dutycycle_o0__229_carry__1_n_2\,
      CO(0) => \channel_6_dutycycle_o0__229_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__229_carry__1_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__229_carry__1_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__229_carry__1_i_3_n_0\,
      DI(0) => \channel_6_dutycycle_o0__229_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_6_dutycycle_o0__229_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o0__229_carry__1_i_5_n_0\,
      S(2) => \channel_6_dutycycle_o0__229_carry__1_i_6_n_0\,
      S(1) => \channel_6_dutycycle_o0__229_carry__1_i_7_n_0\,
      S(0) => \channel_6_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_6_dutycycle_o0__229_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__192_carry__0_n_4\,
      I1 => channel_6_dutycycle_counter_reg(12),
      O => \channel_6_dutycycle_o0__229_carry__1_i_1_n_0\
    );
\channel_6_dutycycle_o0__229_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__192_carry__0_n_5\,
      I1 => channel_6_dutycycle_counter_reg(11),
      O => \channel_6_dutycycle_o0__229_carry__1_i_2_n_0\
    );
\channel_6_dutycycle_o0__229_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__192_carry__0_n_6\,
      I1 => channel_6_dutycycle_counter_reg(10),
      O => \channel_6_dutycycle_o0__229_carry__1_i_3_n_0\
    );
\channel_6_dutycycle_o0__229_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__192_carry__0_n_7\,
      I1 => channel_6_dutycycle_counter_reg(9),
      O => \channel_6_dutycycle_o0__229_carry__1_i_4_n_0\
    );
\channel_6_dutycycle_o0__229_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(12),
      I1 => \channel_6_dutycycle_o0__192_carry__0_n_4\,
      I2 => \channel_6_dutycycle_o0__192_carry__1_n_7\,
      I3 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o0__229_carry__1_i_5_n_0\
    );
\channel_6_dutycycle_o0__229_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(11),
      I1 => \channel_6_dutycycle_o0__192_carry__0_n_5\,
      I2 => \channel_6_dutycycle_o0__192_carry__0_n_4\,
      I3 => channel_6_dutycycle_counter_reg(12),
      O => \channel_6_dutycycle_o0__229_carry__1_i_6_n_0\
    );
\channel_6_dutycycle_o0__229_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(10),
      I1 => \channel_6_dutycycle_o0__192_carry__0_n_6\,
      I2 => \channel_6_dutycycle_o0__192_carry__0_n_5\,
      I3 => channel_6_dutycycle_counter_reg(11),
      O => \channel_6_dutycycle_o0__229_carry__1_i_7_n_0\
    );
\channel_6_dutycycle_o0__229_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(9),
      I1 => \channel_6_dutycycle_o0__192_carry__0_n_7\,
      I2 => \channel_6_dutycycle_o0__192_carry__0_n_6\,
      I3 => channel_6_dutycycle_counter_reg(10),
      O => \channel_6_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_6_dutycycle_o0__229_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__229_carry__1_n_0\,
      CO(3) => \channel_6_dutycycle_o0__229_carry__2_n_0\,
      CO(2) => \channel_6_dutycycle_o0__229_carry__2_n_1\,
      CO(1) => \channel_6_dutycycle_o0__229_carry__2_n_2\,
      CO(0) => \channel_6_dutycycle_o0__229_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__229_carry__2_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__229_carry__2_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__229_carry__2_i_3_n_0\,
      DI(0) => \channel_6_dutycycle_o0__229_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_6_dutycycle_o0__229_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o0__229_carry__2_i_5_n_0\,
      S(2) => \channel_6_dutycycle_o0__229_carry__2_i_6_n_0\,
      S(1) => \channel_6_dutycycle_o0__229_carry__2_i_7_n_0\,
      S(0) => \channel_6_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_6_dutycycle_o0__229_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__192_carry__1_n_4\,
      I1 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o0__229_carry__2_i_1_n_0\
    );
\channel_6_dutycycle_o0__229_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__192_carry__1_n_5\,
      I1 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o0__229_carry__2_i_2_n_0\
    );
\channel_6_dutycycle_o0__229_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__192_carry__1_n_6\,
      I1 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o0__229_carry__2_i_3_n_0\
    );
\channel_6_dutycycle_o0__229_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__192_carry__1_n_7\,
      I1 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o0__229_carry__2_i_4_n_0\
    );
\channel_6_dutycycle_o0__229_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(16),
      I1 => \channel_6_dutycycle_o0__192_carry__1_n_4\,
      I2 => \channel_6_dutycycle_o0__192_carry__2_n_7\,
      I3 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o0__229_carry__2_i_5_n_0\
    );
\channel_6_dutycycle_o0__229_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(15),
      I1 => \channel_6_dutycycle_o0__192_carry__1_n_5\,
      I2 => \channel_6_dutycycle_o0__192_carry__1_n_4\,
      I3 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o0__229_carry__2_i_6_n_0\
    );
\channel_6_dutycycle_o0__229_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(14),
      I1 => \channel_6_dutycycle_o0__192_carry__1_n_6\,
      I2 => \channel_6_dutycycle_o0__192_carry__1_n_5\,
      I3 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o0__229_carry__2_i_7_n_0\
    );
\channel_6_dutycycle_o0__229_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(13),
      I1 => \channel_6_dutycycle_o0__192_carry__1_n_7\,
      I2 => \channel_6_dutycycle_o0__192_carry__1_n_6\,
      I3 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_6_dutycycle_o0__229_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__3_n_7\,
      I1 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o0__229_carry_i_1_n_0\
    );
\channel_6_dutycycle_o0__229_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__2_n_4\,
      I1 => channel_6_dutycycle_counter_reg(3),
      O => \channel_6_dutycycle_o0__229_carry_i_2_n_0\
    );
\channel_6_dutycycle_o0__229_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__2_n_5\,
      I1 => channel_6_dutycycle_counter_reg(2),
      O => \channel_6_dutycycle_o0__229_carry_i_3_n_0\
    );
\channel_6_dutycycle_o0__229_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(4),
      I1 => \channel_6_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_6_dutycycle_o0__192_carry_n_7\,
      I3 => channel_6_dutycycle_counter_reg(5),
      O => \channel_6_dutycycle_o0__229_carry_i_4_n_0\
    );
\channel_6_dutycycle_o0__229_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(3),
      I1 => \channel_6_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_6_dutycycle_o0__129_carry__3_n_7\,
      I3 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o0__229_carry_i_5_n_0\
    );
\channel_6_dutycycle_o0__229_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => \channel_6_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_6_dutycycle_o0__129_carry__2_n_4\,
      I3 => channel_6_dutycycle_counter_reg(3),
      O => \channel_6_dutycycle_o0__229_carry_i_6_n_0\
    );
\channel_6_dutycycle_o0__229_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => \channel_6_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_6_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_6_dutycycle_o0__260_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_dutycycle_o0__260_carry_n_0\,
      CO(2) => \channel_6_dutycycle_o0__260_carry_n_1\,
      CO(1) => \channel_6_dutycycle_o0__260_carry_n_2\,
      CO(0) => \channel_6_dutycycle_o0__260_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_6_dutycycle_o0__260_carry_n_4\,
      O(2) => \channel_6_dutycycle_o0__260_carry_n_5\,
      O(1) => \channel_6_dutycycle_o0__260_carry_n_6\,
      O(0) => \channel_6_dutycycle_o0__260_carry_n_7\,
      S(3) => \channel_6_dutycycle_o0__129_carry__3_n_6\,
      S(2) => \channel_6_dutycycle_o0__129_carry__3_n_7\,
      S(1) => \channel_6_dutycycle_o0__129_carry__2_n_4\,
      S(0) => \channel_6_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_6_dutycycle_o0__260_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__260_carry_n_0\,
      CO(3) => \channel_6_dutycycle_o0__260_carry__0_n_0\,
      CO(2) => \channel_6_dutycycle_o0__260_carry__0_n_1\,
      CO(1) => \channel_6_dutycycle_o0__260_carry__0_n_2\,
      CO(0) => \channel_6_dutycycle_o0__260_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_dutycycle_o0__260_carry__0_n_4\,
      O(2) => \channel_6_dutycycle_o0__260_carry__0_n_5\,
      O(1) => \channel_6_dutycycle_o0__260_carry__0_n_6\,
      O(0) => \channel_6_dutycycle_o0__260_carry__0_n_7\,
      S(3) => \channel_6_dutycycle_o0__129_carry__4_n_6\,
      S(2) => \channel_6_dutycycle_o0__129_carry__4_n_7\,
      S(1) => \channel_6_dutycycle_o0__129_carry__3_n_4\,
      S(0) => \channel_6_dutycycle_o0__129_carry__3_n_5\
    );
\channel_6_dutycycle_o0__260_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__260_carry__0_n_0\,
      CO(3) => \NLW_channel_6_dutycycle_o0__260_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \channel_6_dutycycle_o0__260_carry__1_n_1\,
      CO(1) => \channel_6_dutycycle_o0__260_carry__1_n_2\,
      CO(0) => \channel_6_dutycycle_o0__260_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_dutycycle_o0__260_carry__1_n_4\,
      O(2) => \channel_6_dutycycle_o0__260_carry__1_n_5\,
      O(1) => \channel_6_dutycycle_o0__260_carry__1_n_6\,
      O(0) => \channel_6_dutycycle_o0__260_carry__1_n_7\,
      S(3) => \channel_6_dutycycle_o0__129_carry__5_n_6\,
      S(2) => \channel_6_dutycycle_o0__129_carry__5_n_7\,
      S(1) => \channel_6_dutycycle_o0__129_carry__4_n_4\,
      S(0) => \channel_6_dutycycle_o0__129_carry__4_n_5\
    );
\channel_6_dutycycle_o0__260_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_6_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_6_dutycycle_o0__58_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_dutycycle_o0__58_carry_n_0\,
      CO(2) => \channel_6_dutycycle_o0__58_carry_n_1\,
      CO(1) => \channel_6_dutycycle_o0__58_carry_n_2\,
      CO(0) => \channel_6_dutycycle_o0__58_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_6_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \channel_6_dutycycle_o0__58_carry_n_4\,
      O(2) => \channel_6_dutycycle_o0__58_carry_n_5\,
      O(1) => \channel_6_dutycycle_o0__58_carry_n_6\,
      O(0) => \channel_6_dutycycle_o0__58_carry_n_7\,
      S(3) => \channel_6_dutycycle_o0__58_carry_i_1_n_0\,
      S(2) => \channel_6_dutycycle_o0__58_carry_i_2_n_0\,
      S(1) => \channel_6_dutycycle_o0__58_carry_i_3_n_0\,
      S(0) => channel_6_dutycycle_counter_reg(0)
    );
\channel_6_dutycycle_o0__58_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__58_carry_n_0\,
      CO(3) => \channel_6_dutycycle_o0__58_carry__0_n_0\,
      CO(2) => \channel_6_dutycycle_o0__58_carry__0_n_1\,
      CO(1) => \channel_6_dutycycle_o0__58_carry__0_n_2\,
      CO(0) => \channel_6_dutycycle_o0__58_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__58_carry__0_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__58_carry__0_i_2_n_0\,
      DI(1 downto 0) => channel_6_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_6_dutycycle_o0__58_carry__0_n_4\,
      O(2) => \channel_6_dutycycle_o0__58_carry__0_n_5\,
      O(1) => \channel_6_dutycycle_o0__58_carry__0_n_6\,
      O(0) => \channel_6_dutycycle_o0__58_carry__0_n_7\,
      S(3) => \channel_6_dutycycle_o0__58_carry__0_i_3_n_0\,
      S(2) => \channel_6_dutycycle_o0__58_carry__0_i_4_n_0\,
      S(1) => \channel_6_dutycycle_o0__58_carry__0_i_5_n_0\,
      S(0) => \channel_6_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_6_dutycycle_o0__58_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(6),
      I1 => channel_6_dutycycle_counter_reg(1),
      I2 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o0__58_carry__0_i_1_n_0\
    );
\channel_6_dutycycle_o0__58_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(6),
      I1 => channel_6_dutycycle_counter_reg(1),
      I2 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o0__58_carry__0_i_2_n_0\
    );
\channel_6_dutycycle_o0__58_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(4),
      I1 => channel_6_dutycycle_counter_reg(1),
      I2 => channel_6_dutycycle_counter_reg(6),
      I3 => channel_6_dutycycle_counter_reg(7),
      I4 => channel_6_dutycycle_counter_reg(2),
      I5 => channel_6_dutycycle_counter_reg(5),
      O => \channel_6_dutycycle_o0__58_carry__0_i_3_n_0\
    );
\channel_6_dutycycle_o0__58_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(6),
      I1 => channel_6_dutycycle_counter_reg(1),
      I2 => channel_6_dutycycle_counter_reg(4),
      I3 => channel_6_dutycycle_counter_reg(5),
      I4 => channel_6_dutycycle_counter_reg(0),
      O => \channel_6_dutycycle_o0__58_carry__0_i_4_n_0\
    );
\channel_6_dutycycle_o0__58_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(0),
      I1 => channel_6_dutycycle_counter_reg(5),
      I2 => channel_6_dutycycle_counter_reg(3),
      O => \channel_6_dutycycle_o0__58_carry__0_i_5_n_0\
    );
\channel_6_dutycycle_o0__58_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_6_dutycycle_o0__58_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__58_carry__0_n_0\,
      CO(3) => \channel_6_dutycycle_o0__58_carry__1_n_0\,
      CO(2) => \channel_6_dutycycle_o0__58_carry__1_n_1\,
      CO(1) => \channel_6_dutycycle_o0__58_carry__1_n_2\,
      CO(0) => \channel_6_dutycycle_o0__58_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__58_carry__1_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__58_carry__1_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__58_carry__1_i_3_n_0\,
      DI(0) => \channel_6_dutycycle_o0__58_carry__1_i_4_n_0\,
      O(3) => \channel_6_dutycycle_o0__58_carry__1_n_4\,
      O(2) => \channel_6_dutycycle_o0__58_carry__1_n_5\,
      O(1) => \channel_6_dutycycle_o0__58_carry__1_n_6\,
      O(0) => \channel_6_dutycycle_o0__58_carry__1_n_7\,
      S(3) => \channel_6_dutycycle_o0__58_carry__1_i_5_n_0\,
      S(2) => \channel_6_dutycycle_o0__58_carry__1_i_6_n_0\,
      S(1) => \channel_6_dutycycle_o0__58_carry__1_i_7_n_0\,
      S(0) => \channel_6_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_6_dutycycle_o0__58_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(10),
      I1 => channel_6_dutycycle_counter_reg(5),
      I2 => channel_6_dutycycle_counter_reg(8),
      O => \channel_6_dutycycle_o0__58_carry__1_i_1_n_0\
    );
\channel_6_dutycycle_o0__58_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(9),
      I1 => channel_6_dutycycle_counter_reg(4),
      I2 => channel_6_dutycycle_counter_reg(7),
      O => \channel_6_dutycycle_o0__58_carry__1_i_2_n_0\
    );
\channel_6_dutycycle_o0__58_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(8),
      I1 => channel_6_dutycycle_counter_reg(3),
      I2 => channel_6_dutycycle_counter_reg(6),
      O => \channel_6_dutycycle_o0__58_carry__1_i_3_n_0\
    );
\channel_6_dutycycle_o0__58_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(7),
      I1 => channel_6_dutycycle_counter_reg(2),
      I2 => channel_6_dutycycle_counter_reg(5),
      O => \channel_6_dutycycle_o0__58_carry__1_i_4_n_0\
    );
\channel_6_dutycycle_o0__58_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(8),
      I1 => channel_6_dutycycle_counter_reg(5),
      I2 => channel_6_dutycycle_counter_reg(10),
      I3 => channel_6_dutycycle_counter_reg(11),
      I4 => channel_6_dutycycle_counter_reg(6),
      I5 => channel_6_dutycycle_counter_reg(9),
      O => \channel_6_dutycycle_o0__58_carry__1_i_5_n_0\
    );
\channel_6_dutycycle_o0__58_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(7),
      I1 => channel_6_dutycycle_counter_reg(4),
      I2 => channel_6_dutycycle_counter_reg(9),
      I3 => channel_6_dutycycle_counter_reg(10),
      I4 => channel_6_dutycycle_counter_reg(5),
      I5 => channel_6_dutycycle_counter_reg(8),
      O => \channel_6_dutycycle_o0__58_carry__1_i_6_n_0\
    );
\channel_6_dutycycle_o0__58_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(6),
      I1 => channel_6_dutycycle_counter_reg(3),
      I2 => channel_6_dutycycle_counter_reg(8),
      I3 => channel_6_dutycycle_counter_reg(9),
      I4 => channel_6_dutycycle_counter_reg(4),
      I5 => channel_6_dutycycle_counter_reg(7),
      O => \channel_6_dutycycle_o0__58_carry__1_i_7_n_0\
    );
\channel_6_dutycycle_o0__58_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(5),
      I1 => channel_6_dutycycle_counter_reg(2),
      I2 => channel_6_dutycycle_counter_reg(7),
      I3 => channel_6_dutycycle_counter_reg(8),
      I4 => channel_6_dutycycle_counter_reg(3),
      I5 => channel_6_dutycycle_counter_reg(6),
      O => \channel_6_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_6_dutycycle_o0__58_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__58_carry__1_n_0\,
      CO(3) => \channel_6_dutycycle_o0__58_carry__2_n_0\,
      CO(2) => \channel_6_dutycycle_o0__58_carry__2_n_1\,
      CO(1) => \channel_6_dutycycle_o0__58_carry__2_n_2\,
      CO(0) => \channel_6_dutycycle_o0__58_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__58_carry__2_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__58_carry__2_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__58_carry__2_i_3_n_0\,
      DI(0) => \channel_6_dutycycle_o0__58_carry__2_i_4_n_0\,
      O(3) => \channel_6_dutycycle_o0__58_carry__2_n_4\,
      O(2) => \channel_6_dutycycle_o0__58_carry__2_n_5\,
      O(1) => \channel_6_dutycycle_o0__58_carry__2_n_6\,
      O(0) => \channel_6_dutycycle_o0__58_carry__2_n_7\,
      S(3) => \channel_6_dutycycle_o0__58_carry__2_i_5_n_0\,
      S(2) => \channel_6_dutycycle_o0__58_carry__2_i_6_n_0\,
      S(1) => \channel_6_dutycycle_o0__58_carry__2_i_7_n_0\,
      S(0) => \channel_6_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_6_dutycycle_o0__58_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(14),
      I1 => channel_6_dutycycle_counter_reg(9),
      I2 => channel_6_dutycycle_counter_reg(12),
      O => \channel_6_dutycycle_o0__58_carry__2_i_1_n_0\
    );
\channel_6_dutycycle_o0__58_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(13),
      I1 => channel_6_dutycycle_counter_reg(8),
      I2 => channel_6_dutycycle_counter_reg(11),
      O => \channel_6_dutycycle_o0__58_carry__2_i_2_n_0\
    );
\channel_6_dutycycle_o0__58_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(12),
      I1 => channel_6_dutycycle_counter_reg(7),
      I2 => channel_6_dutycycle_counter_reg(10),
      O => \channel_6_dutycycle_o0__58_carry__2_i_3_n_0\
    );
\channel_6_dutycycle_o0__58_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(11),
      I1 => channel_6_dutycycle_counter_reg(6),
      I2 => channel_6_dutycycle_counter_reg(9),
      O => \channel_6_dutycycle_o0__58_carry__2_i_4_n_0\
    );
\channel_6_dutycycle_o0__58_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(12),
      I1 => channel_6_dutycycle_counter_reg(9),
      I2 => channel_6_dutycycle_counter_reg(14),
      I3 => channel_6_dutycycle_counter_reg(15),
      I4 => channel_6_dutycycle_counter_reg(10),
      I5 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o0__58_carry__2_i_5_n_0\
    );
\channel_6_dutycycle_o0__58_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(11),
      I1 => channel_6_dutycycle_counter_reg(8),
      I2 => channel_6_dutycycle_counter_reg(13),
      I3 => channel_6_dutycycle_counter_reg(14),
      I4 => channel_6_dutycycle_counter_reg(9),
      I5 => channel_6_dutycycle_counter_reg(12),
      O => \channel_6_dutycycle_o0__58_carry__2_i_6_n_0\
    );
\channel_6_dutycycle_o0__58_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(10),
      I1 => channel_6_dutycycle_counter_reg(7),
      I2 => channel_6_dutycycle_counter_reg(12),
      I3 => channel_6_dutycycle_counter_reg(13),
      I4 => channel_6_dutycycle_counter_reg(8),
      I5 => channel_6_dutycycle_counter_reg(11),
      O => \channel_6_dutycycle_o0__58_carry__2_i_7_n_0\
    );
\channel_6_dutycycle_o0__58_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(9),
      I1 => channel_6_dutycycle_counter_reg(6),
      I2 => channel_6_dutycycle_counter_reg(11),
      I3 => channel_6_dutycycle_counter_reg(12),
      I4 => channel_6_dutycycle_counter_reg(7),
      I5 => channel_6_dutycycle_counter_reg(10),
      O => \channel_6_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_6_dutycycle_o0__58_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__58_carry__2_n_0\,
      CO(3) => \channel_6_dutycycle_o0__58_carry__3_n_0\,
      CO(2) => \channel_6_dutycycle_o0__58_carry__3_n_1\,
      CO(1) => \channel_6_dutycycle_o0__58_carry__3_n_2\,
      CO(0) => \channel_6_dutycycle_o0__58_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o0__58_carry__3_i_1_n_0\,
      DI(2) => \channel_6_dutycycle_o0__58_carry__3_i_2_n_0\,
      DI(1) => \channel_6_dutycycle_o0__58_carry__3_i_3_n_0\,
      DI(0) => \channel_6_dutycycle_o0__58_carry__3_i_4_n_0\,
      O(3) => \channel_6_dutycycle_o0__58_carry__3_n_4\,
      O(2) => \channel_6_dutycycle_o0__58_carry__3_n_5\,
      O(1) => \channel_6_dutycycle_o0__58_carry__3_n_6\,
      O(0) => \channel_6_dutycycle_o0__58_carry__3_n_7\,
      S(3) => \channel_6_dutycycle_o0__58_carry__3_i_5_n_0\,
      S(2) => \channel_6_dutycycle_o0__58_carry__3_i_6_n_0\,
      S(1) => \channel_6_dutycycle_o0__58_carry__3_i_7_n_0\,
      S(0) => \channel_6_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_6_dutycycle_o0__58_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(16),
      I1 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o0__58_carry__3_i_1_n_0\
    );
\channel_6_dutycycle_o0__58_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(17),
      I1 => channel_6_dutycycle_counter_reg(12),
      I2 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o0__58_carry__3_i_2_n_0\
    );
\channel_6_dutycycle_o0__58_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(16),
      I1 => channel_6_dutycycle_counter_reg(11),
      I2 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o0__58_carry__3_i_3_n_0\
    );
\channel_6_dutycycle_o0__58_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(15),
      I1 => channel_6_dutycycle_counter_reg(10),
      I2 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o0__58_carry__3_i_4_n_0\
    );
\channel_6_dutycycle_o0__58_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(13),
      I1 => channel_6_dutycycle_counter_reg(16),
      I2 => channel_6_dutycycle_counter_reg(14),
      I3 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o0__58_carry__3_i_5_n_0\
    );
\channel_6_dutycycle_o0__58_carry__3_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(15),
      I1 => channel_6_dutycycle_counter_reg(12),
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => channel_6_dutycycle_counter_reg(13),
      I4 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o0__58_carry__3_i_6_n_0\
    );
\channel_6_dutycycle_o0__58_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(14),
      I1 => channel_6_dutycycle_counter_reg(11),
      I2 => channel_6_dutycycle_counter_reg(16),
      I3 => channel_6_dutycycle_counter_reg(17),
      I4 => channel_6_dutycycle_counter_reg(12),
      I5 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o0__58_carry__3_i_7_n_0\
    );
\channel_6_dutycycle_o0__58_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(13),
      I1 => channel_6_dutycycle_counter_reg(10),
      I2 => channel_6_dutycycle_counter_reg(15),
      I3 => channel_6_dutycycle_counter_reg(16),
      I4 => channel_6_dutycycle_counter_reg(11),
      I5 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_6_dutycycle_o0__58_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o0__58_carry__3_n_0\,
      CO(3) => \channel_6_dutycycle_o0__58_carry__4_n_0\,
      CO(2) => \channel_6_dutycycle_o0__58_carry__4_n_1\,
      CO(1) => \channel_6_dutycycle_o0__58_carry__4_n_2\,
      CO(0) => \channel_6_dutycycle_o0__58_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_6_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_6_dutycycle_o0__58_carry__4_i_1_n_0\,
      O(3) => \channel_6_dutycycle_o0__58_carry__4_n_4\,
      O(2) => \channel_6_dutycycle_o0__58_carry__4_n_5\,
      O(1) => \channel_6_dutycycle_o0__58_carry__4_n_6\,
      O(0) => \channel_6_dutycycle_o0__58_carry__4_n_7\,
      S(3) => \channel_6_dutycycle_o0__58_carry__4_i_2_n_0\,
      S(2) => \channel_6_dutycycle_o0__58_carry__4_i_3_n_0\,
      S(1) => \channel_6_dutycycle_o0__58_carry__4_i_4_n_0\,
      S(0) => \channel_6_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_6_dutycycle_o0__58_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(17),
      I1 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o0__58_carry__4_i_1_n_0\
    );
\channel_6_dutycycle_o0__58_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o0__58_carry__4_i_2_n_0\
    );
\channel_6_dutycycle_o0__58_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(16),
      I1 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o0__58_carry__4_i_3_n_0\
    );
\channel_6_dutycycle_o0__58_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(15),
      I1 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o0__58_carry__4_i_4_n_0\
    );
\channel_6_dutycycle_o0__58_carry__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(14),
      I1 => channel_6_dutycycle_counter_reg(17),
      I2 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_6_dutycycle_o0__58_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(1),
      I1 => channel_6_dutycycle_counter_reg(3),
      O => \channel_6_dutycycle_o0__58_carry_i_1_n_0\
    );
\channel_6_dutycycle_o0__58_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(0),
      I1 => channel_6_dutycycle_counter_reg(2),
      O => \channel_6_dutycycle_o0__58_carry_i_2_n_0\
    );
\channel_6_dutycycle_o0__58_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(1),
      O => \channel_6_dutycycle_o0__58_carry_i_3_n_0\
    );
\channel_6_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_6_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_6_dutycycle_o0__260_carry_n_7\,
      O => \channel_6_dutycycle_o[0]_i_1_n_0\
    );
\channel_6_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_6_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_6_dutycycle_o0__260_carry__1_n_5\,
      O => \channel_6_dutycycle_o[10]_i_1_n_0\
    );
\channel_6_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_6_stage_2,
      I1 => channel_6_stage_1,
      O => \channel_6_dutycycle_o[11]_i_1_n_0\
    );
\channel_6_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_6_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_6_dutycycle_o0__260_carry__1_n_4\,
      O => \channel_6_dutycycle_o[11]_i_2_n_0\
    );
\channel_6_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__2_n_4\,
      I1 => \channel_6_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_6_dutycycle_o0__260_carry_n_6\,
      O => \channel_6_dutycycle_o[1]_i_1_n_0\
    );
\channel_6_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_6_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_6_dutycycle_o0__260_carry_n_5\,
      O => \channel_6_dutycycle_o[2]_i_1_n_0\
    );
\channel_6_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_6_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_6_dutycycle_o0__260_carry_n_4\,
      O => \channel_6_dutycycle_o[3]_i_1_n_0\
    );
\channel_6_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_6_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_6_dutycycle_o0__260_carry__0_n_7\,
      O => \channel_6_dutycycle_o[4]_i_1_n_0\
    );
\channel_6_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_6_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_6_dutycycle_o0__260_carry__0_n_6\,
      O => \channel_6_dutycycle_o[5]_i_1_n_0\
    );
\channel_6_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_6_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_6_dutycycle_o0__260_carry__0_n_5\,
      O => \channel_6_dutycycle_o[6]_i_1_n_0\
    );
\channel_6_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_6_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_6_dutycycle_o0__260_carry__0_n_4\,
      O => \channel_6_dutycycle_o[7]_i_1_n_0\
    );
\channel_6_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_6_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_6_dutycycle_o0__260_carry__1_n_7\,
      O => \channel_6_dutycycle_o[8]_i_1_n_0\
    );
\channel_6_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_6_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_6_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_6_dutycycle_o0__260_carry__1_n_6\,
      O => \channel_6_dutycycle_o[9]_i_1_n_0\
    );
\channel_6_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_1_n_0\,
      D => \channel_6_dutycycle_o[0]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(0),
      R => '0'
    );
\channel_6_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_1_n_0\,
      D => \channel_6_dutycycle_o[10]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(10),
      R => '0'
    );
\channel_6_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_1_n_0\,
      D => \channel_6_dutycycle_o[11]_i_2_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(11),
      R => '0'
    );
\channel_6_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_1_n_0\,
      D => \channel_6_dutycycle_o[1]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(1),
      R => '0'
    );
\channel_6_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_1_n_0\,
      D => \channel_6_dutycycle_o[2]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(2),
      R => '0'
    );
\channel_6_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_1_n_0\,
      D => \channel_6_dutycycle_o[3]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(3),
      R => '0'
    );
\channel_6_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_1_n_0\,
      D => \channel_6_dutycycle_o[4]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(4),
      R => '0'
    );
\channel_6_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_1_n_0\,
      D => \channel_6_dutycycle_o[5]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(5),
      R => '0'
    );
\channel_6_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_1_n_0\,
      D => \channel_6_dutycycle_o[6]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(6),
      R => '0'
    );
\channel_6_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_1_n_0\,
      D => \channel_6_dutycycle_o[7]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(7),
      R => '0'
    );
\channel_6_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_1_n_0\,
      D => \channel_6_dutycycle_o[8]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(8),
      R => '0'
    );
\channel_6_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_1_n_0\,
      D => \channel_6_dutycycle_o[9]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(9),
      R => '0'
    );
channel_6_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_6_i,
      Q => channel_6_stage_1,
      R => '0'
    );
channel_6_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_6_stage_1,
      Q => channel_6_stage_2,
      R => '0'
    );
\channel_7_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_7_stage_1,
      I1 => channel_7_stage_2,
      O => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_7_stage_1,
      I1 => channel_7_stage_2,
      O => \channel_7_dutycycle_counter[0]_i_2_n_0\
    );
\channel_7_dutycycle_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(0),
      O => \channel_7_dutycycle_counter[0]_i_4_n_0\
    );
\channel_7_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[0]_i_3_n_7\,
      Q => channel_7_dutycycle_counter_reg(0),
      S => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_7_dutycycle_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_7_dutycycle_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_7_dutycycle_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_7_dutycycle_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_7_dutycycle_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_7_dutycycle_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_7_dutycycle_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_7_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_7_dutycycle_counter[0]_i_4_n_0\
    );
\channel_7_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_7_dutycycle_counter_reg(10),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_7_dutycycle_counter_reg(11),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_7_dutycycle_counter_reg(12),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_7_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_7_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_7_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_7_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_7_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_7_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_7_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_7_dutycycle_counter_reg(15 downto 12)
    );
\channel_7_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_7_dutycycle_counter_reg(13),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_7_dutycycle_counter_reg(14),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_7_dutycycle_counter_reg(15),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_7_dutycycle_counter_reg(16),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_7_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_7_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_7_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_7_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_7_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_7_dutycycle_counter_reg(17 downto 16)
    );
\channel_7_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_7_dutycycle_counter_reg(17),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[0]_i_3_n_6\,
      Q => channel_7_dutycycle_counter_reg(1),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[0]_i_3_n_5\,
      Q => channel_7_dutycycle_counter_reg(2),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[0]_i_3_n_4\,
      Q => channel_7_dutycycle_counter_reg(3),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_7_dutycycle_counter_reg(4),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_7_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_7_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_7_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_7_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_7_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_7_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_7_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_7_dutycycle_counter_reg(7 downto 4)
    );
\channel_7_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_7_dutycycle_counter_reg(5),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_7_dutycycle_counter_reg(6),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_7_dutycycle_counter_reg(7),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_7_dutycycle_counter_reg(8),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_7_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_7_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_7_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_7_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_7_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_7_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_7_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_7_dutycycle_counter_reg(11 downto 8)
    );
\channel_7_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_7_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_7_dutycycle_counter_reg(9),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_o0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_dutycycle_o0__0_carry_n_0\,
      CO(2) => \channel_7_dutycycle_o0__0_carry_n_1\,
      CO(1) => \channel_7_dutycycle_o0__0_carry_n_2\,
      CO(0) => \channel_7_dutycycle_o0__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__0_carry_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__0_carry_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_7_dutycycle_o0__0_carry_n_4\,
      O(2) => \channel_7_dutycycle_o0__0_carry_n_5\,
      O(1 downto 0) => \NLW_channel_7_dutycycle_o0__0_carry_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_7_dutycycle_o0__0_carry_i_4_n_0\,
      S(2) => \channel_7_dutycycle_o0__0_carry_i_5_n_0\,
      S(1) => \channel_7_dutycycle_o0__0_carry_i_6_n_0\,
      S(0) => \channel_7_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_7_dutycycle_o0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__0_carry_n_0\,
      CO(3) => \channel_7_dutycycle_o0__0_carry__0_n_0\,
      CO(2) => \channel_7_dutycycle_o0__0_carry__0_n_1\,
      CO(1) => \channel_7_dutycycle_o0__0_carry__0_n_2\,
      CO(0) => \channel_7_dutycycle_o0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__0_carry__0_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__0_carry__0_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__0_carry__0_i_3_n_0\,
      DI(0) => \channel_7_dutycycle_o0__0_carry__0_i_4_n_0\,
      O(3) => \channel_7_dutycycle_o0__0_carry__0_n_4\,
      O(2) => \channel_7_dutycycle_o0__0_carry__0_n_5\,
      O(1) => \channel_7_dutycycle_o0__0_carry__0_n_6\,
      O(0) => \channel_7_dutycycle_o0__0_carry__0_n_7\,
      S(3) => \channel_7_dutycycle_o0__0_carry__0_i_5_n_0\,
      S(2) => \channel_7_dutycycle_o0__0_carry__0_i_6_n_0\,
      S(1) => \channel_7_dutycycle_o0__0_carry__0_i_7_n_0\,
      S(0) => \channel_7_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_7_dutycycle_o0__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(6),
      I1 => channel_7_dutycycle_counter_reg(4),
      I2 => channel_7_dutycycle_counter_reg(8),
      O => \channel_7_dutycycle_o0__0_carry__0_i_1_n_0\
    );
\channel_7_dutycycle_o0__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(5),
      I1 => channel_7_dutycycle_counter_reg(3),
      I2 => channel_7_dutycycle_counter_reg(7),
      O => \channel_7_dutycycle_o0__0_carry__0_i_2_n_0\
    );
\channel_7_dutycycle_o0__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(4),
      I1 => channel_7_dutycycle_counter_reg(2),
      I2 => channel_7_dutycycle_counter_reg(6),
      O => \channel_7_dutycycle_o0__0_carry__0_i_3_n_0\
    );
\channel_7_dutycycle_o0__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(3),
      I1 => channel_7_dutycycle_counter_reg(1),
      I2 => channel_7_dutycycle_counter_reg(5),
      O => \channel_7_dutycycle_o0__0_carry__0_i_4_n_0\
    );
\channel_7_dutycycle_o0__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(8),
      I1 => channel_7_dutycycle_counter_reg(4),
      I2 => channel_7_dutycycle_counter_reg(6),
      I3 => channel_7_dutycycle_counter_reg(5),
      I4 => channel_7_dutycycle_counter_reg(7),
      I5 => channel_7_dutycycle_counter_reg(9),
      O => \channel_7_dutycycle_o0__0_carry__0_i_5_n_0\
    );
\channel_7_dutycycle_o0__0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(7),
      I1 => channel_7_dutycycle_counter_reg(3),
      I2 => channel_7_dutycycle_counter_reg(5),
      I3 => channel_7_dutycycle_counter_reg(4),
      I4 => channel_7_dutycycle_counter_reg(6),
      I5 => channel_7_dutycycle_counter_reg(8),
      O => \channel_7_dutycycle_o0__0_carry__0_i_6_n_0\
    );
\channel_7_dutycycle_o0__0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(6),
      I1 => channel_7_dutycycle_counter_reg(2),
      I2 => channel_7_dutycycle_counter_reg(4),
      I3 => channel_7_dutycycle_counter_reg(3),
      I4 => channel_7_dutycycle_counter_reg(5),
      I5 => channel_7_dutycycle_counter_reg(7),
      O => \channel_7_dutycycle_o0__0_carry__0_i_7_n_0\
    );
\channel_7_dutycycle_o0__0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(5),
      I1 => channel_7_dutycycle_counter_reg(1),
      I2 => channel_7_dutycycle_counter_reg(3),
      I3 => channel_7_dutycycle_counter_reg(4),
      I4 => channel_7_dutycycle_counter_reg(2),
      I5 => channel_7_dutycycle_counter_reg(6),
      O => \channel_7_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_7_dutycycle_o0__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__0_carry__0_n_0\,
      CO(3) => \channel_7_dutycycle_o0__0_carry__1_n_0\,
      CO(2) => \channel_7_dutycycle_o0__0_carry__1_n_1\,
      CO(1) => \channel_7_dutycycle_o0__0_carry__1_n_2\,
      CO(0) => \channel_7_dutycycle_o0__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__0_carry__1_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__0_carry__1_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__0_carry__1_i_3_n_0\,
      DI(0) => \channel_7_dutycycle_o0__0_carry__1_i_4_n_0\,
      O(3) => \channel_7_dutycycle_o0__0_carry__1_n_4\,
      O(2) => \channel_7_dutycycle_o0__0_carry__1_n_5\,
      O(1) => \channel_7_dutycycle_o0__0_carry__1_n_6\,
      O(0) => \channel_7_dutycycle_o0__0_carry__1_n_7\,
      S(3) => \channel_7_dutycycle_o0__0_carry__1_i_5_n_0\,
      S(2) => \channel_7_dutycycle_o0__0_carry__1_i_6_n_0\,
      S(1) => \channel_7_dutycycle_o0__0_carry__1_i_7_n_0\,
      S(0) => \channel_7_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_7_dutycycle_o0__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(10),
      I1 => channel_7_dutycycle_counter_reg(8),
      I2 => channel_7_dutycycle_counter_reg(12),
      O => \channel_7_dutycycle_o0__0_carry__1_i_1_n_0\
    );
\channel_7_dutycycle_o0__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(9),
      I1 => channel_7_dutycycle_counter_reg(7),
      I2 => channel_7_dutycycle_counter_reg(11),
      O => \channel_7_dutycycle_o0__0_carry__1_i_2_n_0\
    );
\channel_7_dutycycle_o0__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(8),
      I1 => channel_7_dutycycle_counter_reg(6),
      I2 => channel_7_dutycycle_counter_reg(10),
      O => \channel_7_dutycycle_o0__0_carry__1_i_3_n_0\
    );
\channel_7_dutycycle_o0__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(7),
      I1 => channel_7_dutycycle_counter_reg(5),
      I2 => channel_7_dutycycle_counter_reg(9),
      O => \channel_7_dutycycle_o0__0_carry__1_i_4_n_0\
    );
\channel_7_dutycycle_o0__0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(12),
      I1 => channel_7_dutycycle_counter_reg(8),
      I2 => channel_7_dutycycle_counter_reg(10),
      I3 => channel_7_dutycycle_counter_reg(9),
      I4 => channel_7_dutycycle_counter_reg(11),
      I5 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o0__0_carry__1_i_5_n_0\
    );
\channel_7_dutycycle_o0__0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(11),
      I1 => channel_7_dutycycle_counter_reg(7),
      I2 => channel_7_dutycycle_counter_reg(9),
      I3 => channel_7_dutycycle_counter_reg(8),
      I4 => channel_7_dutycycle_counter_reg(10),
      I5 => channel_7_dutycycle_counter_reg(12),
      O => \channel_7_dutycycle_o0__0_carry__1_i_6_n_0\
    );
\channel_7_dutycycle_o0__0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(10),
      I1 => channel_7_dutycycle_counter_reg(6),
      I2 => channel_7_dutycycle_counter_reg(8),
      I3 => channel_7_dutycycle_counter_reg(7),
      I4 => channel_7_dutycycle_counter_reg(9),
      I5 => channel_7_dutycycle_counter_reg(11),
      O => \channel_7_dutycycle_o0__0_carry__1_i_7_n_0\
    );
\channel_7_dutycycle_o0__0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(9),
      I1 => channel_7_dutycycle_counter_reg(5),
      I2 => channel_7_dutycycle_counter_reg(7),
      I3 => channel_7_dutycycle_counter_reg(6),
      I4 => channel_7_dutycycle_counter_reg(8),
      I5 => channel_7_dutycycle_counter_reg(10),
      O => \channel_7_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_7_dutycycle_o0__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__0_carry__1_n_0\,
      CO(3) => \channel_7_dutycycle_o0__0_carry__2_n_0\,
      CO(2) => \channel_7_dutycycle_o0__0_carry__2_n_1\,
      CO(1) => \channel_7_dutycycle_o0__0_carry__2_n_2\,
      CO(0) => \channel_7_dutycycle_o0__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__0_carry__2_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__0_carry__2_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__0_carry__2_i_3_n_0\,
      DI(0) => \channel_7_dutycycle_o0__0_carry__2_i_4_n_0\,
      O(3) => \channel_7_dutycycle_o0__0_carry__2_n_4\,
      O(2) => \channel_7_dutycycle_o0__0_carry__2_n_5\,
      O(1) => \channel_7_dutycycle_o0__0_carry__2_n_6\,
      O(0) => \channel_7_dutycycle_o0__0_carry__2_n_7\,
      S(3) => \channel_7_dutycycle_o0__0_carry__2_i_5_n_0\,
      S(2) => \channel_7_dutycycle_o0__0_carry__2_i_6_n_0\,
      S(1) => \channel_7_dutycycle_o0__0_carry__2_i_7_n_0\,
      S(0) => \channel_7_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_7_dutycycle_o0__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(14),
      I1 => channel_7_dutycycle_counter_reg(12),
      I2 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o0__0_carry__2_i_1_n_0\
    );
\channel_7_dutycycle_o0__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(13),
      I1 => channel_7_dutycycle_counter_reg(11),
      I2 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o0__0_carry__2_i_2_n_0\
    );
\channel_7_dutycycle_o0__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(12),
      I1 => channel_7_dutycycle_counter_reg(10),
      I2 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o0__0_carry__2_i_3_n_0\
    );
\channel_7_dutycycle_o0__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(11),
      I1 => channel_7_dutycycle_counter_reg(9),
      I2 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o0__0_carry__2_i_4_n_0\
    );
\channel_7_dutycycle_o0__0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(16),
      I1 => channel_7_dutycycle_counter_reg(12),
      I2 => channel_7_dutycycle_counter_reg(14),
      I3 => channel_7_dutycycle_counter_reg(13),
      I4 => channel_7_dutycycle_counter_reg(15),
      I5 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o0__0_carry__2_i_5_n_0\
    );
\channel_7_dutycycle_o0__0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(15),
      I1 => channel_7_dutycycle_counter_reg(11),
      I2 => channel_7_dutycycle_counter_reg(13),
      I3 => channel_7_dutycycle_counter_reg(12),
      I4 => channel_7_dutycycle_counter_reg(14),
      I5 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o0__0_carry__2_i_6_n_0\
    );
\channel_7_dutycycle_o0__0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(14),
      I1 => channel_7_dutycycle_counter_reg(10),
      I2 => channel_7_dutycycle_counter_reg(12),
      I3 => channel_7_dutycycle_counter_reg(11),
      I4 => channel_7_dutycycle_counter_reg(13),
      I5 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o0__0_carry__2_i_7_n_0\
    );
\channel_7_dutycycle_o0__0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(13),
      I1 => channel_7_dutycycle_counter_reg(9),
      I2 => channel_7_dutycycle_counter_reg(11),
      I3 => channel_7_dutycycle_counter_reg(10),
      I4 => channel_7_dutycycle_counter_reg(12),
      I5 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_7_dutycycle_o0__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__0_carry__2_n_0\,
      CO(3) => \channel_7_dutycycle_o0__0_carry__3_n_0\,
      CO(2) => \channel_7_dutycycle_o0__0_carry__3_n_1\,
      CO(1) => \channel_7_dutycycle_o0__0_carry__3_n_2\,
      CO(0) => \channel_7_dutycycle_o0__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => channel_7_dutycycle_counter_reg(16),
      DI(2) => \channel_7_dutycycle_o0__0_carry__3_i_1_n_0\,
      DI(1) => \channel_7_dutycycle_o0__0_carry__3_i_2_n_0\,
      DI(0) => \channel_7_dutycycle_o0__0_carry__3_i_3_n_0\,
      O(3) => \channel_7_dutycycle_o0__0_carry__3_n_4\,
      O(2) => \channel_7_dutycycle_o0__0_carry__3_n_5\,
      O(1) => \channel_7_dutycycle_o0__0_carry__3_n_6\,
      O(0) => \channel_7_dutycycle_o0__0_carry__3_n_7\,
      S(3) => \channel_7_dutycycle_o0__0_carry__3_i_4_n_0\,
      S(2) => \channel_7_dutycycle_o0__0_carry__3_i_5_n_0\,
      S(1) => \channel_7_dutycycle_o0__0_carry__3_i_6_n_0\,
      S(0) => \channel_7_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_7_dutycycle_o0__0_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(15),
      I1 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o0__0_carry__3_i_1_n_0\
    );
\channel_7_dutycycle_o0__0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(14),
      I1 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o0__0_carry__3_i_2_n_0\
    );
\channel_7_dutycycle_o0__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(15),
      I1 => channel_7_dutycycle_counter_reg(13),
      I2 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o0__0_carry__3_i_3_n_0\
    );
\channel_7_dutycycle_o0__0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(16),
      I1 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o0__0_carry__3_i_4_n_0\
    );
\channel_7_dutycycle_o0__0_carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(17),
      I1 => channel_7_dutycycle_counter_reg(15),
      I2 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o0__0_carry__3_i_5_n_0\
    );
\channel_7_dutycycle_o0__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(16),
      I1 => channel_7_dutycycle_counter_reg(14),
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o0__0_carry__3_i_6_n_0\
    );
\channel_7_dutycycle_o0__0_carry__3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(17),
      I1 => channel_7_dutycycle_counter_reg(13),
      I2 => channel_7_dutycycle_counter_reg(15),
      I3 => channel_7_dutycycle_counter_reg(16),
      I4 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_7_dutycycle_o0__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__0_carry__3_n_0\,
      CO(3 downto 2) => \NLW_channel_7_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_7_dutycycle_o0__0_carry__4_n_2\,
      CO(0) => \NLW_channel_7_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_7_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_7_dutycycle_o0__0_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_7_dutycycle_o0__0_carry__4_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_7_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_7_dutycycle_o0__0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_7_dutycycle_o0__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => channel_7_dutycycle_counter_reg(0),
      I2 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o0__0_carry_i_1_n_0\
    );
\channel_7_dutycycle_o0__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => channel_7_dutycycle_counter_reg(0),
      I2 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o0__0_carry_i_2_n_0\
    );
\channel_7_dutycycle_o0__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => channel_7_dutycycle_counter_reg(0),
      O => \channel_7_dutycycle_o0__0_carry_i_3_n_0\
    );
\channel_7_dutycycle_o0__0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(4),
      I1 => channel_7_dutycycle_counter_reg(0),
      I2 => channel_7_dutycycle_counter_reg(2),
      I3 => channel_7_dutycycle_counter_reg(3),
      I4 => channel_7_dutycycle_counter_reg(1),
      I5 => channel_7_dutycycle_counter_reg(5),
      O => \channel_7_dutycycle_o0__0_carry_i_4_n_0\
    );
\channel_7_dutycycle_o0__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => channel_7_dutycycle_counter_reg(0),
      I2 => channel_7_dutycycle_counter_reg(4),
      I3 => channel_7_dutycycle_counter_reg(1),
      I4 => channel_7_dutycycle_counter_reg(3),
      O => \channel_7_dutycycle_o0__0_carry_i_5_n_0\
    );
\channel_7_dutycycle_o0__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(0),
      I1 => channel_7_dutycycle_counter_reg(2),
      I2 => channel_7_dutycycle_counter_reg(1),
      I3 => channel_7_dutycycle_counter_reg(3),
      O => \channel_7_dutycycle_o0__0_carry_i_6_n_0\
    );
\channel_7_dutycycle_o0__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => channel_7_dutycycle_counter_reg(0),
      O => \channel_7_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_7_dutycycle_o0__129_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_dutycycle_o0__129_carry_n_0\,
      CO(2) => \channel_7_dutycycle_o0__129_carry_n_1\,
      CO(1) => \channel_7_dutycycle_o0__129_carry_n_2\,
      CO(0) => \channel_7_dutycycle_o0__129_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__0_carry__0_n_6\,
      DI(2) => \channel_7_dutycycle_o0__0_carry__0_n_7\,
      DI(1) => \channel_7_dutycycle_o0__0_carry_n_4\,
      DI(0) => \channel_7_dutycycle_o0__0_carry_n_5\,
      O(3 downto 0) => \NLW_channel_7_dutycycle_o0__129_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o0__129_carry_i_1_n_0\,
      S(2) => \channel_7_dutycycle_o0__129_carry_i_2_n_0\,
      S(1) => \channel_7_dutycycle_o0__129_carry_i_3_n_0\,
      S(0) => \channel_7_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_7_dutycycle_o0__129_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__129_carry_n_0\,
      CO(3) => \channel_7_dutycycle_o0__129_carry__0_n_0\,
      CO(2) => \channel_7_dutycycle_o0__129_carry__0_n_1\,
      CO(1) => \channel_7_dutycycle_o0__129_carry__0_n_2\,
      CO(0) => \channel_7_dutycycle_o0__129_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => channel_7_dutycycle_counter_reg(0),
      DI(2) => \channel_7_dutycycle_o0__0_carry__1_n_7\,
      DI(1) => \channel_7_dutycycle_o0__0_carry__0_n_4\,
      DI(0) => \channel_7_dutycycle_o0__0_carry__0_n_5\,
      O(3 downto 0) => \NLW_channel_7_dutycycle_o0__129_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o0__129_carry__0_i_1_n_0\,
      S(2) => \channel_7_dutycycle_o0__129_carry__0_i_2_n_0\,
      S(1) => \channel_7_dutycycle_o0__129_carry__0_i_3_n_0\,
      S(0) => \channel_7_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_7_dutycycle_o0__129_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__0_n_4\,
      I1 => \channel_7_dutycycle_o0__0_carry__1_n_6\,
      I2 => channel_7_dutycycle_counter_reg(0),
      O => \channel_7_dutycycle_o0__129_carry__0_i_1_n_0\
    );
\channel_7_dutycycle_o0__129_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry__1_n_7\,
      I1 => \channel_7_dutycycle_o0__58_carry__0_n_5\,
      O => \channel_7_dutycycle_o0__129_carry__0_i_2_n_0\
    );
\channel_7_dutycycle_o0__129_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry__0_n_4\,
      I1 => \channel_7_dutycycle_o0__58_carry__0_n_6\,
      O => \channel_7_dutycycle_o0__129_carry__0_i_3_n_0\
    );
\channel_7_dutycycle_o0__129_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry__0_n_5\,
      I1 => \channel_7_dutycycle_o0__58_carry__0_n_7\,
      O => \channel_7_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_7_dutycycle_o0__129_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__129_carry__0_n_0\,
      CO(3) => \channel_7_dutycycle_o0__129_carry__1_n_0\,
      CO(2) => \channel_7_dutycycle_o0__129_carry__1_n_1\,
      CO(1) => \channel_7_dutycycle_o0__129_carry__1_n_2\,
      CO(0) => \channel_7_dutycycle_o0__129_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__129_carry__1_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__129_carry__1_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__129_carry__1_i_3_n_0\,
      DI(0) => \channel_7_dutycycle_o0__129_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_7_dutycycle_o0__129_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o0__129_carry__1_i_5_n_0\,
      S(2) => \channel_7_dutycycle_o0__129_carry__1_i_6_n_0\,
      S(1) => \channel_7_dutycycle_o0__129_carry__1_i_7_n_0\,
      S(0) => \channel_7_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_7_dutycycle_o0__129_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_7_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_7_dutycycle_counter_reg(3),
      O => \channel_7_dutycycle_o0__129_carry__1_i_1_n_0\
    );
\channel_7_dutycycle_o0__129_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_7_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_7_dutycycle_counter_reg(2),
      O => \channel_7_dutycycle_o0__129_carry__1_i_2_n_0\
    );
\channel_7_dutycycle_o0__129_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_7_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_7_dutycycle_counter_reg(1),
      O => \channel_7_dutycycle_o0__129_carry__1_i_3_n_0\
    );
\channel_7_dutycycle_o0__129_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(1),
      I1 => \channel_7_dutycycle_o0__58_carry__1_n_7\,
      I2 => \channel_7_dutycycle_o0__0_carry__1_n_5\,
      O => \channel_7_dutycycle_o0__129_carry__1_i_4_n_0\
    );
\channel_7_dutycycle_o0__129_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_7_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_7_dutycycle_counter_reg(4),
      I3 => \channel_7_dutycycle_o0__129_carry__1_i_1_n_0\,
      O => \channel_7_dutycycle_o0__129_carry__1_i_5_n_0\
    );
\channel_7_dutycycle_o0__129_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_7_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_7_dutycycle_counter_reg(3),
      I3 => \channel_7_dutycycle_o0__129_carry__1_i_2_n_0\,
      O => \channel_7_dutycycle_o0__129_carry__1_i_6_n_0\
    );
\channel_7_dutycycle_o0__129_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_7_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_7_dutycycle_counter_reg(2),
      I3 => \channel_7_dutycycle_o0__129_carry__1_i_3_n_0\,
      O => \channel_7_dutycycle_o0__129_carry__1_i_7_n_0\
    );
\channel_7_dutycycle_o0__129_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_7_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_7_dutycycle_counter_reg(1),
      I3 => \channel_7_dutycycle_o0__0_carry__1_n_6\,
      I4 => \channel_7_dutycycle_o0__58_carry__0_n_4\,
      O => \channel_7_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_7_dutycycle_o0__129_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__129_carry__1_n_0\,
      CO(3) => \channel_7_dutycycle_o0__129_carry__2_n_0\,
      CO(2) => \channel_7_dutycycle_o0__129_carry__2_n_1\,
      CO(1) => \channel_7_dutycycle_o0__129_carry__2_n_2\,
      CO(0) => \channel_7_dutycycle_o0__129_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__129_carry__2_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__129_carry__2_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__129_carry__2_i_3_n_0\,
      DI(0) => \channel_7_dutycycle_o0__129_carry__2_i_4_n_0\,
      O(3) => \channel_7_dutycycle_o0__129_carry__2_n_4\,
      O(2) => \channel_7_dutycycle_o0__129_carry__2_n_5\,
      O(1 downto 0) => \NLW_channel_7_dutycycle_o0__129_carry__2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_7_dutycycle_o0__129_carry__2_i_5_n_0\,
      S(2) => \channel_7_dutycycle_o0__129_carry__2_i_6_n_0\,
      S(1) => \channel_7_dutycycle_o0__129_carry__2_i_7_n_0\,
      S(0) => \channel_7_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_7_dutycycle_o0__129_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_7_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_7_dutycycle_counter_reg(7),
      O => \channel_7_dutycycle_o0__129_carry__2_i_1_n_0\
    );
\channel_7_dutycycle_o0__129_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_7_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_7_dutycycle_counter_reg(6),
      O => \channel_7_dutycycle_o0__129_carry__2_i_2_n_0\
    );
\channel_7_dutycycle_o0__129_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_7_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_7_dutycycle_counter_reg(5),
      O => \channel_7_dutycycle_o0__129_carry__2_i_3_n_0\
    );
\channel_7_dutycycle_o0__129_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_7_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o0__129_carry__2_i_4_n_0\
    );
\channel_7_dutycycle_o0__129_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_7_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_7_dutycycle_counter_reg(8),
      I3 => \channel_7_dutycycle_o0__129_carry__2_i_1_n_0\,
      O => \channel_7_dutycycle_o0__129_carry__2_i_5_n_0\
    );
\channel_7_dutycycle_o0__129_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_7_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_7_dutycycle_counter_reg(7),
      I3 => \channel_7_dutycycle_o0__129_carry__2_i_2_n_0\,
      O => \channel_7_dutycycle_o0__129_carry__2_i_6_n_0\
    );
\channel_7_dutycycle_o0__129_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_7_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_7_dutycycle_counter_reg(6),
      I3 => \channel_7_dutycycle_o0__129_carry__2_i_3_n_0\,
      O => \channel_7_dutycycle_o0__129_carry__2_i_7_n_0\
    );
\channel_7_dutycycle_o0__129_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_7_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_7_dutycycle_counter_reg(5),
      I3 => \channel_7_dutycycle_o0__129_carry__2_i_4_n_0\,
      O => \channel_7_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_7_dutycycle_o0__129_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__129_carry__2_n_0\,
      CO(3) => \channel_7_dutycycle_o0__129_carry__3_n_0\,
      CO(2) => \channel_7_dutycycle_o0__129_carry__3_n_1\,
      CO(1) => \channel_7_dutycycle_o0__129_carry__3_n_2\,
      CO(0) => \channel_7_dutycycle_o0__129_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__129_carry__3_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__129_carry__3_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__129_carry__3_i_3_n_0\,
      DI(0) => \channel_7_dutycycle_o0__129_carry__3_i_4_n_0\,
      O(3) => \channel_7_dutycycle_o0__129_carry__3_n_4\,
      O(2) => \channel_7_dutycycle_o0__129_carry__3_n_5\,
      O(1) => \channel_7_dutycycle_o0__129_carry__3_n_6\,
      O(0) => \channel_7_dutycycle_o0__129_carry__3_n_7\,
      S(3) => \channel_7_dutycycle_o0__129_carry__3_i_5_n_0\,
      S(2) => \channel_7_dutycycle_o0__129_carry__3_i_6_n_0\,
      S(1) => \channel_7_dutycycle_o0__129_carry__3_i_7_n_0\,
      S(0) => \channel_7_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_7_dutycycle_o0__129_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_7_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_7_dutycycle_counter_reg(11),
      O => \channel_7_dutycycle_o0__129_carry__3_i_1_n_0\
    );
\channel_7_dutycycle_o0__129_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_7_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_7_dutycycle_counter_reg(10),
      O => \channel_7_dutycycle_o0__129_carry__3_i_2_n_0\
    );
\channel_7_dutycycle_o0__129_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_7_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_7_dutycycle_counter_reg(9),
      O => \channel_7_dutycycle_o0__129_carry__3_i_3_n_0\
    );
\channel_7_dutycycle_o0__129_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_7_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_7_dutycycle_counter_reg(8),
      O => \channel_7_dutycycle_o0__129_carry__3_i_4_n_0\
    );
\channel_7_dutycycle_o0__129_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_7_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_7_dutycycle_counter_reg(12),
      I3 => \channel_7_dutycycle_o0__129_carry__3_i_1_n_0\,
      O => \channel_7_dutycycle_o0__129_carry__3_i_5_n_0\
    );
\channel_7_dutycycle_o0__129_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_7_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_7_dutycycle_counter_reg(11),
      I3 => \channel_7_dutycycle_o0__129_carry__3_i_2_n_0\,
      O => \channel_7_dutycycle_o0__129_carry__3_i_6_n_0\
    );
\channel_7_dutycycle_o0__129_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_7_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_7_dutycycle_counter_reg(10),
      I3 => \channel_7_dutycycle_o0__129_carry__3_i_3_n_0\,
      O => \channel_7_dutycycle_o0__129_carry__3_i_7_n_0\
    );
\channel_7_dutycycle_o0__129_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_7_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_7_dutycycle_counter_reg(9),
      I3 => \channel_7_dutycycle_o0__129_carry__3_i_4_n_0\,
      O => \channel_7_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_7_dutycycle_o0__129_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__129_carry__3_n_0\,
      CO(3) => \channel_7_dutycycle_o0__129_carry__4_n_0\,
      CO(2) => \channel_7_dutycycle_o0__129_carry__4_n_1\,
      CO(1) => \channel_7_dutycycle_o0__129_carry__4_n_2\,
      CO(0) => \channel_7_dutycycle_o0__129_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__129_carry__4_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__129_carry__4_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__129_carry__4_i_3_n_0\,
      DI(0) => \channel_7_dutycycle_o0__129_carry__4_i_4_n_0\,
      O(3) => \channel_7_dutycycle_o0__129_carry__4_n_4\,
      O(2) => \channel_7_dutycycle_o0__129_carry__4_n_5\,
      O(1) => \channel_7_dutycycle_o0__129_carry__4_n_6\,
      O(0) => \channel_7_dutycycle_o0__129_carry__4_n_7\,
      S(3) => \channel_7_dutycycle_o0__129_carry__4_i_5_n_0\,
      S(2) => \channel_7_dutycycle_o0__129_carry__4_i_6_n_0\,
      S(1) => \channel_7_dutycycle_o0__129_carry__4_i_7_n_0\,
      S(0) => \channel_7_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_7_dutycycle_o0__129_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_7_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o0__129_carry__4_i_1_n_0\
    );
\channel_7_dutycycle_o0__129_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_7_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o0__129_carry__4_i_2_n_0\
    );
\channel_7_dutycycle_o0__129_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_7_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o0__129_carry__4_i_3_n_0\
    );
\channel_7_dutycycle_o0__129_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_7_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_7_dutycycle_counter_reg(12),
      O => \channel_7_dutycycle_o0__129_carry__4_i_4_n_0\
    );
\channel_7_dutycycle_o0__129_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_7_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_7_dutycycle_counter_reg(16),
      I3 => \channel_7_dutycycle_o0__129_carry__4_i_1_n_0\,
      O => \channel_7_dutycycle_o0__129_carry__4_i_5_n_0\
    );
\channel_7_dutycycle_o0__129_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_7_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_7_dutycycle_counter_reg(15),
      I3 => \channel_7_dutycycle_o0__129_carry__4_i_2_n_0\,
      O => \channel_7_dutycycle_o0__129_carry__4_i_6_n_0\
    );
\channel_7_dutycycle_o0__129_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_7_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_7_dutycycle_counter_reg(14),
      I3 => \channel_7_dutycycle_o0__129_carry__4_i_3_n_0\,
      O => \channel_7_dutycycle_o0__129_carry__4_i_7_n_0\
    );
\channel_7_dutycycle_o0__129_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_7_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_7_dutycycle_counter_reg(13),
      I3 => \channel_7_dutycycle_o0__129_carry__4_i_4_n_0\,
      O => \channel_7_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_7_dutycycle_o0__129_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__129_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_7_dutycycle_o0__129_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_7_dutycycle_o0__129_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_7_dutycycle_o0__129_carry__5_i_1_n_0\,
      O(3 downto 2) => \NLW_channel_7_dutycycle_o0__129_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_7_dutycycle_o0__129_carry__5_n_6\,
      O(0) => \channel_7_dutycycle_o0__129_carry__5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \channel_7_dutycycle_o0__129_carry__5_i_2_n_0\,
      S(0) => \channel_7_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_7_dutycycle_o0__129_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_7_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o0__129_carry__5_i_1_n_0\
    );
\channel_7_dutycycle_o0__129_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(17),
      I1 => \channel_7_dutycycle_o0__129_carry__5_i_4_n_3\,
      I2 => \channel_7_dutycycle_o0__0_carry__4_n_2\,
      O => \channel_7_dutycycle_o0__129_carry__5_i_2_n_0\
    );
\channel_7_dutycycle_o0__129_carry__5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__5_i_1_n_0\,
      I1 => \channel_7_dutycycle_o0__0_carry__4_n_2\,
      I2 => \channel_7_dutycycle_o0__129_carry__5_i_4_n_3\,
      I3 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_7_dutycycle_o0__129_carry__5_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__58_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_7_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_7_dutycycle_o0__129_carry__5_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_7_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_7_dutycycle_o0__129_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry__0_n_6\,
      I1 => \channel_7_dutycycle_o0__58_carry_n_4\,
      O => \channel_7_dutycycle_o0__129_carry_i_1_n_0\
    );
\channel_7_dutycycle_o0__129_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry__0_n_7\,
      I1 => \channel_7_dutycycle_o0__58_carry_n_5\,
      O => \channel_7_dutycycle_o0__129_carry_i_2_n_0\
    );
\channel_7_dutycycle_o0__129_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry_n_4\,
      I1 => \channel_7_dutycycle_o0__58_carry_n_6\,
      O => \channel_7_dutycycle_o0__129_carry_i_3_n_0\
    );
\channel_7_dutycycle_o0__129_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__0_carry_n_5\,
      I1 => \channel_7_dutycycle_o0__58_carry_n_7\,
      O => \channel_7_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_7_dutycycle_o0__192_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_dutycycle_o0__192_carry_n_0\,
      CO(2) => \channel_7_dutycycle_o0__192_carry_n_1\,
      CO(1) => \channel_7_dutycycle_o0__192_carry_n_2\,
      CO(0) => \channel_7_dutycycle_o0__192_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__192_carry_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__192_carry_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__192_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_7_dutycycle_o0__192_carry_n_4\,
      O(2) => \channel_7_dutycycle_o0__192_carry_n_5\,
      O(1) => \channel_7_dutycycle_o0__192_carry_n_6\,
      O(0) => \channel_7_dutycycle_o0__192_carry_n_7\,
      S(3) => \channel_7_dutycycle_o0__192_carry_i_4_n_0\,
      S(2) => \channel_7_dutycycle_o0__192_carry_i_5_n_0\,
      S(1) => \channel_7_dutycycle_o0__192_carry_i_6_n_0\,
      S(0) => \channel_7_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_7_dutycycle_o0__192_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__192_carry_n_0\,
      CO(3) => \channel_7_dutycycle_o0__192_carry__0_n_0\,
      CO(2) => \channel_7_dutycycle_o0__192_carry__0_n_1\,
      CO(1) => \channel_7_dutycycle_o0__192_carry__0_n_2\,
      CO(0) => \channel_7_dutycycle_o0__192_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__192_carry__0_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__192_carry__0_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__192_carry__0_i_3_n_0\,
      DI(0) => \channel_7_dutycycle_o0__192_carry__0_i_4_n_0\,
      O(3) => \channel_7_dutycycle_o0__192_carry__0_n_4\,
      O(2) => \channel_7_dutycycle_o0__192_carry__0_n_5\,
      O(1) => \channel_7_dutycycle_o0__192_carry__0_n_6\,
      O(0) => \channel_7_dutycycle_o0__192_carry__0_n_7\,
      S(3) => \channel_7_dutycycle_o0__192_carry__0_i_5_n_0\,
      S(2) => \channel_7_dutycycle_o0__192_carry__0_i_6_n_0\,
      S(1) => \channel_7_dutycycle_o0__192_carry__0_i_7_n_0\,
      S(0) => \channel_7_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_7_dutycycle_o0__192_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_7_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_7_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_7_dutycycle_o0__192_carry__0_i_1_n_0\
    );
\channel_7_dutycycle_o0__192_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_7_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_7_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_7_dutycycle_o0__192_carry__0_i_2_n_0\
    );
\channel_7_dutycycle_o0__192_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_7_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_7_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_7_dutycycle_o0__192_carry__0_i_3_n_0\
    );
\channel_7_dutycycle_o0__192_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_7_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_7_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_7_dutycycle_o0__192_carry__0_i_4_n_0\
    );
\channel_7_dutycycle_o0__192_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_7_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_7_dutycycle_o0__129_carry__4_n_7\,
      I3 => \channel_7_dutycycle_o0__129_carry__3_n_4\,
      I4 => \channel_7_dutycycle_o0__129_carry__4_n_6\,
      I5 => \channel_7_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_7_dutycycle_o0__192_carry__0_i_5_n_0\
    );
\channel_7_dutycycle_o0__192_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_7_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_7_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_7_dutycycle_o0__129_carry__3_n_5\,
      I4 => \channel_7_dutycycle_o0__129_carry__4_n_7\,
      I5 => \channel_7_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_7_dutycycle_o0__192_carry__0_i_6_n_0\
    );
\channel_7_dutycycle_o0__192_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_7_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_7_dutycycle_o0__129_carry__3_n_5\,
      I3 => \channel_7_dutycycle_o0__129_carry__3_n_6\,
      I4 => \channel_7_dutycycle_o0__129_carry__3_n_4\,
      I5 => \channel_7_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_7_dutycycle_o0__192_carry__0_i_7_n_0\
    );
\channel_7_dutycycle_o0__192_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_7_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_7_dutycycle_o0__129_carry__3_n_6\,
      I3 => \channel_7_dutycycle_o0__129_carry__3_n_7\,
      I4 => \channel_7_dutycycle_o0__129_carry__3_n_5\,
      I5 => \channel_7_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_7_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_7_dutycycle_o0__192_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__192_carry__0_n_0\,
      CO(3) => \channel_7_dutycycle_o0__192_carry__1_n_0\,
      CO(2) => \channel_7_dutycycle_o0__192_carry__1_n_1\,
      CO(1) => \channel_7_dutycycle_o0__192_carry__1_n_2\,
      CO(0) => \channel_7_dutycycle_o0__192_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__192_carry__1_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__192_carry__1_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__192_carry__1_i_3_n_0\,
      DI(0) => \channel_7_dutycycle_o0__192_carry__1_i_4_n_0\,
      O(3) => \channel_7_dutycycle_o0__192_carry__1_n_4\,
      O(2) => \channel_7_dutycycle_o0__192_carry__1_n_5\,
      O(1) => \channel_7_dutycycle_o0__192_carry__1_n_6\,
      O(0) => \channel_7_dutycycle_o0__192_carry__1_n_7\,
      S(3) => \channel_7_dutycycle_o0__192_carry__1_i_5_n_0\,
      S(2) => \channel_7_dutycycle_o0__192_carry__1_i_6_n_0\,
      S(1) => \channel_7_dutycycle_o0__192_carry__1_i_7_n_0\,
      S(0) => \channel_7_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_7_dutycycle_o0__192_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_7_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_7_dutycycle_o0__192_carry__1_i_1_n_0\
    );
\channel_7_dutycycle_o0__192_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_7_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_7_dutycycle_o0__192_carry__1_i_2_n_0\
    );
\channel_7_dutycycle_o0__192_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_7_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_7_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_7_dutycycle_o0__192_carry__1_i_3_n_0\
    );
\channel_7_dutycycle_o0__192_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_7_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_7_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_7_dutycycle_o0__192_carry__1_i_4_n_0\
    );
\channel_7_dutycycle_o0__192_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_7_dutycycle_o0__129_carry__4_n_5\,
      I2 => \channel_7_dutycycle_o0__129_carry__5_n_6\,
      I3 => \channel_7_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_7_dutycycle_o0__192_carry__1_i_5_n_0\
    );
\channel_7_dutycycle_o0__192_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_7_dutycycle_o0__129_carry__4_n_6\,
      I2 => \channel_7_dutycycle_o0__129_carry__5_n_7\,
      I3 => \channel_7_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_7_dutycycle_o0__192_carry__1_i_6_n_0\
    );
\channel_7_dutycycle_o0__192_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_7_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_7_dutycycle_o0__129_carry__4_n_5\,
      I3 => \channel_7_dutycycle_o0__129_carry__4_n_4\,
      I4 => \channel_7_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_7_dutycycle_o0__192_carry__1_i_7_n_0\
    );
\channel_7_dutycycle_o0__192_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_7_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_7_dutycycle_o0__129_carry__4_n_6\,
      I3 => \channel_7_dutycycle_o0__129_carry__4_n_7\,
      I4 => \channel_7_dutycycle_o0__129_carry__4_n_5\,
      I5 => \channel_7_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_7_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_7_dutycycle_o0__192_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__192_carry__1_n_0\,
      CO(3 downto 0) => \NLW_channel_7_dutycycle_o0__192_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_7_dutycycle_o0__192_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_7_dutycycle_o0__192_carry__2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_7_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_7_dutycycle_o0__192_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_7_dutycycle_o0__129_carry__4_n_4\,
      I2 => \channel_7_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_7_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_7_dutycycle_o0__192_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_7_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_7_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_7_dutycycle_o0__192_carry_i_1_n_0\
    );
\channel_7_dutycycle_o0__192_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_7_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_7_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_7_dutycycle_o0__192_carry_i_2_n_0\
    );
\channel_7_dutycycle_o0__192_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_7_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_7_dutycycle_o0__192_carry_i_3_n_0\
    );
\channel_7_dutycycle_o0__192_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_7_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_7_dutycycle_o0__129_carry__3_n_7\,
      I3 => \channel_7_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_7_dutycycle_o0__129_carry__3_n_6\,
      I5 => \channel_7_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_7_dutycycle_o0__192_carry_i_4_n_0\
    );
\channel_7_dutycycle_o0__192_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_7_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_7_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_7_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_7_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_7_dutycycle_o0__192_carry_i_5_n_0\
    );
\channel_7_dutycycle_o0__192_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_7_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_7_dutycycle_o0__129_carry__2_n_4\,
      I3 => \channel_7_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_7_dutycycle_o0__192_carry_i_6_n_0\
    );
\channel_7_dutycycle_o0__192_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_7_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_7_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_7_dutycycle_o0__229_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_dutycycle_o0__229_carry_n_0\,
      CO(2) => \channel_7_dutycycle_o0__229_carry_n_1\,
      CO(1) => \channel_7_dutycycle_o0__229_carry_n_2\,
      CO(0) => \channel_7_dutycycle_o0__229_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__229_carry_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__229_carry_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__229_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_7_dutycycle_o0__229_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o0__229_carry_i_4_n_0\,
      S(2) => \channel_7_dutycycle_o0__229_carry_i_5_n_0\,
      S(1) => \channel_7_dutycycle_o0__229_carry_i_6_n_0\,
      S(0) => \channel_7_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_7_dutycycle_o0__229_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__229_carry_n_0\,
      CO(3) => \channel_7_dutycycle_o0__229_carry__0_n_0\,
      CO(2) => \channel_7_dutycycle_o0__229_carry__0_n_1\,
      CO(1) => \channel_7_dutycycle_o0__229_carry__0_n_2\,
      CO(0) => \channel_7_dutycycle_o0__229_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__229_carry__0_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__229_carry__0_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__229_carry__0_i_3_n_0\,
      DI(0) => \channel_7_dutycycle_o0__229_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_7_dutycycle_o0__229_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o0__229_carry__0_i_5_n_0\,
      S(2) => \channel_7_dutycycle_o0__229_carry__0_i_6_n_0\,
      S(1) => \channel_7_dutycycle_o0__229_carry__0_i_7_n_0\,
      S(0) => \channel_7_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_7_dutycycle_o0__229_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__192_carry_n_4\,
      I1 => channel_7_dutycycle_counter_reg(8),
      O => \channel_7_dutycycle_o0__229_carry__0_i_1_n_0\
    );
\channel_7_dutycycle_o0__229_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__192_carry_n_5\,
      I1 => channel_7_dutycycle_counter_reg(7),
      O => \channel_7_dutycycle_o0__229_carry__0_i_2_n_0\
    );
\channel_7_dutycycle_o0__229_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__192_carry_n_6\,
      I1 => channel_7_dutycycle_counter_reg(6),
      O => \channel_7_dutycycle_o0__229_carry__0_i_3_n_0\
    );
\channel_7_dutycycle_o0__229_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__192_carry_n_7\,
      I1 => channel_7_dutycycle_counter_reg(5),
      O => \channel_7_dutycycle_o0__229_carry__0_i_4_n_0\
    );
\channel_7_dutycycle_o0__229_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(8),
      I1 => \channel_7_dutycycle_o0__192_carry_n_4\,
      I2 => \channel_7_dutycycle_o0__192_carry__0_n_7\,
      I3 => channel_7_dutycycle_counter_reg(9),
      O => \channel_7_dutycycle_o0__229_carry__0_i_5_n_0\
    );
\channel_7_dutycycle_o0__229_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(7),
      I1 => \channel_7_dutycycle_o0__192_carry_n_5\,
      I2 => \channel_7_dutycycle_o0__192_carry_n_4\,
      I3 => channel_7_dutycycle_counter_reg(8),
      O => \channel_7_dutycycle_o0__229_carry__0_i_6_n_0\
    );
\channel_7_dutycycle_o0__229_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(6),
      I1 => \channel_7_dutycycle_o0__192_carry_n_6\,
      I2 => \channel_7_dutycycle_o0__192_carry_n_5\,
      I3 => channel_7_dutycycle_counter_reg(7),
      O => \channel_7_dutycycle_o0__229_carry__0_i_7_n_0\
    );
\channel_7_dutycycle_o0__229_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(5),
      I1 => \channel_7_dutycycle_o0__192_carry_n_7\,
      I2 => \channel_7_dutycycle_o0__192_carry_n_6\,
      I3 => channel_7_dutycycle_counter_reg(6),
      O => \channel_7_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_7_dutycycle_o0__229_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__229_carry__0_n_0\,
      CO(3) => \channel_7_dutycycle_o0__229_carry__1_n_0\,
      CO(2) => \channel_7_dutycycle_o0__229_carry__1_n_1\,
      CO(1) => \channel_7_dutycycle_o0__229_carry__1_n_2\,
      CO(0) => \channel_7_dutycycle_o0__229_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__229_carry__1_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__229_carry__1_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__229_carry__1_i_3_n_0\,
      DI(0) => \channel_7_dutycycle_o0__229_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_7_dutycycle_o0__229_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o0__229_carry__1_i_5_n_0\,
      S(2) => \channel_7_dutycycle_o0__229_carry__1_i_6_n_0\,
      S(1) => \channel_7_dutycycle_o0__229_carry__1_i_7_n_0\,
      S(0) => \channel_7_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_7_dutycycle_o0__229_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__192_carry__0_n_4\,
      I1 => channel_7_dutycycle_counter_reg(12),
      O => \channel_7_dutycycle_o0__229_carry__1_i_1_n_0\
    );
\channel_7_dutycycle_o0__229_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__192_carry__0_n_5\,
      I1 => channel_7_dutycycle_counter_reg(11),
      O => \channel_7_dutycycle_o0__229_carry__1_i_2_n_0\
    );
\channel_7_dutycycle_o0__229_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__192_carry__0_n_6\,
      I1 => channel_7_dutycycle_counter_reg(10),
      O => \channel_7_dutycycle_o0__229_carry__1_i_3_n_0\
    );
\channel_7_dutycycle_o0__229_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__192_carry__0_n_7\,
      I1 => channel_7_dutycycle_counter_reg(9),
      O => \channel_7_dutycycle_o0__229_carry__1_i_4_n_0\
    );
\channel_7_dutycycle_o0__229_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(12),
      I1 => \channel_7_dutycycle_o0__192_carry__0_n_4\,
      I2 => \channel_7_dutycycle_o0__192_carry__1_n_7\,
      I3 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o0__229_carry__1_i_5_n_0\
    );
\channel_7_dutycycle_o0__229_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(11),
      I1 => \channel_7_dutycycle_o0__192_carry__0_n_5\,
      I2 => \channel_7_dutycycle_o0__192_carry__0_n_4\,
      I3 => channel_7_dutycycle_counter_reg(12),
      O => \channel_7_dutycycle_o0__229_carry__1_i_6_n_0\
    );
\channel_7_dutycycle_o0__229_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(10),
      I1 => \channel_7_dutycycle_o0__192_carry__0_n_6\,
      I2 => \channel_7_dutycycle_o0__192_carry__0_n_5\,
      I3 => channel_7_dutycycle_counter_reg(11),
      O => \channel_7_dutycycle_o0__229_carry__1_i_7_n_0\
    );
\channel_7_dutycycle_o0__229_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(9),
      I1 => \channel_7_dutycycle_o0__192_carry__0_n_7\,
      I2 => \channel_7_dutycycle_o0__192_carry__0_n_6\,
      I3 => channel_7_dutycycle_counter_reg(10),
      O => \channel_7_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_7_dutycycle_o0__229_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__229_carry__1_n_0\,
      CO(3) => \channel_7_dutycycle_o0__229_carry__2_n_0\,
      CO(2) => \channel_7_dutycycle_o0__229_carry__2_n_1\,
      CO(1) => \channel_7_dutycycle_o0__229_carry__2_n_2\,
      CO(0) => \channel_7_dutycycle_o0__229_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__229_carry__2_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__229_carry__2_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__229_carry__2_i_3_n_0\,
      DI(0) => \channel_7_dutycycle_o0__229_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_7_dutycycle_o0__229_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o0__229_carry__2_i_5_n_0\,
      S(2) => \channel_7_dutycycle_o0__229_carry__2_i_6_n_0\,
      S(1) => \channel_7_dutycycle_o0__229_carry__2_i_7_n_0\,
      S(0) => \channel_7_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_7_dutycycle_o0__229_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__192_carry__1_n_4\,
      I1 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o0__229_carry__2_i_1_n_0\
    );
\channel_7_dutycycle_o0__229_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__192_carry__1_n_5\,
      I1 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o0__229_carry__2_i_2_n_0\
    );
\channel_7_dutycycle_o0__229_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__192_carry__1_n_6\,
      I1 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o0__229_carry__2_i_3_n_0\
    );
\channel_7_dutycycle_o0__229_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__192_carry__1_n_7\,
      I1 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o0__229_carry__2_i_4_n_0\
    );
\channel_7_dutycycle_o0__229_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(16),
      I1 => \channel_7_dutycycle_o0__192_carry__1_n_4\,
      I2 => \channel_7_dutycycle_o0__192_carry__2_n_7\,
      I3 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o0__229_carry__2_i_5_n_0\
    );
\channel_7_dutycycle_o0__229_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(15),
      I1 => \channel_7_dutycycle_o0__192_carry__1_n_5\,
      I2 => \channel_7_dutycycle_o0__192_carry__1_n_4\,
      I3 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o0__229_carry__2_i_6_n_0\
    );
\channel_7_dutycycle_o0__229_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(14),
      I1 => \channel_7_dutycycle_o0__192_carry__1_n_6\,
      I2 => \channel_7_dutycycle_o0__192_carry__1_n_5\,
      I3 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o0__229_carry__2_i_7_n_0\
    );
\channel_7_dutycycle_o0__229_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(13),
      I1 => \channel_7_dutycycle_o0__192_carry__1_n_7\,
      I2 => \channel_7_dutycycle_o0__192_carry__1_n_6\,
      I3 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_7_dutycycle_o0__229_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__3_n_7\,
      I1 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o0__229_carry_i_1_n_0\
    );
\channel_7_dutycycle_o0__229_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__2_n_4\,
      I1 => channel_7_dutycycle_counter_reg(3),
      O => \channel_7_dutycycle_o0__229_carry_i_2_n_0\
    );
\channel_7_dutycycle_o0__229_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__2_n_5\,
      I1 => channel_7_dutycycle_counter_reg(2),
      O => \channel_7_dutycycle_o0__229_carry_i_3_n_0\
    );
\channel_7_dutycycle_o0__229_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(4),
      I1 => \channel_7_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_7_dutycycle_o0__192_carry_n_7\,
      I3 => channel_7_dutycycle_counter_reg(5),
      O => \channel_7_dutycycle_o0__229_carry_i_4_n_0\
    );
\channel_7_dutycycle_o0__229_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(3),
      I1 => \channel_7_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_7_dutycycle_o0__129_carry__3_n_7\,
      I3 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o0__229_carry_i_5_n_0\
    );
\channel_7_dutycycle_o0__229_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => \channel_7_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_7_dutycycle_o0__129_carry__2_n_4\,
      I3 => channel_7_dutycycle_counter_reg(3),
      O => \channel_7_dutycycle_o0__229_carry_i_6_n_0\
    );
\channel_7_dutycycle_o0__229_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => \channel_7_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_7_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_7_dutycycle_o0__260_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_dutycycle_o0__260_carry_n_0\,
      CO(2) => \channel_7_dutycycle_o0__260_carry_n_1\,
      CO(1) => \channel_7_dutycycle_o0__260_carry_n_2\,
      CO(0) => \channel_7_dutycycle_o0__260_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_7_dutycycle_o0__260_carry_n_4\,
      O(2) => \channel_7_dutycycle_o0__260_carry_n_5\,
      O(1) => \channel_7_dutycycle_o0__260_carry_n_6\,
      O(0) => \channel_7_dutycycle_o0__260_carry_n_7\,
      S(3) => \channel_7_dutycycle_o0__129_carry__3_n_6\,
      S(2) => \channel_7_dutycycle_o0__129_carry__3_n_7\,
      S(1) => \channel_7_dutycycle_o0__129_carry__2_n_4\,
      S(0) => \channel_7_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_7_dutycycle_o0__260_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__260_carry_n_0\,
      CO(3) => \channel_7_dutycycle_o0__260_carry__0_n_0\,
      CO(2) => \channel_7_dutycycle_o0__260_carry__0_n_1\,
      CO(1) => \channel_7_dutycycle_o0__260_carry__0_n_2\,
      CO(0) => \channel_7_dutycycle_o0__260_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_dutycycle_o0__260_carry__0_n_4\,
      O(2) => \channel_7_dutycycle_o0__260_carry__0_n_5\,
      O(1) => \channel_7_dutycycle_o0__260_carry__0_n_6\,
      O(0) => \channel_7_dutycycle_o0__260_carry__0_n_7\,
      S(3) => \channel_7_dutycycle_o0__129_carry__4_n_6\,
      S(2) => \channel_7_dutycycle_o0__129_carry__4_n_7\,
      S(1) => \channel_7_dutycycle_o0__129_carry__3_n_4\,
      S(0) => \channel_7_dutycycle_o0__129_carry__3_n_5\
    );
\channel_7_dutycycle_o0__260_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__260_carry__0_n_0\,
      CO(3) => \NLW_channel_7_dutycycle_o0__260_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \channel_7_dutycycle_o0__260_carry__1_n_1\,
      CO(1) => \channel_7_dutycycle_o0__260_carry__1_n_2\,
      CO(0) => \channel_7_dutycycle_o0__260_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_dutycycle_o0__260_carry__1_n_4\,
      O(2) => \channel_7_dutycycle_o0__260_carry__1_n_5\,
      O(1) => \channel_7_dutycycle_o0__260_carry__1_n_6\,
      O(0) => \channel_7_dutycycle_o0__260_carry__1_n_7\,
      S(3) => \channel_7_dutycycle_o0__129_carry__5_n_6\,
      S(2) => \channel_7_dutycycle_o0__129_carry__5_n_7\,
      S(1) => \channel_7_dutycycle_o0__129_carry__4_n_4\,
      S(0) => \channel_7_dutycycle_o0__129_carry__4_n_5\
    );
\channel_7_dutycycle_o0__260_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_7_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_7_dutycycle_o0__58_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_dutycycle_o0__58_carry_n_0\,
      CO(2) => \channel_7_dutycycle_o0__58_carry_n_1\,
      CO(1) => \channel_7_dutycycle_o0__58_carry_n_2\,
      CO(0) => \channel_7_dutycycle_o0__58_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_7_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \channel_7_dutycycle_o0__58_carry_n_4\,
      O(2) => \channel_7_dutycycle_o0__58_carry_n_5\,
      O(1) => \channel_7_dutycycle_o0__58_carry_n_6\,
      O(0) => \channel_7_dutycycle_o0__58_carry_n_7\,
      S(3) => \channel_7_dutycycle_o0__58_carry_i_1_n_0\,
      S(2) => \channel_7_dutycycle_o0__58_carry_i_2_n_0\,
      S(1) => \channel_7_dutycycle_o0__58_carry_i_3_n_0\,
      S(0) => channel_7_dutycycle_counter_reg(0)
    );
\channel_7_dutycycle_o0__58_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__58_carry_n_0\,
      CO(3) => \channel_7_dutycycle_o0__58_carry__0_n_0\,
      CO(2) => \channel_7_dutycycle_o0__58_carry__0_n_1\,
      CO(1) => \channel_7_dutycycle_o0__58_carry__0_n_2\,
      CO(0) => \channel_7_dutycycle_o0__58_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__58_carry__0_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__58_carry__0_i_2_n_0\,
      DI(1 downto 0) => channel_7_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_7_dutycycle_o0__58_carry__0_n_4\,
      O(2) => \channel_7_dutycycle_o0__58_carry__0_n_5\,
      O(1) => \channel_7_dutycycle_o0__58_carry__0_n_6\,
      O(0) => \channel_7_dutycycle_o0__58_carry__0_n_7\,
      S(3) => \channel_7_dutycycle_o0__58_carry__0_i_3_n_0\,
      S(2) => \channel_7_dutycycle_o0__58_carry__0_i_4_n_0\,
      S(1) => \channel_7_dutycycle_o0__58_carry__0_i_5_n_0\,
      S(0) => \channel_7_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_7_dutycycle_o0__58_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(6),
      I1 => channel_7_dutycycle_counter_reg(1),
      I2 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o0__58_carry__0_i_1_n_0\
    );
\channel_7_dutycycle_o0__58_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(6),
      I1 => channel_7_dutycycle_counter_reg(1),
      I2 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o0__58_carry__0_i_2_n_0\
    );
\channel_7_dutycycle_o0__58_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(4),
      I1 => channel_7_dutycycle_counter_reg(1),
      I2 => channel_7_dutycycle_counter_reg(6),
      I3 => channel_7_dutycycle_counter_reg(7),
      I4 => channel_7_dutycycle_counter_reg(2),
      I5 => channel_7_dutycycle_counter_reg(5),
      O => \channel_7_dutycycle_o0__58_carry__0_i_3_n_0\
    );
\channel_7_dutycycle_o0__58_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(6),
      I1 => channel_7_dutycycle_counter_reg(1),
      I2 => channel_7_dutycycle_counter_reg(4),
      I3 => channel_7_dutycycle_counter_reg(5),
      I4 => channel_7_dutycycle_counter_reg(0),
      O => \channel_7_dutycycle_o0__58_carry__0_i_4_n_0\
    );
\channel_7_dutycycle_o0__58_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(0),
      I1 => channel_7_dutycycle_counter_reg(5),
      I2 => channel_7_dutycycle_counter_reg(3),
      O => \channel_7_dutycycle_o0__58_carry__0_i_5_n_0\
    );
\channel_7_dutycycle_o0__58_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_7_dutycycle_o0__58_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__58_carry__0_n_0\,
      CO(3) => \channel_7_dutycycle_o0__58_carry__1_n_0\,
      CO(2) => \channel_7_dutycycle_o0__58_carry__1_n_1\,
      CO(1) => \channel_7_dutycycle_o0__58_carry__1_n_2\,
      CO(0) => \channel_7_dutycycle_o0__58_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__58_carry__1_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__58_carry__1_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__58_carry__1_i_3_n_0\,
      DI(0) => \channel_7_dutycycle_o0__58_carry__1_i_4_n_0\,
      O(3) => \channel_7_dutycycle_o0__58_carry__1_n_4\,
      O(2) => \channel_7_dutycycle_o0__58_carry__1_n_5\,
      O(1) => \channel_7_dutycycle_o0__58_carry__1_n_6\,
      O(0) => \channel_7_dutycycle_o0__58_carry__1_n_7\,
      S(3) => \channel_7_dutycycle_o0__58_carry__1_i_5_n_0\,
      S(2) => \channel_7_dutycycle_o0__58_carry__1_i_6_n_0\,
      S(1) => \channel_7_dutycycle_o0__58_carry__1_i_7_n_0\,
      S(0) => \channel_7_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_7_dutycycle_o0__58_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(10),
      I1 => channel_7_dutycycle_counter_reg(5),
      I2 => channel_7_dutycycle_counter_reg(8),
      O => \channel_7_dutycycle_o0__58_carry__1_i_1_n_0\
    );
\channel_7_dutycycle_o0__58_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(9),
      I1 => channel_7_dutycycle_counter_reg(4),
      I2 => channel_7_dutycycle_counter_reg(7),
      O => \channel_7_dutycycle_o0__58_carry__1_i_2_n_0\
    );
\channel_7_dutycycle_o0__58_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(8),
      I1 => channel_7_dutycycle_counter_reg(3),
      I2 => channel_7_dutycycle_counter_reg(6),
      O => \channel_7_dutycycle_o0__58_carry__1_i_3_n_0\
    );
\channel_7_dutycycle_o0__58_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(7),
      I1 => channel_7_dutycycle_counter_reg(2),
      I2 => channel_7_dutycycle_counter_reg(5),
      O => \channel_7_dutycycle_o0__58_carry__1_i_4_n_0\
    );
\channel_7_dutycycle_o0__58_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(8),
      I1 => channel_7_dutycycle_counter_reg(5),
      I2 => channel_7_dutycycle_counter_reg(10),
      I3 => channel_7_dutycycle_counter_reg(11),
      I4 => channel_7_dutycycle_counter_reg(6),
      I5 => channel_7_dutycycle_counter_reg(9),
      O => \channel_7_dutycycle_o0__58_carry__1_i_5_n_0\
    );
\channel_7_dutycycle_o0__58_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(7),
      I1 => channel_7_dutycycle_counter_reg(4),
      I2 => channel_7_dutycycle_counter_reg(9),
      I3 => channel_7_dutycycle_counter_reg(10),
      I4 => channel_7_dutycycle_counter_reg(5),
      I5 => channel_7_dutycycle_counter_reg(8),
      O => \channel_7_dutycycle_o0__58_carry__1_i_6_n_0\
    );
\channel_7_dutycycle_o0__58_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(6),
      I1 => channel_7_dutycycle_counter_reg(3),
      I2 => channel_7_dutycycle_counter_reg(8),
      I3 => channel_7_dutycycle_counter_reg(9),
      I4 => channel_7_dutycycle_counter_reg(4),
      I5 => channel_7_dutycycle_counter_reg(7),
      O => \channel_7_dutycycle_o0__58_carry__1_i_7_n_0\
    );
\channel_7_dutycycle_o0__58_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(5),
      I1 => channel_7_dutycycle_counter_reg(2),
      I2 => channel_7_dutycycle_counter_reg(7),
      I3 => channel_7_dutycycle_counter_reg(8),
      I4 => channel_7_dutycycle_counter_reg(3),
      I5 => channel_7_dutycycle_counter_reg(6),
      O => \channel_7_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_7_dutycycle_o0__58_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__58_carry__1_n_0\,
      CO(3) => \channel_7_dutycycle_o0__58_carry__2_n_0\,
      CO(2) => \channel_7_dutycycle_o0__58_carry__2_n_1\,
      CO(1) => \channel_7_dutycycle_o0__58_carry__2_n_2\,
      CO(0) => \channel_7_dutycycle_o0__58_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__58_carry__2_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__58_carry__2_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__58_carry__2_i_3_n_0\,
      DI(0) => \channel_7_dutycycle_o0__58_carry__2_i_4_n_0\,
      O(3) => \channel_7_dutycycle_o0__58_carry__2_n_4\,
      O(2) => \channel_7_dutycycle_o0__58_carry__2_n_5\,
      O(1) => \channel_7_dutycycle_o0__58_carry__2_n_6\,
      O(0) => \channel_7_dutycycle_o0__58_carry__2_n_7\,
      S(3) => \channel_7_dutycycle_o0__58_carry__2_i_5_n_0\,
      S(2) => \channel_7_dutycycle_o0__58_carry__2_i_6_n_0\,
      S(1) => \channel_7_dutycycle_o0__58_carry__2_i_7_n_0\,
      S(0) => \channel_7_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_7_dutycycle_o0__58_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(14),
      I1 => channel_7_dutycycle_counter_reg(9),
      I2 => channel_7_dutycycle_counter_reg(12),
      O => \channel_7_dutycycle_o0__58_carry__2_i_1_n_0\
    );
\channel_7_dutycycle_o0__58_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(13),
      I1 => channel_7_dutycycle_counter_reg(8),
      I2 => channel_7_dutycycle_counter_reg(11),
      O => \channel_7_dutycycle_o0__58_carry__2_i_2_n_0\
    );
\channel_7_dutycycle_o0__58_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(12),
      I1 => channel_7_dutycycle_counter_reg(7),
      I2 => channel_7_dutycycle_counter_reg(10),
      O => \channel_7_dutycycle_o0__58_carry__2_i_3_n_0\
    );
\channel_7_dutycycle_o0__58_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(11),
      I1 => channel_7_dutycycle_counter_reg(6),
      I2 => channel_7_dutycycle_counter_reg(9),
      O => \channel_7_dutycycle_o0__58_carry__2_i_4_n_0\
    );
\channel_7_dutycycle_o0__58_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(12),
      I1 => channel_7_dutycycle_counter_reg(9),
      I2 => channel_7_dutycycle_counter_reg(14),
      I3 => channel_7_dutycycle_counter_reg(15),
      I4 => channel_7_dutycycle_counter_reg(10),
      I5 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o0__58_carry__2_i_5_n_0\
    );
\channel_7_dutycycle_o0__58_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(11),
      I1 => channel_7_dutycycle_counter_reg(8),
      I2 => channel_7_dutycycle_counter_reg(13),
      I3 => channel_7_dutycycle_counter_reg(14),
      I4 => channel_7_dutycycle_counter_reg(9),
      I5 => channel_7_dutycycle_counter_reg(12),
      O => \channel_7_dutycycle_o0__58_carry__2_i_6_n_0\
    );
\channel_7_dutycycle_o0__58_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(10),
      I1 => channel_7_dutycycle_counter_reg(7),
      I2 => channel_7_dutycycle_counter_reg(12),
      I3 => channel_7_dutycycle_counter_reg(13),
      I4 => channel_7_dutycycle_counter_reg(8),
      I5 => channel_7_dutycycle_counter_reg(11),
      O => \channel_7_dutycycle_o0__58_carry__2_i_7_n_0\
    );
\channel_7_dutycycle_o0__58_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(9),
      I1 => channel_7_dutycycle_counter_reg(6),
      I2 => channel_7_dutycycle_counter_reg(11),
      I3 => channel_7_dutycycle_counter_reg(12),
      I4 => channel_7_dutycycle_counter_reg(7),
      I5 => channel_7_dutycycle_counter_reg(10),
      O => \channel_7_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_7_dutycycle_o0__58_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__58_carry__2_n_0\,
      CO(3) => \channel_7_dutycycle_o0__58_carry__3_n_0\,
      CO(2) => \channel_7_dutycycle_o0__58_carry__3_n_1\,
      CO(1) => \channel_7_dutycycle_o0__58_carry__3_n_2\,
      CO(0) => \channel_7_dutycycle_o0__58_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o0__58_carry__3_i_1_n_0\,
      DI(2) => \channel_7_dutycycle_o0__58_carry__3_i_2_n_0\,
      DI(1) => \channel_7_dutycycle_o0__58_carry__3_i_3_n_0\,
      DI(0) => \channel_7_dutycycle_o0__58_carry__3_i_4_n_0\,
      O(3) => \channel_7_dutycycle_o0__58_carry__3_n_4\,
      O(2) => \channel_7_dutycycle_o0__58_carry__3_n_5\,
      O(1) => \channel_7_dutycycle_o0__58_carry__3_n_6\,
      O(0) => \channel_7_dutycycle_o0__58_carry__3_n_7\,
      S(3) => \channel_7_dutycycle_o0__58_carry__3_i_5_n_0\,
      S(2) => \channel_7_dutycycle_o0__58_carry__3_i_6_n_0\,
      S(1) => \channel_7_dutycycle_o0__58_carry__3_i_7_n_0\,
      S(0) => \channel_7_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_7_dutycycle_o0__58_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(16),
      I1 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o0__58_carry__3_i_1_n_0\
    );
\channel_7_dutycycle_o0__58_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(17),
      I1 => channel_7_dutycycle_counter_reg(12),
      I2 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o0__58_carry__3_i_2_n_0\
    );
\channel_7_dutycycle_o0__58_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(16),
      I1 => channel_7_dutycycle_counter_reg(11),
      I2 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o0__58_carry__3_i_3_n_0\
    );
\channel_7_dutycycle_o0__58_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(15),
      I1 => channel_7_dutycycle_counter_reg(10),
      I2 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o0__58_carry__3_i_4_n_0\
    );
\channel_7_dutycycle_o0__58_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(13),
      I1 => channel_7_dutycycle_counter_reg(16),
      I2 => channel_7_dutycycle_counter_reg(14),
      I3 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o0__58_carry__3_i_5_n_0\
    );
\channel_7_dutycycle_o0__58_carry__3_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(15),
      I1 => channel_7_dutycycle_counter_reg(12),
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => channel_7_dutycycle_counter_reg(13),
      I4 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o0__58_carry__3_i_6_n_0\
    );
\channel_7_dutycycle_o0__58_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(14),
      I1 => channel_7_dutycycle_counter_reg(11),
      I2 => channel_7_dutycycle_counter_reg(16),
      I3 => channel_7_dutycycle_counter_reg(17),
      I4 => channel_7_dutycycle_counter_reg(12),
      I5 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o0__58_carry__3_i_7_n_0\
    );
\channel_7_dutycycle_o0__58_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(13),
      I1 => channel_7_dutycycle_counter_reg(10),
      I2 => channel_7_dutycycle_counter_reg(15),
      I3 => channel_7_dutycycle_counter_reg(16),
      I4 => channel_7_dutycycle_counter_reg(11),
      I5 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_7_dutycycle_o0__58_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o0__58_carry__3_n_0\,
      CO(3) => \channel_7_dutycycle_o0__58_carry__4_n_0\,
      CO(2) => \channel_7_dutycycle_o0__58_carry__4_n_1\,
      CO(1) => \channel_7_dutycycle_o0__58_carry__4_n_2\,
      CO(0) => \channel_7_dutycycle_o0__58_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_7_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_7_dutycycle_o0__58_carry__4_i_1_n_0\,
      O(3) => \channel_7_dutycycle_o0__58_carry__4_n_4\,
      O(2) => \channel_7_dutycycle_o0__58_carry__4_n_5\,
      O(1) => \channel_7_dutycycle_o0__58_carry__4_n_6\,
      O(0) => \channel_7_dutycycle_o0__58_carry__4_n_7\,
      S(3) => \channel_7_dutycycle_o0__58_carry__4_i_2_n_0\,
      S(2) => \channel_7_dutycycle_o0__58_carry__4_i_3_n_0\,
      S(1) => \channel_7_dutycycle_o0__58_carry__4_i_4_n_0\,
      S(0) => \channel_7_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_7_dutycycle_o0__58_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(17),
      I1 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o0__58_carry__4_i_1_n_0\
    );
\channel_7_dutycycle_o0__58_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o0__58_carry__4_i_2_n_0\
    );
\channel_7_dutycycle_o0__58_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(16),
      I1 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o0__58_carry__4_i_3_n_0\
    );
\channel_7_dutycycle_o0__58_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(15),
      I1 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o0__58_carry__4_i_4_n_0\
    );
\channel_7_dutycycle_o0__58_carry__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(14),
      I1 => channel_7_dutycycle_counter_reg(17),
      I2 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_7_dutycycle_o0__58_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(1),
      I1 => channel_7_dutycycle_counter_reg(3),
      O => \channel_7_dutycycle_o0__58_carry_i_1_n_0\
    );
\channel_7_dutycycle_o0__58_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(0),
      I1 => channel_7_dutycycle_counter_reg(2),
      O => \channel_7_dutycycle_o0__58_carry_i_2_n_0\
    );
\channel_7_dutycycle_o0__58_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(1),
      O => \channel_7_dutycycle_o0__58_carry_i_3_n_0\
    );
\channel_7_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_7_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_7_dutycycle_o0__260_carry_n_7\,
      O => \channel_7_dutycycle_o[0]_i_1_n_0\
    );
\channel_7_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_7_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_7_dutycycle_o0__260_carry__1_n_5\,
      O => \channel_7_dutycycle_o[10]_i_1_n_0\
    );
\channel_7_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_7_stage_2,
      I1 => channel_7_stage_1,
      O => \channel_7_dutycycle_o[11]_i_1_n_0\
    );
\channel_7_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_7_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_7_dutycycle_o0__260_carry__1_n_4\,
      O => \channel_7_dutycycle_o[11]_i_2_n_0\
    );
\channel_7_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__2_n_4\,
      I1 => \channel_7_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_7_dutycycle_o0__260_carry_n_6\,
      O => \channel_7_dutycycle_o[1]_i_1_n_0\
    );
\channel_7_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_7_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_7_dutycycle_o0__260_carry_n_5\,
      O => \channel_7_dutycycle_o[2]_i_1_n_0\
    );
\channel_7_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_7_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_7_dutycycle_o0__260_carry_n_4\,
      O => \channel_7_dutycycle_o[3]_i_1_n_0\
    );
\channel_7_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_7_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_7_dutycycle_o0__260_carry__0_n_7\,
      O => \channel_7_dutycycle_o[4]_i_1_n_0\
    );
\channel_7_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_7_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_7_dutycycle_o0__260_carry__0_n_6\,
      O => \channel_7_dutycycle_o[5]_i_1_n_0\
    );
\channel_7_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_7_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_7_dutycycle_o0__260_carry__0_n_5\,
      O => \channel_7_dutycycle_o[6]_i_1_n_0\
    );
\channel_7_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_7_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_7_dutycycle_o0__260_carry__0_n_4\,
      O => \channel_7_dutycycle_o[7]_i_1_n_0\
    );
\channel_7_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_7_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_7_dutycycle_o0__260_carry__1_n_7\,
      O => \channel_7_dutycycle_o[8]_i_1_n_0\
    );
\channel_7_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_7_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_7_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_7_dutycycle_o0__260_carry__1_n_6\,
      O => \channel_7_dutycycle_o[9]_i_1_n_0\
    );
\channel_7_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_1_n_0\,
      D => \channel_7_dutycycle_o[0]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(0),
      R => '0'
    );
\channel_7_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_1_n_0\,
      D => \channel_7_dutycycle_o[10]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(10),
      R => '0'
    );
\channel_7_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_1_n_0\,
      D => \channel_7_dutycycle_o[11]_i_2_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(11),
      R => '0'
    );
\channel_7_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_1_n_0\,
      D => \channel_7_dutycycle_o[1]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(1),
      R => '0'
    );
\channel_7_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_1_n_0\,
      D => \channel_7_dutycycle_o[2]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(2),
      R => '0'
    );
\channel_7_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_1_n_0\,
      D => \channel_7_dutycycle_o[3]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(3),
      R => '0'
    );
\channel_7_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_1_n_0\,
      D => \channel_7_dutycycle_o[4]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(4),
      R => '0'
    );
\channel_7_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_1_n_0\,
      D => \channel_7_dutycycle_o[5]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(5),
      R => '0'
    );
\channel_7_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_1_n_0\,
      D => \channel_7_dutycycle_o[6]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(6),
      R => '0'
    );
\channel_7_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_1_n_0\,
      D => \channel_7_dutycycle_o[7]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(7),
      R => '0'
    );
\channel_7_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_1_n_0\,
      D => \channel_7_dutycycle_o[8]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(8),
      R => '0'
    );
\channel_7_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_1_n_0\,
      D => \channel_7_dutycycle_o[9]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(9),
      R => '0'
    );
channel_7_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_7_i,
      Q => channel_7_stage_1,
      R => '0'
    );
channel_7_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_7_stage_1,
      Q => channel_7_stage_2,
      R => '0'
    );
\channel_8_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_8_stage_1,
      I1 => channel_8_stage_2,
      O => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_8_stage_1,
      I1 => channel_8_stage_2,
      O => \channel_8_dutycycle_counter[0]_i_2_n_0\
    );
\channel_8_dutycycle_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(0),
      O => \channel_8_dutycycle_counter[0]_i_4_n_0\
    );
\channel_8_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[0]_i_3_n_7\,
      Q => channel_8_dutycycle_counter_reg(0),
      S => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_8_dutycycle_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_8_dutycycle_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_8_dutycycle_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_8_dutycycle_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_8_dutycycle_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_8_dutycycle_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_8_dutycycle_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_8_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_8_dutycycle_counter[0]_i_4_n_0\
    );
\channel_8_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_8_dutycycle_counter_reg(10),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_8_dutycycle_counter_reg(11),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_8_dutycycle_counter_reg(12),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_8_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_8_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_8_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_8_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_8_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_8_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_8_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_8_dutycycle_counter_reg(15 downto 12)
    );
\channel_8_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_8_dutycycle_counter_reg(13),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_8_dutycycle_counter_reg(14),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_8_dutycycle_counter_reg(15),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_8_dutycycle_counter_reg(16),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_8_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_8_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_8_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_8_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_8_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_8_dutycycle_counter_reg(17 downto 16)
    );
\channel_8_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_8_dutycycle_counter_reg(17),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[0]_i_3_n_6\,
      Q => channel_8_dutycycle_counter_reg(1),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[0]_i_3_n_5\,
      Q => channel_8_dutycycle_counter_reg(2),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[0]_i_3_n_4\,
      Q => channel_8_dutycycle_counter_reg(3),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_8_dutycycle_counter_reg(4),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_8_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_8_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_8_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_8_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_8_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_8_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_8_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_8_dutycycle_counter_reg(7 downto 4)
    );
\channel_8_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_8_dutycycle_counter_reg(5),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_8_dutycycle_counter_reg(6),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_8_dutycycle_counter_reg(7),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_8_dutycycle_counter_reg(8),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_8_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_8_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_8_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_8_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_8_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_8_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_8_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_8_dutycycle_counter_reg(11 downto 8)
    );
\channel_8_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_2_n_0\,
      D => \channel_8_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_8_dutycycle_counter_reg(9),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_o0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_dutycycle_o0__0_carry_n_0\,
      CO(2) => \channel_8_dutycycle_o0__0_carry_n_1\,
      CO(1) => \channel_8_dutycycle_o0__0_carry_n_2\,
      CO(0) => \channel_8_dutycycle_o0__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__0_carry_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__0_carry_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_8_dutycycle_o0__0_carry_n_4\,
      O(2) => \channel_8_dutycycle_o0__0_carry_n_5\,
      O(1 downto 0) => \NLW_channel_8_dutycycle_o0__0_carry_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_8_dutycycle_o0__0_carry_i_4_n_0\,
      S(2) => \channel_8_dutycycle_o0__0_carry_i_5_n_0\,
      S(1) => \channel_8_dutycycle_o0__0_carry_i_6_n_0\,
      S(0) => \channel_8_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_8_dutycycle_o0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__0_carry_n_0\,
      CO(3) => \channel_8_dutycycle_o0__0_carry__0_n_0\,
      CO(2) => \channel_8_dutycycle_o0__0_carry__0_n_1\,
      CO(1) => \channel_8_dutycycle_o0__0_carry__0_n_2\,
      CO(0) => \channel_8_dutycycle_o0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__0_carry__0_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__0_carry__0_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__0_carry__0_i_3_n_0\,
      DI(0) => \channel_8_dutycycle_o0__0_carry__0_i_4_n_0\,
      O(3) => \channel_8_dutycycle_o0__0_carry__0_n_4\,
      O(2) => \channel_8_dutycycle_o0__0_carry__0_n_5\,
      O(1) => \channel_8_dutycycle_o0__0_carry__0_n_6\,
      O(0) => \channel_8_dutycycle_o0__0_carry__0_n_7\,
      S(3) => \channel_8_dutycycle_o0__0_carry__0_i_5_n_0\,
      S(2) => \channel_8_dutycycle_o0__0_carry__0_i_6_n_0\,
      S(1) => \channel_8_dutycycle_o0__0_carry__0_i_7_n_0\,
      S(0) => \channel_8_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_8_dutycycle_o0__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(6),
      I1 => channel_8_dutycycle_counter_reg(4),
      I2 => channel_8_dutycycle_counter_reg(8),
      O => \channel_8_dutycycle_o0__0_carry__0_i_1_n_0\
    );
\channel_8_dutycycle_o0__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(5),
      I1 => channel_8_dutycycle_counter_reg(3),
      I2 => channel_8_dutycycle_counter_reg(7),
      O => \channel_8_dutycycle_o0__0_carry__0_i_2_n_0\
    );
\channel_8_dutycycle_o0__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(4),
      I1 => channel_8_dutycycle_counter_reg(2),
      I2 => channel_8_dutycycle_counter_reg(6),
      O => \channel_8_dutycycle_o0__0_carry__0_i_3_n_0\
    );
\channel_8_dutycycle_o0__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(3),
      I1 => channel_8_dutycycle_counter_reg(1),
      I2 => channel_8_dutycycle_counter_reg(5),
      O => \channel_8_dutycycle_o0__0_carry__0_i_4_n_0\
    );
\channel_8_dutycycle_o0__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(8),
      I1 => channel_8_dutycycle_counter_reg(4),
      I2 => channel_8_dutycycle_counter_reg(6),
      I3 => channel_8_dutycycle_counter_reg(5),
      I4 => channel_8_dutycycle_counter_reg(7),
      I5 => channel_8_dutycycle_counter_reg(9),
      O => \channel_8_dutycycle_o0__0_carry__0_i_5_n_0\
    );
\channel_8_dutycycle_o0__0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(7),
      I1 => channel_8_dutycycle_counter_reg(3),
      I2 => channel_8_dutycycle_counter_reg(5),
      I3 => channel_8_dutycycle_counter_reg(4),
      I4 => channel_8_dutycycle_counter_reg(6),
      I5 => channel_8_dutycycle_counter_reg(8),
      O => \channel_8_dutycycle_o0__0_carry__0_i_6_n_0\
    );
\channel_8_dutycycle_o0__0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(6),
      I1 => channel_8_dutycycle_counter_reg(2),
      I2 => channel_8_dutycycle_counter_reg(4),
      I3 => channel_8_dutycycle_counter_reg(3),
      I4 => channel_8_dutycycle_counter_reg(5),
      I5 => channel_8_dutycycle_counter_reg(7),
      O => \channel_8_dutycycle_o0__0_carry__0_i_7_n_0\
    );
\channel_8_dutycycle_o0__0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(5),
      I1 => channel_8_dutycycle_counter_reg(1),
      I2 => channel_8_dutycycle_counter_reg(3),
      I3 => channel_8_dutycycle_counter_reg(4),
      I4 => channel_8_dutycycle_counter_reg(2),
      I5 => channel_8_dutycycle_counter_reg(6),
      O => \channel_8_dutycycle_o0__0_carry__0_i_8_n_0\
    );
\channel_8_dutycycle_o0__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__0_carry__0_n_0\,
      CO(3) => \channel_8_dutycycle_o0__0_carry__1_n_0\,
      CO(2) => \channel_8_dutycycle_o0__0_carry__1_n_1\,
      CO(1) => \channel_8_dutycycle_o0__0_carry__1_n_2\,
      CO(0) => \channel_8_dutycycle_o0__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__0_carry__1_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__0_carry__1_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__0_carry__1_i_3_n_0\,
      DI(0) => \channel_8_dutycycle_o0__0_carry__1_i_4_n_0\,
      O(3) => \channel_8_dutycycle_o0__0_carry__1_n_4\,
      O(2) => \channel_8_dutycycle_o0__0_carry__1_n_5\,
      O(1) => \channel_8_dutycycle_o0__0_carry__1_n_6\,
      O(0) => \channel_8_dutycycle_o0__0_carry__1_n_7\,
      S(3) => \channel_8_dutycycle_o0__0_carry__1_i_5_n_0\,
      S(2) => \channel_8_dutycycle_o0__0_carry__1_i_6_n_0\,
      S(1) => \channel_8_dutycycle_o0__0_carry__1_i_7_n_0\,
      S(0) => \channel_8_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_8_dutycycle_o0__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(10),
      I1 => channel_8_dutycycle_counter_reg(8),
      I2 => channel_8_dutycycle_counter_reg(12),
      O => \channel_8_dutycycle_o0__0_carry__1_i_1_n_0\
    );
\channel_8_dutycycle_o0__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(9),
      I1 => channel_8_dutycycle_counter_reg(7),
      I2 => channel_8_dutycycle_counter_reg(11),
      O => \channel_8_dutycycle_o0__0_carry__1_i_2_n_0\
    );
\channel_8_dutycycle_o0__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(8),
      I1 => channel_8_dutycycle_counter_reg(6),
      I2 => channel_8_dutycycle_counter_reg(10),
      O => \channel_8_dutycycle_o0__0_carry__1_i_3_n_0\
    );
\channel_8_dutycycle_o0__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(7),
      I1 => channel_8_dutycycle_counter_reg(5),
      I2 => channel_8_dutycycle_counter_reg(9),
      O => \channel_8_dutycycle_o0__0_carry__1_i_4_n_0\
    );
\channel_8_dutycycle_o0__0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(12),
      I1 => channel_8_dutycycle_counter_reg(8),
      I2 => channel_8_dutycycle_counter_reg(10),
      I3 => channel_8_dutycycle_counter_reg(9),
      I4 => channel_8_dutycycle_counter_reg(11),
      I5 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o0__0_carry__1_i_5_n_0\
    );
\channel_8_dutycycle_o0__0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(11),
      I1 => channel_8_dutycycle_counter_reg(7),
      I2 => channel_8_dutycycle_counter_reg(9),
      I3 => channel_8_dutycycle_counter_reg(8),
      I4 => channel_8_dutycycle_counter_reg(10),
      I5 => channel_8_dutycycle_counter_reg(12),
      O => \channel_8_dutycycle_o0__0_carry__1_i_6_n_0\
    );
\channel_8_dutycycle_o0__0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(10),
      I1 => channel_8_dutycycle_counter_reg(6),
      I2 => channel_8_dutycycle_counter_reg(8),
      I3 => channel_8_dutycycle_counter_reg(7),
      I4 => channel_8_dutycycle_counter_reg(9),
      I5 => channel_8_dutycycle_counter_reg(11),
      O => \channel_8_dutycycle_o0__0_carry__1_i_7_n_0\
    );
\channel_8_dutycycle_o0__0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(9),
      I1 => channel_8_dutycycle_counter_reg(5),
      I2 => channel_8_dutycycle_counter_reg(7),
      I3 => channel_8_dutycycle_counter_reg(6),
      I4 => channel_8_dutycycle_counter_reg(8),
      I5 => channel_8_dutycycle_counter_reg(10),
      O => \channel_8_dutycycle_o0__0_carry__1_i_8_n_0\
    );
\channel_8_dutycycle_o0__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__0_carry__1_n_0\,
      CO(3) => \channel_8_dutycycle_o0__0_carry__2_n_0\,
      CO(2) => \channel_8_dutycycle_o0__0_carry__2_n_1\,
      CO(1) => \channel_8_dutycycle_o0__0_carry__2_n_2\,
      CO(0) => \channel_8_dutycycle_o0__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__0_carry__2_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__0_carry__2_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__0_carry__2_i_3_n_0\,
      DI(0) => \channel_8_dutycycle_o0__0_carry__2_i_4_n_0\,
      O(3) => \channel_8_dutycycle_o0__0_carry__2_n_4\,
      O(2) => \channel_8_dutycycle_o0__0_carry__2_n_5\,
      O(1) => \channel_8_dutycycle_o0__0_carry__2_n_6\,
      O(0) => \channel_8_dutycycle_o0__0_carry__2_n_7\,
      S(3) => \channel_8_dutycycle_o0__0_carry__2_i_5_n_0\,
      S(2) => \channel_8_dutycycle_o0__0_carry__2_i_6_n_0\,
      S(1) => \channel_8_dutycycle_o0__0_carry__2_i_7_n_0\,
      S(0) => \channel_8_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_8_dutycycle_o0__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(14),
      I1 => channel_8_dutycycle_counter_reg(12),
      I2 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o0__0_carry__2_i_1_n_0\
    );
\channel_8_dutycycle_o0__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(13),
      I1 => channel_8_dutycycle_counter_reg(11),
      I2 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o0__0_carry__2_i_2_n_0\
    );
\channel_8_dutycycle_o0__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(12),
      I1 => channel_8_dutycycle_counter_reg(10),
      I2 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o0__0_carry__2_i_3_n_0\
    );
\channel_8_dutycycle_o0__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(11),
      I1 => channel_8_dutycycle_counter_reg(9),
      I2 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o0__0_carry__2_i_4_n_0\
    );
\channel_8_dutycycle_o0__0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(16),
      I1 => channel_8_dutycycle_counter_reg(12),
      I2 => channel_8_dutycycle_counter_reg(14),
      I3 => channel_8_dutycycle_counter_reg(13),
      I4 => channel_8_dutycycle_counter_reg(15),
      I5 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o0__0_carry__2_i_5_n_0\
    );
\channel_8_dutycycle_o0__0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(15),
      I1 => channel_8_dutycycle_counter_reg(11),
      I2 => channel_8_dutycycle_counter_reg(13),
      I3 => channel_8_dutycycle_counter_reg(12),
      I4 => channel_8_dutycycle_counter_reg(14),
      I5 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o0__0_carry__2_i_6_n_0\
    );
\channel_8_dutycycle_o0__0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(14),
      I1 => channel_8_dutycycle_counter_reg(10),
      I2 => channel_8_dutycycle_counter_reg(12),
      I3 => channel_8_dutycycle_counter_reg(11),
      I4 => channel_8_dutycycle_counter_reg(13),
      I5 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o0__0_carry__2_i_7_n_0\
    );
\channel_8_dutycycle_o0__0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(13),
      I1 => channel_8_dutycycle_counter_reg(9),
      I2 => channel_8_dutycycle_counter_reg(11),
      I3 => channel_8_dutycycle_counter_reg(10),
      I4 => channel_8_dutycycle_counter_reg(12),
      I5 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o0__0_carry__2_i_8_n_0\
    );
\channel_8_dutycycle_o0__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__0_carry__2_n_0\,
      CO(3) => \channel_8_dutycycle_o0__0_carry__3_n_0\,
      CO(2) => \channel_8_dutycycle_o0__0_carry__3_n_1\,
      CO(1) => \channel_8_dutycycle_o0__0_carry__3_n_2\,
      CO(0) => \channel_8_dutycycle_o0__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => channel_8_dutycycle_counter_reg(16),
      DI(2) => \channel_8_dutycycle_o0__0_carry__3_i_1_n_0\,
      DI(1) => \channel_8_dutycycle_o0__0_carry__3_i_2_n_0\,
      DI(0) => \channel_8_dutycycle_o0__0_carry__3_i_3_n_0\,
      O(3) => \channel_8_dutycycle_o0__0_carry__3_n_4\,
      O(2) => \channel_8_dutycycle_o0__0_carry__3_n_5\,
      O(1) => \channel_8_dutycycle_o0__0_carry__3_n_6\,
      O(0) => \channel_8_dutycycle_o0__0_carry__3_n_7\,
      S(3) => \channel_8_dutycycle_o0__0_carry__3_i_4_n_0\,
      S(2) => \channel_8_dutycycle_o0__0_carry__3_i_5_n_0\,
      S(1) => \channel_8_dutycycle_o0__0_carry__3_i_6_n_0\,
      S(0) => \channel_8_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_8_dutycycle_o0__0_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(15),
      I1 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o0__0_carry__3_i_1_n_0\
    );
\channel_8_dutycycle_o0__0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(14),
      I1 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o0__0_carry__3_i_2_n_0\
    );
\channel_8_dutycycle_o0__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(15),
      I1 => channel_8_dutycycle_counter_reg(13),
      I2 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o0__0_carry__3_i_3_n_0\
    );
\channel_8_dutycycle_o0__0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(16),
      I1 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o0__0_carry__3_i_4_n_0\
    );
\channel_8_dutycycle_o0__0_carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(17),
      I1 => channel_8_dutycycle_counter_reg(15),
      I2 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o0__0_carry__3_i_5_n_0\
    );
\channel_8_dutycycle_o0__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(16),
      I1 => channel_8_dutycycle_counter_reg(14),
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o0__0_carry__3_i_6_n_0\
    );
\channel_8_dutycycle_o0__0_carry__3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(17),
      I1 => channel_8_dutycycle_counter_reg(13),
      I2 => channel_8_dutycycle_counter_reg(15),
      I3 => channel_8_dutycycle_counter_reg(16),
      I4 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o0__0_carry__3_i_7_n_0\
    );
\channel_8_dutycycle_o0__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__0_carry__3_n_0\,
      CO(3 downto 2) => \NLW_channel_8_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_8_dutycycle_o0__0_carry__4_n_2\,
      CO(0) => \NLW_channel_8_dutycycle_o0__0_carry__4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_8_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_8_dutycycle_o0__0_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_8_dutycycle_o0__0_carry__4_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_8_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_8_dutycycle_o0__0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o0__0_carry__4_i_1_n_0\
    );
\channel_8_dutycycle_o0__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => channel_8_dutycycle_counter_reg(0),
      I2 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o0__0_carry_i_1_n_0\
    );
\channel_8_dutycycle_o0__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => channel_8_dutycycle_counter_reg(0),
      I2 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o0__0_carry_i_2_n_0\
    );
\channel_8_dutycycle_o0__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => channel_8_dutycycle_counter_reg(0),
      O => \channel_8_dutycycle_o0__0_carry_i_3_n_0\
    );
\channel_8_dutycycle_o0__0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(4),
      I1 => channel_8_dutycycle_counter_reg(0),
      I2 => channel_8_dutycycle_counter_reg(2),
      I3 => channel_8_dutycycle_counter_reg(3),
      I4 => channel_8_dutycycle_counter_reg(1),
      I5 => channel_8_dutycycle_counter_reg(5),
      O => \channel_8_dutycycle_o0__0_carry_i_4_n_0\
    );
\channel_8_dutycycle_o0__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => channel_8_dutycycle_counter_reg(0),
      I2 => channel_8_dutycycle_counter_reg(4),
      I3 => channel_8_dutycycle_counter_reg(1),
      I4 => channel_8_dutycycle_counter_reg(3),
      O => \channel_8_dutycycle_o0__0_carry_i_5_n_0\
    );
\channel_8_dutycycle_o0__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(0),
      I1 => channel_8_dutycycle_counter_reg(2),
      I2 => channel_8_dutycycle_counter_reg(1),
      I3 => channel_8_dutycycle_counter_reg(3),
      O => \channel_8_dutycycle_o0__0_carry_i_6_n_0\
    );
\channel_8_dutycycle_o0__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => channel_8_dutycycle_counter_reg(0),
      O => \channel_8_dutycycle_o0__0_carry_i_7_n_0\
    );
\channel_8_dutycycle_o0__129_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_dutycycle_o0__129_carry_n_0\,
      CO(2) => \channel_8_dutycycle_o0__129_carry_n_1\,
      CO(1) => \channel_8_dutycycle_o0__129_carry_n_2\,
      CO(0) => \channel_8_dutycycle_o0__129_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__0_carry__0_n_6\,
      DI(2) => \channel_8_dutycycle_o0__0_carry__0_n_7\,
      DI(1) => \channel_8_dutycycle_o0__0_carry_n_4\,
      DI(0) => \channel_8_dutycycle_o0__0_carry_n_5\,
      O(3 downto 0) => \NLW_channel_8_dutycycle_o0__129_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o0__129_carry_i_1_n_0\,
      S(2) => \channel_8_dutycycle_o0__129_carry_i_2_n_0\,
      S(1) => \channel_8_dutycycle_o0__129_carry_i_3_n_0\,
      S(0) => \channel_8_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_8_dutycycle_o0__129_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__129_carry_n_0\,
      CO(3) => \channel_8_dutycycle_o0__129_carry__0_n_0\,
      CO(2) => \channel_8_dutycycle_o0__129_carry__0_n_1\,
      CO(1) => \channel_8_dutycycle_o0__129_carry__0_n_2\,
      CO(0) => \channel_8_dutycycle_o0__129_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => channel_8_dutycycle_counter_reg(0),
      DI(2) => \channel_8_dutycycle_o0__0_carry__1_n_7\,
      DI(1) => \channel_8_dutycycle_o0__0_carry__0_n_4\,
      DI(0) => \channel_8_dutycycle_o0__0_carry__0_n_5\,
      O(3 downto 0) => \NLW_channel_8_dutycycle_o0__129_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o0__129_carry__0_i_1_n_0\,
      S(2) => \channel_8_dutycycle_o0__129_carry__0_i_2_n_0\,
      S(1) => \channel_8_dutycycle_o0__129_carry__0_i_3_n_0\,
      S(0) => \channel_8_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_8_dutycycle_o0__129_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__0_n_4\,
      I1 => \channel_8_dutycycle_o0__0_carry__1_n_6\,
      I2 => channel_8_dutycycle_counter_reg(0),
      O => \channel_8_dutycycle_o0__129_carry__0_i_1_n_0\
    );
\channel_8_dutycycle_o0__129_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry__1_n_7\,
      I1 => \channel_8_dutycycle_o0__58_carry__0_n_5\,
      O => \channel_8_dutycycle_o0__129_carry__0_i_2_n_0\
    );
\channel_8_dutycycle_o0__129_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry__0_n_4\,
      I1 => \channel_8_dutycycle_o0__58_carry__0_n_6\,
      O => \channel_8_dutycycle_o0__129_carry__0_i_3_n_0\
    );
\channel_8_dutycycle_o0__129_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry__0_n_5\,
      I1 => \channel_8_dutycycle_o0__58_carry__0_n_7\,
      O => \channel_8_dutycycle_o0__129_carry__0_i_4_n_0\
    );
\channel_8_dutycycle_o0__129_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__129_carry__0_n_0\,
      CO(3) => \channel_8_dutycycle_o0__129_carry__1_n_0\,
      CO(2) => \channel_8_dutycycle_o0__129_carry__1_n_1\,
      CO(1) => \channel_8_dutycycle_o0__129_carry__1_n_2\,
      CO(0) => \channel_8_dutycycle_o0__129_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__129_carry__1_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__129_carry__1_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__129_carry__1_i_3_n_0\,
      DI(0) => \channel_8_dutycycle_o0__129_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_8_dutycycle_o0__129_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o0__129_carry__1_i_5_n_0\,
      S(2) => \channel_8_dutycycle_o0__129_carry__1_i_6_n_0\,
      S(1) => \channel_8_dutycycle_o0__129_carry__1_i_7_n_0\,
      S(0) => \channel_8_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_8_dutycycle_o0__129_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_8_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_8_dutycycle_counter_reg(3),
      O => \channel_8_dutycycle_o0__129_carry__1_i_1_n_0\
    );
\channel_8_dutycycle_o0__129_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_8_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_8_dutycycle_counter_reg(2),
      O => \channel_8_dutycycle_o0__129_carry__1_i_2_n_0\
    );
\channel_8_dutycycle_o0__129_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_8_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_8_dutycycle_counter_reg(1),
      O => \channel_8_dutycycle_o0__129_carry__1_i_3_n_0\
    );
\channel_8_dutycycle_o0__129_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(1),
      I1 => \channel_8_dutycycle_o0__58_carry__1_n_7\,
      I2 => \channel_8_dutycycle_o0__0_carry__1_n_5\,
      O => \channel_8_dutycycle_o0__129_carry__1_i_4_n_0\
    );
\channel_8_dutycycle_o0__129_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_8_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_8_dutycycle_counter_reg(4),
      I3 => \channel_8_dutycycle_o0__129_carry__1_i_1_n_0\,
      O => \channel_8_dutycycle_o0__129_carry__1_i_5_n_0\
    );
\channel_8_dutycycle_o0__129_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__1_n_5\,
      I1 => \channel_8_dutycycle_o0__0_carry__2_n_7\,
      I2 => channel_8_dutycycle_counter_reg(3),
      I3 => \channel_8_dutycycle_o0__129_carry__1_i_2_n_0\,
      O => \channel_8_dutycycle_o0__129_carry__1_i_6_n_0\
    );
\channel_8_dutycycle_o0__129_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__1_n_6\,
      I1 => \channel_8_dutycycle_o0__0_carry__1_n_4\,
      I2 => channel_8_dutycycle_counter_reg(2),
      I3 => \channel_8_dutycycle_o0__129_carry__1_i_3_n_0\,
      O => \channel_8_dutycycle_o0__129_carry__1_i_7_n_0\
    );
\channel_8_dutycycle_o0__129_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__1_n_7\,
      I1 => \channel_8_dutycycle_o0__0_carry__1_n_5\,
      I2 => channel_8_dutycycle_counter_reg(1),
      I3 => \channel_8_dutycycle_o0__0_carry__1_n_6\,
      I4 => \channel_8_dutycycle_o0__58_carry__0_n_4\,
      O => \channel_8_dutycycle_o0__129_carry__1_i_8_n_0\
    );
\channel_8_dutycycle_o0__129_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__129_carry__1_n_0\,
      CO(3) => \channel_8_dutycycle_o0__129_carry__2_n_0\,
      CO(2) => \channel_8_dutycycle_o0__129_carry__2_n_1\,
      CO(1) => \channel_8_dutycycle_o0__129_carry__2_n_2\,
      CO(0) => \channel_8_dutycycle_o0__129_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__129_carry__2_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__129_carry__2_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__129_carry__2_i_3_n_0\,
      DI(0) => \channel_8_dutycycle_o0__129_carry__2_i_4_n_0\,
      O(3) => \channel_8_dutycycle_o0__129_carry__2_n_4\,
      O(2) => \channel_8_dutycycle_o0__129_carry__2_n_5\,
      O(1 downto 0) => \NLW_channel_8_dutycycle_o0__129_carry__2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_8_dutycycle_o0__129_carry__2_i_5_n_0\,
      S(2) => \channel_8_dutycycle_o0__129_carry__2_i_6_n_0\,
      S(1) => \channel_8_dutycycle_o0__129_carry__2_i_7_n_0\,
      S(0) => \channel_8_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_8_dutycycle_o0__129_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_8_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_8_dutycycle_counter_reg(7),
      O => \channel_8_dutycycle_o0__129_carry__2_i_1_n_0\
    );
\channel_8_dutycycle_o0__129_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_8_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_8_dutycycle_counter_reg(6),
      O => \channel_8_dutycycle_o0__129_carry__2_i_2_n_0\
    );
\channel_8_dutycycle_o0__129_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_8_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_8_dutycycle_counter_reg(5),
      O => \channel_8_dutycycle_o0__129_carry__2_i_3_n_0\
    );
\channel_8_dutycycle_o0__129_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__1_n_4\,
      I1 => \channel_8_dutycycle_o0__0_carry__2_n_6\,
      I2 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o0__129_carry__2_i_4_n_0\
    );
\channel_8_dutycycle_o0__129_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_8_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_8_dutycycle_counter_reg(8),
      I3 => \channel_8_dutycycle_o0__129_carry__2_i_1_n_0\,
      O => \channel_8_dutycycle_o0__129_carry__2_i_5_n_0\
    );
\channel_8_dutycycle_o0__129_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__2_n_5\,
      I1 => \channel_8_dutycycle_o0__0_carry__3_n_7\,
      I2 => channel_8_dutycycle_counter_reg(7),
      I3 => \channel_8_dutycycle_o0__129_carry__2_i_2_n_0\,
      O => \channel_8_dutycycle_o0__129_carry__2_i_6_n_0\
    );
\channel_8_dutycycle_o0__129_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__2_n_6\,
      I1 => \channel_8_dutycycle_o0__0_carry__2_n_4\,
      I2 => channel_8_dutycycle_counter_reg(6),
      I3 => \channel_8_dutycycle_o0__129_carry__2_i_3_n_0\,
      O => \channel_8_dutycycle_o0__129_carry__2_i_7_n_0\
    );
\channel_8_dutycycle_o0__129_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__2_n_7\,
      I1 => \channel_8_dutycycle_o0__0_carry__2_n_5\,
      I2 => channel_8_dutycycle_counter_reg(5),
      I3 => \channel_8_dutycycle_o0__129_carry__2_i_4_n_0\,
      O => \channel_8_dutycycle_o0__129_carry__2_i_8_n_0\
    );
\channel_8_dutycycle_o0__129_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__129_carry__2_n_0\,
      CO(3) => \channel_8_dutycycle_o0__129_carry__3_n_0\,
      CO(2) => \channel_8_dutycycle_o0__129_carry__3_n_1\,
      CO(1) => \channel_8_dutycycle_o0__129_carry__3_n_2\,
      CO(0) => \channel_8_dutycycle_o0__129_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__129_carry__3_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__129_carry__3_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__129_carry__3_i_3_n_0\,
      DI(0) => \channel_8_dutycycle_o0__129_carry__3_i_4_n_0\,
      O(3) => \channel_8_dutycycle_o0__129_carry__3_n_4\,
      O(2) => \channel_8_dutycycle_o0__129_carry__3_n_5\,
      O(1) => \channel_8_dutycycle_o0__129_carry__3_n_6\,
      O(0) => \channel_8_dutycycle_o0__129_carry__3_n_7\,
      S(3) => \channel_8_dutycycle_o0__129_carry__3_i_5_n_0\,
      S(2) => \channel_8_dutycycle_o0__129_carry__3_i_6_n_0\,
      S(1) => \channel_8_dutycycle_o0__129_carry__3_i_7_n_0\,
      S(0) => \channel_8_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_8_dutycycle_o0__129_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_8_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_8_dutycycle_counter_reg(11),
      O => \channel_8_dutycycle_o0__129_carry__3_i_1_n_0\
    );
\channel_8_dutycycle_o0__129_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_8_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_8_dutycycle_counter_reg(10),
      O => \channel_8_dutycycle_o0__129_carry__3_i_2_n_0\
    );
\channel_8_dutycycle_o0__129_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_8_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_8_dutycycle_counter_reg(9),
      O => \channel_8_dutycycle_o0__129_carry__3_i_3_n_0\
    );
\channel_8_dutycycle_o0__129_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__2_n_4\,
      I1 => \channel_8_dutycycle_o0__0_carry__3_n_6\,
      I2 => channel_8_dutycycle_counter_reg(8),
      O => \channel_8_dutycycle_o0__129_carry__3_i_4_n_0\
    );
\channel_8_dutycycle_o0__129_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_8_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_8_dutycycle_counter_reg(12),
      I3 => \channel_8_dutycycle_o0__129_carry__3_i_1_n_0\,
      O => \channel_8_dutycycle_o0__129_carry__3_i_5_n_0\
    );
\channel_8_dutycycle_o0__129_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__3_n_5\,
      I1 => \channel_8_dutycycle_o0__0_carry__4_n_7\,
      I2 => channel_8_dutycycle_counter_reg(11),
      I3 => \channel_8_dutycycle_o0__129_carry__3_i_2_n_0\,
      O => \channel_8_dutycycle_o0__129_carry__3_i_6_n_0\
    );
\channel_8_dutycycle_o0__129_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__3_n_6\,
      I1 => \channel_8_dutycycle_o0__0_carry__3_n_4\,
      I2 => channel_8_dutycycle_counter_reg(10),
      I3 => \channel_8_dutycycle_o0__129_carry__3_i_3_n_0\,
      O => \channel_8_dutycycle_o0__129_carry__3_i_7_n_0\
    );
\channel_8_dutycycle_o0__129_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__58_carry__3_n_7\,
      I1 => \channel_8_dutycycle_o0__0_carry__3_n_5\,
      I2 => channel_8_dutycycle_counter_reg(9),
      I3 => \channel_8_dutycycle_o0__129_carry__3_i_4_n_0\,
      O => \channel_8_dutycycle_o0__129_carry__3_i_8_n_0\
    );
\channel_8_dutycycle_o0__129_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__129_carry__3_n_0\,
      CO(3) => \channel_8_dutycycle_o0__129_carry__4_n_0\,
      CO(2) => \channel_8_dutycycle_o0__129_carry__4_n_1\,
      CO(1) => \channel_8_dutycycle_o0__129_carry__4_n_2\,
      CO(0) => \channel_8_dutycycle_o0__129_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__129_carry__4_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__129_carry__4_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__129_carry__4_i_3_n_0\,
      DI(0) => \channel_8_dutycycle_o0__129_carry__4_i_4_n_0\,
      O(3) => \channel_8_dutycycle_o0__129_carry__4_n_4\,
      O(2) => \channel_8_dutycycle_o0__129_carry__4_n_5\,
      O(1) => \channel_8_dutycycle_o0__129_carry__4_n_6\,
      O(0) => \channel_8_dutycycle_o0__129_carry__4_n_7\,
      S(3) => \channel_8_dutycycle_o0__129_carry__4_i_5_n_0\,
      S(2) => \channel_8_dutycycle_o0__129_carry__4_i_6_n_0\,
      S(1) => \channel_8_dutycycle_o0__129_carry__4_i_7_n_0\,
      S(0) => \channel_8_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_8_dutycycle_o0__129_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_8_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o0__129_carry__4_i_1_n_0\
    );
\channel_8_dutycycle_o0__129_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_8_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o0__129_carry__4_i_2_n_0\
    );
\channel_8_dutycycle_o0__129_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_8_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o0__129_carry__4_i_3_n_0\
    );
\channel_8_dutycycle_o0__129_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_8_dutycycle_o0__58_carry__3_n_4\,
      I2 => channel_8_dutycycle_counter_reg(12),
      O => \channel_8_dutycycle_o0__129_carry__4_i_4_n_0\
    );
\channel_8_dutycycle_o0__129_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_8_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_8_dutycycle_counter_reg(16),
      I3 => \channel_8_dutycycle_o0__129_carry__4_i_1_n_0\,
      O => \channel_8_dutycycle_o0__129_carry__4_i_5_n_0\
    );
\channel_8_dutycycle_o0__129_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_8_dutycycle_o0__58_carry__4_n_5\,
      I2 => channel_8_dutycycle_counter_reg(15),
      I3 => \channel_8_dutycycle_o0__129_carry__4_i_2_n_0\,
      O => \channel_8_dutycycle_o0__129_carry__4_i_6_n_0\
    );
\channel_8_dutycycle_o0__129_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_8_dutycycle_o0__58_carry__4_n_6\,
      I2 => channel_8_dutycycle_counter_reg(14),
      I3 => \channel_8_dutycycle_o0__129_carry__4_i_3_n_0\,
      O => \channel_8_dutycycle_o0__129_carry__4_i_7_n_0\
    );
\channel_8_dutycycle_o0__129_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_8_dutycycle_o0__58_carry__4_n_7\,
      I2 => channel_8_dutycycle_counter_reg(13),
      I3 => \channel_8_dutycycle_o0__129_carry__4_i_4_n_0\,
      O => \channel_8_dutycycle_o0__129_carry__4_i_8_n_0\
    );
\channel_8_dutycycle_o0__129_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__129_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_8_dutycycle_o0__129_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_8_dutycycle_o0__129_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_8_dutycycle_o0__129_carry__5_i_1_n_0\,
      O(3 downto 2) => \NLW_channel_8_dutycycle_o0__129_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_8_dutycycle_o0__129_carry__5_n_6\,
      O(0) => \channel_8_dutycycle_o0__129_carry__5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \channel_8_dutycycle_o0__129_carry__5_i_2_n_0\,
      S(0) => \channel_8_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_8_dutycycle_o0__129_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry__4_n_2\,
      I1 => \channel_8_dutycycle_o0__58_carry__4_n_4\,
      I2 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o0__129_carry__5_i_1_n_0\
    );
\channel_8_dutycycle_o0__129_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(17),
      I1 => \channel_8_dutycycle_o0__129_carry__5_i_4_n_3\,
      I2 => \channel_8_dutycycle_o0__0_carry__4_n_2\,
      O => \channel_8_dutycycle_o0__129_carry__5_i_2_n_0\
    );
\channel_8_dutycycle_o0__129_carry__5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__5_i_1_n_0\,
      I1 => \channel_8_dutycycle_o0__0_carry__4_n_2\,
      I2 => \channel_8_dutycycle_o0__129_carry__5_i_4_n_3\,
      I3 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o0__129_carry__5_i_3_n_0\
    );
\channel_8_dutycycle_o0__129_carry__5_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__58_carry__4_n_0\,
      CO(3 downto 1) => \NLW_channel_8_dutycycle_o0__129_carry__5_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_8_dutycycle_o0__129_carry__5_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_8_dutycycle_o0__129_carry__5_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_8_dutycycle_o0__129_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry__0_n_6\,
      I1 => \channel_8_dutycycle_o0__58_carry_n_4\,
      O => \channel_8_dutycycle_o0__129_carry_i_1_n_0\
    );
\channel_8_dutycycle_o0__129_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry__0_n_7\,
      I1 => \channel_8_dutycycle_o0__58_carry_n_5\,
      O => \channel_8_dutycycle_o0__129_carry_i_2_n_0\
    );
\channel_8_dutycycle_o0__129_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry_n_4\,
      I1 => \channel_8_dutycycle_o0__58_carry_n_6\,
      O => \channel_8_dutycycle_o0__129_carry_i_3_n_0\
    );
\channel_8_dutycycle_o0__129_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__0_carry_n_5\,
      I1 => \channel_8_dutycycle_o0__58_carry_n_7\,
      O => \channel_8_dutycycle_o0__129_carry_i_4_n_0\
    );
\channel_8_dutycycle_o0__192_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_dutycycle_o0__192_carry_n_0\,
      CO(2) => \channel_8_dutycycle_o0__192_carry_n_1\,
      CO(1) => \channel_8_dutycycle_o0__192_carry_n_2\,
      CO(0) => \channel_8_dutycycle_o0__192_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__192_carry_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__192_carry_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__192_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \channel_8_dutycycle_o0__192_carry_n_4\,
      O(2) => \channel_8_dutycycle_o0__192_carry_n_5\,
      O(1) => \channel_8_dutycycle_o0__192_carry_n_6\,
      O(0) => \channel_8_dutycycle_o0__192_carry_n_7\,
      S(3) => \channel_8_dutycycle_o0__192_carry_i_4_n_0\,
      S(2) => \channel_8_dutycycle_o0__192_carry_i_5_n_0\,
      S(1) => \channel_8_dutycycle_o0__192_carry_i_6_n_0\,
      S(0) => \channel_8_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_8_dutycycle_o0__192_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__192_carry_n_0\,
      CO(3) => \channel_8_dutycycle_o0__192_carry__0_n_0\,
      CO(2) => \channel_8_dutycycle_o0__192_carry__0_n_1\,
      CO(1) => \channel_8_dutycycle_o0__192_carry__0_n_2\,
      CO(0) => \channel_8_dutycycle_o0__192_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__192_carry__0_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__192_carry__0_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__192_carry__0_i_3_n_0\,
      DI(0) => \channel_8_dutycycle_o0__192_carry__0_i_4_n_0\,
      O(3) => \channel_8_dutycycle_o0__192_carry__0_n_4\,
      O(2) => \channel_8_dutycycle_o0__192_carry__0_n_5\,
      O(1) => \channel_8_dutycycle_o0__192_carry__0_n_6\,
      O(0) => \channel_8_dutycycle_o0__192_carry__0_n_7\,
      S(3) => \channel_8_dutycycle_o0__192_carry__0_i_5_n_0\,
      S(2) => \channel_8_dutycycle_o0__192_carry__0_i_6_n_0\,
      S(1) => \channel_8_dutycycle_o0__192_carry__0_i_7_n_0\,
      S(0) => \channel_8_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_8_dutycycle_o0__192_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_8_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_8_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_8_dutycycle_o0__192_carry__0_i_1_n_0\
    );
\channel_8_dutycycle_o0__192_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_8_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_8_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_8_dutycycle_o0__192_carry__0_i_2_n_0\
    );
\channel_8_dutycycle_o0__192_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_8_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_8_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_8_dutycycle_o0__192_carry__0_i_3_n_0\
    );
\channel_8_dutycycle_o0__192_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_8_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_8_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_8_dutycycle_o0__192_carry__0_i_4_n_0\
    );
\channel_8_dutycycle_o0__192_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_8_dutycycle_o0__129_carry__3_n_5\,
      I2 => \channel_8_dutycycle_o0__129_carry__4_n_7\,
      I3 => \channel_8_dutycycle_o0__129_carry__3_n_4\,
      I4 => \channel_8_dutycycle_o0__129_carry__4_n_6\,
      I5 => \channel_8_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_8_dutycycle_o0__192_carry__0_i_5_n_0\
    );
\channel_8_dutycycle_o0__192_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_8_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_8_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_8_dutycycle_o0__129_carry__3_n_5\,
      I4 => \channel_8_dutycycle_o0__129_carry__4_n_7\,
      I5 => \channel_8_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_8_dutycycle_o0__192_carry__0_i_6_n_0\
    );
\channel_8_dutycycle_o0__192_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_8_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_8_dutycycle_o0__129_carry__3_n_5\,
      I3 => \channel_8_dutycycle_o0__129_carry__3_n_6\,
      I4 => \channel_8_dutycycle_o0__129_carry__3_n_4\,
      I5 => \channel_8_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_8_dutycycle_o0__192_carry__0_i_7_n_0\
    );
\channel_8_dutycycle_o0__192_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_8_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_8_dutycycle_o0__129_carry__3_n_6\,
      I3 => \channel_8_dutycycle_o0__129_carry__3_n_7\,
      I4 => \channel_8_dutycycle_o0__129_carry__3_n_5\,
      I5 => \channel_8_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_8_dutycycle_o0__192_carry__0_i_8_n_0\
    );
\channel_8_dutycycle_o0__192_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__192_carry__0_n_0\,
      CO(3) => \channel_8_dutycycle_o0__192_carry__1_n_0\,
      CO(2) => \channel_8_dutycycle_o0__192_carry__1_n_1\,
      CO(1) => \channel_8_dutycycle_o0__192_carry__1_n_2\,
      CO(0) => \channel_8_dutycycle_o0__192_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__192_carry__1_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__192_carry__1_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__192_carry__1_i_3_n_0\,
      DI(0) => \channel_8_dutycycle_o0__192_carry__1_i_4_n_0\,
      O(3) => \channel_8_dutycycle_o0__192_carry__1_n_4\,
      O(2) => \channel_8_dutycycle_o0__192_carry__1_n_5\,
      O(1) => \channel_8_dutycycle_o0__192_carry__1_n_6\,
      O(0) => \channel_8_dutycycle_o0__192_carry__1_n_7\,
      S(3) => \channel_8_dutycycle_o0__192_carry__1_i_5_n_0\,
      S(2) => \channel_8_dutycycle_o0__192_carry__1_i_6_n_0\,
      S(1) => \channel_8_dutycycle_o0__192_carry__1_i_7_n_0\,
      S(0) => \channel_8_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_8_dutycycle_o0__192_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_8_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_8_dutycycle_o0__192_carry__1_i_1_n_0\
    );
\channel_8_dutycycle_o0__192_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_8_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_8_dutycycle_o0__192_carry__1_i_2_n_0\
    );
\channel_8_dutycycle_o0__192_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_8_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_8_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_8_dutycycle_o0__192_carry__1_i_3_n_0\
    );
\channel_8_dutycycle_o0__192_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_8_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_8_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_8_dutycycle_o0__192_carry__1_i_4_n_0\
    );
\channel_8_dutycycle_o0__192_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_8_dutycycle_o0__129_carry__4_n_5\,
      I2 => \channel_8_dutycycle_o0__129_carry__5_n_6\,
      I3 => \channel_8_dutycycle_o0__129_carry__4_n_4\,
      O => \channel_8_dutycycle_o0__192_carry__1_i_5_n_0\
    );
\channel_8_dutycycle_o0__192_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_8_dutycycle_o0__129_carry__4_n_6\,
      I2 => \channel_8_dutycycle_o0__129_carry__5_n_7\,
      I3 => \channel_8_dutycycle_o0__129_carry__4_n_5\,
      O => \channel_8_dutycycle_o0__192_carry__1_i_6_n_0\
    );
\channel_8_dutycycle_o0__192_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_8_dutycycle_o0__129_carry__4_n_7\,
      I2 => \channel_8_dutycycle_o0__129_carry__4_n_5\,
      I3 => \channel_8_dutycycle_o0__129_carry__4_n_4\,
      I4 => \channel_8_dutycycle_o0__129_carry__4_n_6\,
      O => \channel_8_dutycycle_o0__192_carry__1_i_7_n_0\
    );
\channel_8_dutycycle_o0__192_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_8_dutycycle_o0__129_carry__3_n_4\,
      I2 => \channel_8_dutycycle_o0__129_carry__4_n_6\,
      I3 => \channel_8_dutycycle_o0__129_carry__4_n_7\,
      I4 => \channel_8_dutycycle_o0__129_carry__4_n_5\,
      I5 => \channel_8_dutycycle_o0__129_carry__5_n_6\,
      O => \channel_8_dutycycle_o0__192_carry__1_i_8_n_0\
    );
\channel_8_dutycycle_o0__192_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__192_carry__1_n_0\,
      CO(3 downto 0) => \NLW_channel_8_dutycycle_o0__192_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_8_dutycycle_o0__192_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_8_dutycycle_o0__192_carry__2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_8_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_8_dutycycle_o0__192_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_8_dutycycle_o0__129_carry__4_n_4\,
      I2 => \channel_8_dutycycle_o0__129_carry__5_n_7\,
      O => \channel_8_dutycycle_o0__192_carry__2_i_1_n_0\
    );
\channel_8_dutycycle_o0__192_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_8_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_8_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_8_dutycycle_o0__192_carry_i_1_n_0\
    );
\channel_8_dutycycle_o0__192_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_8_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_8_dutycycle_o0__129_carry__3_n_4\,
      O => \channel_8_dutycycle_o0__192_carry_i_2_n_0\
    );
\channel_8_dutycycle_o0__192_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_8_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_8_dutycycle_o0__192_carry_i_3_n_0\
    );
\channel_8_dutycycle_o0__192_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_8_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_8_dutycycle_o0__129_carry__3_n_7\,
      I3 => \channel_8_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_8_dutycycle_o0__129_carry__3_n_6\,
      I5 => \channel_8_dutycycle_o0__129_carry__4_n_7\,
      O => \channel_8_dutycycle_o0__192_carry_i_4_n_0\
    );
\channel_8_dutycycle_o0__192_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_8_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_8_dutycycle_o0__129_carry__3_n_4\,
      I3 => \channel_8_dutycycle_o0__129_carry__2_n_4\,
      I4 => \channel_8_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_8_dutycycle_o0__192_carry_i_5_n_0\
    );
\channel_8_dutycycle_o0__192_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_8_dutycycle_o0__129_carry__3_n_6\,
      I2 => \channel_8_dutycycle_o0__129_carry__2_n_4\,
      I3 => \channel_8_dutycycle_o0__129_carry__3_n_5\,
      O => \channel_8_dutycycle_o0__192_carry_i_6_n_0\
    );
\channel_8_dutycycle_o0__192_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_8_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_8_dutycycle_o0__192_carry_i_7_n_0\
    );
\channel_8_dutycycle_o0__229_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_dutycycle_o0__229_carry_n_0\,
      CO(2) => \channel_8_dutycycle_o0__229_carry_n_1\,
      CO(1) => \channel_8_dutycycle_o0__229_carry_n_2\,
      CO(0) => \channel_8_dutycycle_o0__229_carry_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__229_carry_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__229_carry_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__229_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_8_dutycycle_o0__229_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o0__229_carry_i_4_n_0\,
      S(2) => \channel_8_dutycycle_o0__229_carry_i_5_n_0\,
      S(1) => \channel_8_dutycycle_o0__229_carry_i_6_n_0\,
      S(0) => \channel_8_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_8_dutycycle_o0__229_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__229_carry_n_0\,
      CO(3) => \channel_8_dutycycle_o0__229_carry__0_n_0\,
      CO(2) => \channel_8_dutycycle_o0__229_carry__0_n_1\,
      CO(1) => \channel_8_dutycycle_o0__229_carry__0_n_2\,
      CO(0) => \channel_8_dutycycle_o0__229_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__229_carry__0_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__229_carry__0_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__229_carry__0_i_3_n_0\,
      DI(0) => \channel_8_dutycycle_o0__229_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_8_dutycycle_o0__229_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o0__229_carry__0_i_5_n_0\,
      S(2) => \channel_8_dutycycle_o0__229_carry__0_i_6_n_0\,
      S(1) => \channel_8_dutycycle_o0__229_carry__0_i_7_n_0\,
      S(0) => \channel_8_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_8_dutycycle_o0__229_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__192_carry_n_4\,
      I1 => channel_8_dutycycle_counter_reg(8),
      O => \channel_8_dutycycle_o0__229_carry__0_i_1_n_0\
    );
\channel_8_dutycycle_o0__229_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__192_carry_n_5\,
      I1 => channel_8_dutycycle_counter_reg(7),
      O => \channel_8_dutycycle_o0__229_carry__0_i_2_n_0\
    );
\channel_8_dutycycle_o0__229_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__192_carry_n_6\,
      I1 => channel_8_dutycycle_counter_reg(6),
      O => \channel_8_dutycycle_o0__229_carry__0_i_3_n_0\
    );
\channel_8_dutycycle_o0__229_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__192_carry_n_7\,
      I1 => channel_8_dutycycle_counter_reg(5),
      O => \channel_8_dutycycle_o0__229_carry__0_i_4_n_0\
    );
\channel_8_dutycycle_o0__229_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(8),
      I1 => \channel_8_dutycycle_o0__192_carry_n_4\,
      I2 => \channel_8_dutycycle_o0__192_carry__0_n_7\,
      I3 => channel_8_dutycycle_counter_reg(9),
      O => \channel_8_dutycycle_o0__229_carry__0_i_5_n_0\
    );
\channel_8_dutycycle_o0__229_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(7),
      I1 => \channel_8_dutycycle_o0__192_carry_n_5\,
      I2 => \channel_8_dutycycle_o0__192_carry_n_4\,
      I3 => channel_8_dutycycle_counter_reg(8),
      O => \channel_8_dutycycle_o0__229_carry__0_i_6_n_0\
    );
\channel_8_dutycycle_o0__229_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(6),
      I1 => \channel_8_dutycycle_o0__192_carry_n_6\,
      I2 => \channel_8_dutycycle_o0__192_carry_n_5\,
      I3 => channel_8_dutycycle_counter_reg(7),
      O => \channel_8_dutycycle_o0__229_carry__0_i_7_n_0\
    );
\channel_8_dutycycle_o0__229_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(5),
      I1 => \channel_8_dutycycle_o0__192_carry_n_7\,
      I2 => \channel_8_dutycycle_o0__192_carry_n_6\,
      I3 => channel_8_dutycycle_counter_reg(6),
      O => \channel_8_dutycycle_o0__229_carry__0_i_8_n_0\
    );
\channel_8_dutycycle_o0__229_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__229_carry__0_n_0\,
      CO(3) => \channel_8_dutycycle_o0__229_carry__1_n_0\,
      CO(2) => \channel_8_dutycycle_o0__229_carry__1_n_1\,
      CO(1) => \channel_8_dutycycle_o0__229_carry__1_n_2\,
      CO(0) => \channel_8_dutycycle_o0__229_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__229_carry__1_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__229_carry__1_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__229_carry__1_i_3_n_0\,
      DI(0) => \channel_8_dutycycle_o0__229_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_8_dutycycle_o0__229_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o0__229_carry__1_i_5_n_0\,
      S(2) => \channel_8_dutycycle_o0__229_carry__1_i_6_n_0\,
      S(1) => \channel_8_dutycycle_o0__229_carry__1_i_7_n_0\,
      S(0) => \channel_8_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_8_dutycycle_o0__229_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__192_carry__0_n_4\,
      I1 => channel_8_dutycycle_counter_reg(12),
      O => \channel_8_dutycycle_o0__229_carry__1_i_1_n_0\
    );
\channel_8_dutycycle_o0__229_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__192_carry__0_n_5\,
      I1 => channel_8_dutycycle_counter_reg(11),
      O => \channel_8_dutycycle_o0__229_carry__1_i_2_n_0\
    );
\channel_8_dutycycle_o0__229_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__192_carry__0_n_6\,
      I1 => channel_8_dutycycle_counter_reg(10),
      O => \channel_8_dutycycle_o0__229_carry__1_i_3_n_0\
    );
\channel_8_dutycycle_o0__229_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__192_carry__0_n_7\,
      I1 => channel_8_dutycycle_counter_reg(9),
      O => \channel_8_dutycycle_o0__229_carry__1_i_4_n_0\
    );
\channel_8_dutycycle_o0__229_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(12),
      I1 => \channel_8_dutycycle_o0__192_carry__0_n_4\,
      I2 => \channel_8_dutycycle_o0__192_carry__1_n_7\,
      I3 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o0__229_carry__1_i_5_n_0\
    );
\channel_8_dutycycle_o0__229_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(11),
      I1 => \channel_8_dutycycle_o0__192_carry__0_n_5\,
      I2 => \channel_8_dutycycle_o0__192_carry__0_n_4\,
      I3 => channel_8_dutycycle_counter_reg(12),
      O => \channel_8_dutycycle_o0__229_carry__1_i_6_n_0\
    );
\channel_8_dutycycle_o0__229_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(10),
      I1 => \channel_8_dutycycle_o0__192_carry__0_n_6\,
      I2 => \channel_8_dutycycle_o0__192_carry__0_n_5\,
      I3 => channel_8_dutycycle_counter_reg(11),
      O => \channel_8_dutycycle_o0__229_carry__1_i_7_n_0\
    );
\channel_8_dutycycle_o0__229_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(9),
      I1 => \channel_8_dutycycle_o0__192_carry__0_n_7\,
      I2 => \channel_8_dutycycle_o0__192_carry__0_n_6\,
      I3 => channel_8_dutycycle_counter_reg(10),
      O => \channel_8_dutycycle_o0__229_carry__1_i_8_n_0\
    );
\channel_8_dutycycle_o0__229_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__229_carry__1_n_0\,
      CO(3) => \channel_8_dutycycle_o0__229_carry__2_n_0\,
      CO(2) => \channel_8_dutycycle_o0__229_carry__2_n_1\,
      CO(1) => \channel_8_dutycycle_o0__229_carry__2_n_2\,
      CO(0) => \channel_8_dutycycle_o0__229_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__229_carry__2_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__229_carry__2_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__229_carry__2_i_3_n_0\,
      DI(0) => \channel_8_dutycycle_o0__229_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_channel_8_dutycycle_o0__229_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o0__229_carry__2_i_5_n_0\,
      S(2) => \channel_8_dutycycle_o0__229_carry__2_i_6_n_0\,
      S(1) => \channel_8_dutycycle_o0__229_carry__2_i_7_n_0\,
      S(0) => \channel_8_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_8_dutycycle_o0__229_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__192_carry__1_n_4\,
      I1 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o0__229_carry__2_i_1_n_0\
    );
\channel_8_dutycycle_o0__229_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__192_carry__1_n_5\,
      I1 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o0__229_carry__2_i_2_n_0\
    );
\channel_8_dutycycle_o0__229_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__192_carry__1_n_6\,
      I1 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o0__229_carry__2_i_3_n_0\
    );
\channel_8_dutycycle_o0__229_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__192_carry__1_n_7\,
      I1 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o0__229_carry__2_i_4_n_0\
    );
\channel_8_dutycycle_o0__229_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(16),
      I1 => \channel_8_dutycycle_o0__192_carry__1_n_4\,
      I2 => \channel_8_dutycycle_o0__192_carry__2_n_7\,
      I3 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o0__229_carry__2_i_5_n_0\
    );
\channel_8_dutycycle_o0__229_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(15),
      I1 => \channel_8_dutycycle_o0__192_carry__1_n_5\,
      I2 => \channel_8_dutycycle_o0__192_carry__1_n_4\,
      I3 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o0__229_carry__2_i_6_n_0\
    );
\channel_8_dutycycle_o0__229_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(14),
      I1 => \channel_8_dutycycle_o0__192_carry__1_n_6\,
      I2 => \channel_8_dutycycle_o0__192_carry__1_n_5\,
      I3 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o0__229_carry__2_i_7_n_0\
    );
\channel_8_dutycycle_o0__229_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(13),
      I1 => \channel_8_dutycycle_o0__192_carry__1_n_7\,
      I2 => \channel_8_dutycycle_o0__192_carry__1_n_6\,
      I3 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o0__229_carry__2_i_8_n_0\
    );
\channel_8_dutycycle_o0__229_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__3_n_7\,
      I1 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o0__229_carry_i_1_n_0\
    );
\channel_8_dutycycle_o0__229_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__2_n_4\,
      I1 => channel_8_dutycycle_counter_reg(3),
      O => \channel_8_dutycycle_o0__229_carry_i_2_n_0\
    );
\channel_8_dutycycle_o0__229_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__2_n_5\,
      I1 => channel_8_dutycycle_counter_reg(2),
      O => \channel_8_dutycycle_o0__229_carry_i_3_n_0\
    );
\channel_8_dutycycle_o0__229_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(4),
      I1 => \channel_8_dutycycle_o0__129_carry__3_n_7\,
      I2 => \channel_8_dutycycle_o0__192_carry_n_7\,
      I3 => channel_8_dutycycle_counter_reg(5),
      O => \channel_8_dutycycle_o0__229_carry_i_4_n_0\
    );
\channel_8_dutycycle_o0__229_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(3),
      I1 => \channel_8_dutycycle_o0__129_carry__2_n_4\,
      I2 => \channel_8_dutycycle_o0__129_carry__3_n_7\,
      I3 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o0__229_carry_i_5_n_0\
    );
\channel_8_dutycycle_o0__229_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => \channel_8_dutycycle_o0__129_carry__2_n_5\,
      I2 => \channel_8_dutycycle_o0__129_carry__2_n_4\,
      I3 => channel_8_dutycycle_counter_reg(3),
      O => \channel_8_dutycycle_o0__229_carry_i_6_n_0\
    );
\channel_8_dutycycle_o0__229_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => \channel_8_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_8_dutycycle_o0__229_carry_i_7_n_0\
    );
\channel_8_dutycycle_o0__260_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_dutycycle_o0__260_carry_n_0\,
      CO(2) => \channel_8_dutycycle_o0__260_carry_n_1\,
      CO(1) => \channel_8_dutycycle_o0__260_carry_n_2\,
      CO(0) => \channel_8_dutycycle_o0__260_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_8_dutycycle_o0__260_carry_n_4\,
      O(2) => \channel_8_dutycycle_o0__260_carry_n_5\,
      O(1) => \channel_8_dutycycle_o0__260_carry_n_6\,
      O(0) => \channel_8_dutycycle_o0__260_carry_n_7\,
      S(3) => \channel_8_dutycycle_o0__129_carry__3_n_6\,
      S(2) => \channel_8_dutycycle_o0__129_carry__3_n_7\,
      S(1) => \channel_8_dutycycle_o0__129_carry__2_n_4\,
      S(0) => \channel_8_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_8_dutycycle_o0__260_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__260_carry_n_0\,
      CO(3) => \channel_8_dutycycle_o0__260_carry__0_n_0\,
      CO(2) => \channel_8_dutycycle_o0__260_carry__0_n_1\,
      CO(1) => \channel_8_dutycycle_o0__260_carry__0_n_2\,
      CO(0) => \channel_8_dutycycle_o0__260_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_dutycycle_o0__260_carry__0_n_4\,
      O(2) => \channel_8_dutycycle_o0__260_carry__0_n_5\,
      O(1) => \channel_8_dutycycle_o0__260_carry__0_n_6\,
      O(0) => \channel_8_dutycycle_o0__260_carry__0_n_7\,
      S(3) => \channel_8_dutycycle_o0__129_carry__4_n_6\,
      S(2) => \channel_8_dutycycle_o0__129_carry__4_n_7\,
      S(1) => \channel_8_dutycycle_o0__129_carry__3_n_4\,
      S(0) => \channel_8_dutycycle_o0__129_carry__3_n_5\
    );
\channel_8_dutycycle_o0__260_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__260_carry__0_n_0\,
      CO(3) => \NLW_channel_8_dutycycle_o0__260_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \channel_8_dutycycle_o0__260_carry__1_n_1\,
      CO(1) => \channel_8_dutycycle_o0__260_carry__1_n_2\,
      CO(0) => \channel_8_dutycycle_o0__260_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_dutycycle_o0__260_carry__1_n_4\,
      O(2) => \channel_8_dutycycle_o0__260_carry__1_n_5\,
      O(1) => \channel_8_dutycycle_o0__260_carry__1_n_6\,
      O(0) => \channel_8_dutycycle_o0__260_carry__1_n_7\,
      S(3) => \channel_8_dutycycle_o0__129_carry__5_n_6\,
      S(2) => \channel_8_dutycycle_o0__129_carry__5_n_7\,
      S(1) => \channel_8_dutycycle_o0__129_carry__4_n_4\,
      S(0) => \channel_8_dutycycle_o0__129_carry__4_n_5\
    );
\channel_8_dutycycle_o0__260_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__2_n_5\,
      O => \channel_8_dutycycle_o0__260_carry_i_1_n_0\
    );
\channel_8_dutycycle_o0__58_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_dutycycle_o0__58_carry_n_0\,
      CO(2) => \channel_8_dutycycle_o0__58_carry_n_1\,
      CO(1) => \channel_8_dutycycle_o0__58_carry_n_2\,
      CO(0) => \channel_8_dutycycle_o0__58_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_8_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \channel_8_dutycycle_o0__58_carry_n_4\,
      O(2) => \channel_8_dutycycle_o0__58_carry_n_5\,
      O(1) => \channel_8_dutycycle_o0__58_carry_n_6\,
      O(0) => \channel_8_dutycycle_o0__58_carry_n_7\,
      S(3) => \channel_8_dutycycle_o0__58_carry_i_1_n_0\,
      S(2) => \channel_8_dutycycle_o0__58_carry_i_2_n_0\,
      S(1) => \channel_8_dutycycle_o0__58_carry_i_3_n_0\,
      S(0) => channel_8_dutycycle_counter_reg(0)
    );
\channel_8_dutycycle_o0__58_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__58_carry_n_0\,
      CO(3) => \channel_8_dutycycle_o0__58_carry__0_n_0\,
      CO(2) => \channel_8_dutycycle_o0__58_carry__0_n_1\,
      CO(1) => \channel_8_dutycycle_o0__58_carry__0_n_2\,
      CO(0) => \channel_8_dutycycle_o0__58_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__58_carry__0_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__58_carry__0_i_2_n_0\,
      DI(1 downto 0) => channel_8_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_8_dutycycle_o0__58_carry__0_n_4\,
      O(2) => \channel_8_dutycycle_o0__58_carry__0_n_5\,
      O(1) => \channel_8_dutycycle_o0__58_carry__0_n_6\,
      O(0) => \channel_8_dutycycle_o0__58_carry__0_n_7\,
      S(3) => \channel_8_dutycycle_o0__58_carry__0_i_3_n_0\,
      S(2) => \channel_8_dutycycle_o0__58_carry__0_i_4_n_0\,
      S(1) => \channel_8_dutycycle_o0__58_carry__0_i_5_n_0\,
      S(0) => \channel_8_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_8_dutycycle_o0__58_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(6),
      I1 => channel_8_dutycycle_counter_reg(1),
      I2 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o0__58_carry__0_i_1_n_0\
    );
\channel_8_dutycycle_o0__58_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(6),
      I1 => channel_8_dutycycle_counter_reg(1),
      I2 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o0__58_carry__0_i_2_n_0\
    );
\channel_8_dutycycle_o0__58_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(4),
      I1 => channel_8_dutycycle_counter_reg(1),
      I2 => channel_8_dutycycle_counter_reg(6),
      I3 => channel_8_dutycycle_counter_reg(7),
      I4 => channel_8_dutycycle_counter_reg(2),
      I5 => channel_8_dutycycle_counter_reg(5),
      O => \channel_8_dutycycle_o0__58_carry__0_i_3_n_0\
    );
\channel_8_dutycycle_o0__58_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(6),
      I1 => channel_8_dutycycle_counter_reg(1),
      I2 => channel_8_dutycycle_counter_reg(4),
      I3 => channel_8_dutycycle_counter_reg(5),
      I4 => channel_8_dutycycle_counter_reg(0),
      O => \channel_8_dutycycle_o0__58_carry__0_i_4_n_0\
    );
\channel_8_dutycycle_o0__58_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(0),
      I1 => channel_8_dutycycle_counter_reg(5),
      I2 => channel_8_dutycycle_counter_reg(3),
      O => \channel_8_dutycycle_o0__58_carry__0_i_5_n_0\
    );
\channel_8_dutycycle_o0__58_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o0__58_carry__0_i_6_n_0\
    );
\channel_8_dutycycle_o0__58_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__58_carry__0_n_0\,
      CO(3) => \channel_8_dutycycle_o0__58_carry__1_n_0\,
      CO(2) => \channel_8_dutycycle_o0__58_carry__1_n_1\,
      CO(1) => \channel_8_dutycycle_o0__58_carry__1_n_2\,
      CO(0) => \channel_8_dutycycle_o0__58_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__58_carry__1_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__58_carry__1_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__58_carry__1_i_3_n_0\,
      DI(0) => \channel_8_dutycycle_o0__58_carry__1_i_4_n_0\,
      O(3) => \channel_8_dutycycle_o0__58_carry__1_n_4\,
      O(2) => \channel_8_dutycycle_o0__58_carry__1_n_5\,
      O(1) => \channel_8_dutycycle_o0__58_carry__1_n_6\,
      O(0) => \channel_8_dutycycle_o0__58_carry__1_n_7\,
      S(3) => \channel_8_dutycycle_o0__58_carry__1_i_5_n_0\,
      S(2) => \channel_8_dutycycle_o0__58_carry__1_i_6_n_0\,
      S(1) => \channel_8_dutycycle_o0__58_carry__1_i_7_n_0\,
      S(0) => \channel_8_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_8_dutycycle_o0__58_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(10),
      I1 => channel_8_dutycycle_counter_reg(5),
      I2 => channel_8_dutycycle_counter_reg(8),
      O => \channel_8_dutycycle_o0__58_carry__1_i_1_n_0\
    );
\channel_8_dutycycle_o0__58_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(9),
      I1 => channel_8_dutycycle_counter_reg(4),
      I2 => channel_8_dutycycle_counter_reg(7),
      O => \channel_8_dutycycle_o0__58_carry__1_i_2_n_0\
    );
\channel_8_dutycycle_o0__58_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(8),
      I1 => channel_8_dutycycle_counter_reg(3),
      I2 => channel_8_dutycycle_counter_reg(6),
      O => \channel_8_dutycycle_o0__58_carry__1_i_3_n_0\
    );
\channel_8_dutycycle_o0__58_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(7),
      I1 => channel_8_dutycycle_counter_reg(2),
      I2 => channel_8_dutycycle_counter_reg(5),
      O => \channel_8_dutycycle_o0__58_carry__1_i_4_n_0\
    );
\channel_8_dutycycle_o0__58_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(8),
      I1 => channel_8_dutycycle_counter_reg(5),
      I2 => channel_8_dutycycle_counter_reg(10),
      I3 => channel_8_dutycycle_counter_reg(11),
      I4 => channel_8_dutycycle_counter_reg(6),
      I5 => channel_8_dutycycle_counter_reg(9),
      O => \channel_8_dutycycle_o0__58_carry__1_i_5_n_0\
    );
\channel_8_dutycycle_o0__58_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(7),
      I1 => channel_8_dutycycle_counter_reg(4),
      I2 => channel_8_dutycycle_counter_reg(9),
      I3 => channel_8_dutycycle_counter_reg(10),
      I4 => channel_8_dutycycle_counter_reg(5),
      I5 => channel_8_dutycycle_counter_reg(8),
      O => \channel_8_dutycycle_o0__58_carry__1_i_6_n_0\
    );
\channel_8_dutycycle_o0__58_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(6),
      I1 => channel_8_dutycycle_counter_reg(3),
      I2 => channel_8_dutycycle_counter_reg(8),
      I3 => channel_8_dutycycle_counter_reg(9),
      I4 => channel_8_dutycycle_counter_reg(4),
      I5 => channel_8_dutycycle_counter_reg(7),
      O => \channel_8_dutycycle_o0__58_carry__1_i_7_n_0\
    );
\channel_8_dutycycle_o0__58_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(5),
      I1 => channel_8_dutycycle_counter_reg(2),
      I2 => channel_8_dutycycle_counter_reg(7),
      I3 => channel_8_dutycycle_counter_reg(8),
      I4 => channel_8_dutycycle_counter_reg(3),
      I5 => channel_8_dutycycle_counter_reg(6),
      O => \channel_8_dutycycle_o0__58_carry__1_i_8_n_0\
    );
\channel_8_dutycycle_o0__58_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__58_carry__1_n_0\,
      CO(3) => \channel_8_dutycycle_o0__58_carry__2_n_0\,
      CO(2) => \channel_8_dutycycle_o0__58_carry__2_n_1\,
      CO(1) => \channel_8_dutycycle_o0__58_carry__2_n_2\,
      CO(0) => \channel_8_dutycycle_o0__58_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__58_carry__2_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__58_carry__2_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__58_carry__2_i_3_n_0\,
      DI(0) => \channel_8_dutycycle_o0__58_carry__2_i_4_n_0\,
      O(3) => \channel_8_dutycycle_o0__58_carry__2_n_4\,
      O(2) => \channel_8_dutycycle_o0__58_carry__2_n_5\,
      O(1) => \channel_8_dutycycle_o0__58_carry__2_n_6\,
      O(0) => \channel_8_dutycycle_o0__58_carry__2_n_7\,
      S(3) => \channel_8_dutycycle_o0__58_carry__2_i_5_n_0\,
      S(2) => \channel_8_dutycycle_o0__58_carry__2_i_6_n_0\,
      S(1) => \channel_8_dutycycle_o0__58_carry__2_i_7_n_0\,
      S(0) => \channel_8_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_8_dutycycle_o0__58_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(14),
      I1 => channel_8_dutycycle_counter_reg(9),
      I2 => channel_8_dutycycle_counter_reg(12),
      O => \channel_8_dutycycle_o0__58_carry__2_i_1_n_0\
    );
\channel_8_dutycycle_o0__58_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(13),
      I1 => channel_8_dutycycle_counter_reg(8),
      I2 => channel_8_dutycycle_counter_reg(11),
      O => \channel_8_dutycycle_o0__58_carry__2_i_2_n_0\
    );
\channel_8_dutycycle_o0__58_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(12),
      I1 => channel_8_dutycycle_counter_reg(7),
      I2 => channel_8_dutycycle_counter_reg(10),
      O => \channel_8_dutycycle_o0__58_carry__2_i_3_n_0\
    );
\channel_8_dutycycle_o0__58_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(11),
      I1 => channel_8_dutycycle_counter_reg(6),
      I2 => channel_8_dutycycle_counter_reg(9),
      O => \channel_8_dutycycle_o0__58_carry__2_i_4_n_0\
    );
\channel_8_dutycycle_o0__58_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(12),
      I1 => channel_8_dutycycle_counter_reg(9),
      I2 => channel_8_dutycycle_counter_reg(14),
      I3 => channel_8_dutycycle_counter_reg(15),
      I4 => channel_8_dutycycle_counter_reg(10),
      I5 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o0__58_carry__2_i_5_n_0\
    );
\channel_8_dutycycle_o0__58_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(11),
      I1 => channel_8_dutycycle_counter_reg(8),
      I2 => channel_8_dutycycle_counter_reg(13),
      I3 => channel_8_dutycycle_counter_reg(14),
      I4 => channel_8_dutycycle_counter_reg(9),
      I5 => channel_8_dutycycle_counter_reg(12),
      O => \channel_8_dutycycle_o0__58_carry__2_i_6_n_0\
    );
\channel_8_dutycycle_o0__58_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(10),
      I1 => channel_8_dutycycle_counter_reg(7),
      I2 => channel_8_dutycycle_counter_reg(12),
      I3 => channel_8_dutycycle_counter_reg(13),
      I4 => channel_8_dutycycle_counter_reg(8),
      I5 => channel_8_dutycycle_counter_reg(11),
      O => \channel_8_dutycycle_o0__58_carry__2_i_7_n_0\
    );
\channel_8_dutycycle_o0__58_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(9),
      I1 => channel_8_dutycycle_counter_reg(6),
      I2 => channel_8_dutycycle_counter_reg(11),
      I3 => channel_8_dutycycle_counter_reg(12),
      I4 => channel_8_dutycycle_counter_reg(7),
      I5 => channel_8_dutycycle_counter_reg(10),
      O => \channel_8_dutycycle_o0__58_carry__2_i_8_n_0\
    );
\channel_8_dutycycle_o0__58_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__58_carry__2_n_0\,
      CO(3) => \channel_8_dutycycle_o0__58_carry__3_n_0\,
      CO(2) => \channel_8_dutycycle_o0__58_carry__3_n_1\,
      CO(1) => \channel_8_dutycycle_o0__58_carry__3_n_2\,
      CO(0) => \channel_8_dutycycle_o0__58_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o0__58_carry__3_i_1_n_0\,
      DI(2) => \channel_8_dutycycle_o0__58_carry__3_i_2_n_0\,
      DI(1) => \channel_8_dutycycle_o0__58_carry__3_i_3_n_0\,
      DI(0) => \channel_8_dutycycle_o0__58_carry__3_i_4_n_0\,
      O(3) => \channel_8_dutycycle_o0__58_carry__3_n_4\,
      O(2) => \channel_8_dutycycle_o0__58_carry__3_n_5\,
      O(1) => \channel_8_dutycycle_o0__58_carry__3_n_6\,
      O(0) => \channel_8_dutycycle_o0__58_carry__3_n_7\,
      S(3) => \channel_8_dutycycle_o0__58_carry__3_i_5_n_0\,
      S(2) => \channel_8_dutycycle_o0__58_carry__3_i_6_n_0\,
      S(1) => \channel_8_dutycycle_o0__58_carry__3_i_7_n_0\,
      S(0) => \channel_8_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_8_dutycycle_o0__58_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(16),
      I1 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o0__58_carry__3_i_1_n_0\
    );
\channel_8_dutycycle_o0__58_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(17),
      I1 => channel_8_dutycycle_counter_reg(12),
      I2 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o0__58_carry__3_i_2_n_0\
    );
\channel_8_dutycycle_o0__58_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(16),
      I1 => channel_8_dutycycle_counter_reg(11),
      I2 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o0__58_carry__3_i_3_n_0\
    );
\channel_8_dutycycle_o0__58_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(15),
      I1 => channel_8_dutycycle_counter_reg(10),
      I2 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o0__58_carry__3_i_4_n_0\
    );
\channel_8_dutycycle_o0__58_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(13),
      I1 => channel_8_dutycycle_counter_reg(16),
      I2 => channel_8_dutycycle_counter_reg(14),
      I3 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o0__58_carry__3_i_5_n_0\
    );
\channel_8_dutycycle_o0__58_carry__3_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(15),
      I1 => channel_8_dutycycle_counter_reg(12),
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => channel_8_dutycycle_counter_reg(13),
      I4 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o0__58_carry__3_i_6_n_0\
    );
\channel_8_dutycycle_o0__58_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(14),
      I1 => channel_8_dutycycle_counter_reg(11),
      I2 => channel_8_dutycycle_counter_reg(16),
      I3 => channel_8_dutycycle_counter_reg(17),
      I4 => channel_8_dutycycle_counter_reg(12),
      I5 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o0__58_carry__3_i_7_n_0\
    );
\channel_8_dutycycle_o0__58_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(13),
      I1 => channel_8_dutycycle_counter_reg(10),
      I2 => channel_8_dutycycle_counter_reg(15),
      I3 => channel_8_dutycycle_counter_reg(16),
      I4 => channel_8_dutycycle_counter_reg(11),
      I5 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o0__58_carry__3_i_8_n_0\
    );
\channel_8_dutycycle_o0__58_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o0__58_carry__3_n_0\,
      CO(3) => \channel_8_dutycycle_o0__58_carry__4_n_0\,
      CO(2) => \channel_8_dutycycle_o0__58_carry__4_n_1\,
      CO(1) => \channel_8_dutycycle_o0__58_carry__4_n_2\,
      CO(0) => \channel_8_dutycycle_o0__58_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_8_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_8_dutycycle_o0__58_carry__4_i_1_n_0\,
      O(3) => \channel_8_dutycycle_o0__58_carry__4_n_4\,
      O(2) => \channel_8_dutycycle_o0__58_carry__4_n_5\,
      O(1) => \channel_8_dutycycle_o0__58_carry__4_n_6\,
      O(0) => \channel_8_dutycycle_o0__58_carry__4_n_7\,
      S(3) => \channel_8_dutycycle_o0__58_carry__4_i_2_n_0\,
      S(2) => \channel_8_dutycycle_o0__58_carry__4_i_3_n_0\,
      S(1) => \channel_8_dutycycle_o0__58_carry__4_i_4_n_0\,
      S(0) => \channel_8_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_8_dutycycle_o0__58_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(17),
      I1 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o0__58_carry__4_i_1_n_0\
    );
\channel_8_dutycycle_o0__58_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o0__58_carry__4_i_2_n_0\
    );
\channel_8_dutycycle_o0__58_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(16),
      I1 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o0__58_carry__4_i_3_n_0\
    );
\channel_8_dutycycle_o0__58_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(15),
      I1 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o0__58_carry__4_i_4_n_0\
    );
\channel_8_dutycycle_o0__58_carry__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(14),
      I1 => channel_8_dutycycle_counter_reg(17),
      I2 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o0__58_carry__4_i_5_n_0\
    );
\channel_8_dutycycle_o0__58_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(1),
      I1 => channel_8_dutycycle_counter_reg(3),
      O => \channel_8_dutycycle_o0__58_carry_i_1_n_0\
    );
\channel_8_dutycycle_o0__58_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(0),
      I1 => channel_8_dutycycle_counter_reg(2),
      O => \channel_8_dutycycle_o0__58_carry_i_2_n_0\
    );
\channel_8_dutycycle_o0__58_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(1),
      O => \channel_8_dutycycle_o0__58_carry_i_3_n_0\
    );
\channel_8_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__2_n_5\,
      I1 => \channel_8_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_8_dutycycle_o0__260_carry_n_7\,
      O => \channel_8_dutycycle_o[0]_i_1_n_0\
    );
\channel_8_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__5_n_7\,
      I1 => \channel_8_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_8_dutycycle_o0__260_carry__1_n_5\,
      O => \channel_8_dutycycle_o[10]_i_1_n_0\
    );
\channel_8_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_8_stage_2,
      I1 => channel_8_stage_1,
      O => \channel_8_dutycycle_o[11]_i_1_n_0\
    );
\channel_8_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__5_n_6\,
      I1 => \channel_8_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_8_dutycycle_o0__260_carry__1_n_4\,
      O => \channel_8_dutycycle_o[11]_i_2_n_0\
    );
\channel_8_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__2_n_4\,
      I1 => \channel_8_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_8_dutycycle_o0__260_carry_n_6\,
      O => \channel_8_dutycycle_o[1]_i_1_n_0\
    );
\channel_8_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__3_n_7\,
      I1 => \channel_8_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_8_dutycycle_o0__260_carry_n_5\,
      O => \channel_8_dutycycle_o[2]_i_1_n_0\
    );
\channel_8_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__3_n_6\,
      I1 => \channel_8_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_8_dutycycle_o0__260_carry_n_4\,
      O => \channel_8_dutycycle_o[3]_i_1_n_0\
    );
\channel_8_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__3_n_5\,
      I1 => \channel_8_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_8_dutycycle_o0__260_carry__0_n_7\,
      O => \channel_8_dutycycle_o[4]_i_1_n_0\
    );
\channel_8_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__3_n_4\,
      I1 => \channel_8_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_8_dutycycle_o0__260_carry__0_n_6\,
      O => \channel_8_dutycycle_o[5]_i_1_n_0\
    );
\channel_8_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__4_n_7\,
      I1 => \channel_8_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_8_dutycycle_o0__260_carry__0_n_5\,
      O => \channel_8_dutycycle_o[6]_i_1_n_0\
    );
\channel_8_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__4_n_6\,
      I1 => \channel_8_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_8_dutycycle_o0__260_carry__0_n_4\,
      O => \channel_8_dutycycle_o[7]_i_1_n_0\
    );
\channel_8_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__4_n_5\,
      I1 => \channel_8_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_8_dutycycle_o0__260_carry__1_n_7\,
      O => \channel_8_dutycycle_o[8]_i_1_n_0\
    );
\channel_8_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \channel_8_dutycycle_o0__129_carry__4_n_4\,
      I1 => \channel_8_dutycycle_o0__229_carry__2_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o0__192_carry__2_n_7\,
      I4 => \channel_8_dutycycle_o0__260_carry__1_n_6\,
      O => \channel_8_dutycycle_o[9]_i_1_n_0\
    );
\channel_8_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_1_n_0\,
      D => \channel_8_dutycycle_o[0]_i_1_n_0\,
      Q => Q(0),
      R => '0'
    );
\channel_8_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_1_n_0\,
      D => \channel_8_dutycycle_o[10]_i_1_n_0\,
      Q => Q(10),
      R => '0'
    );
\channel_8_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_1_n_0\,
      D => \channel_8_dutycycle_o[11]_i_2_n_0\,
      Q => Q(11),
      R => '0'
    );
\channel_8_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_1_n_0\,
      D => \channel_8_dutycycle_o[1]_i_1_n_0\,
      Q => Q(1),
      R => '0'
    );
\channel_8_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_1_n_0\,
      D => \channel_8_dutycycle_o[2]_i_1_n_0\,
      Q => Q(2),
      R => '0'
    );
\channel_8_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_1_n_0\,
      D => \channel_8_dutycycle_o[3]_i_1_n_0\,
      Q => Q(3),
      R => '0'
    );
\channel_8_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_1_n_0\,
      D => \channel_8_dutycycle_o[4]_i_1_n_0\,
      Q => Q(4),
      R => '0'
    );
\channel_8_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_1_n_0\,
      D => \channel_8_dutycycle_o[5]_i_1_n_0\,
      Q => Q(5),
      R => '0'
    );
\channel_8_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_1_n_0\,
      D => \channel_8_dutycycle_o[6]_i_1_n_0\,
      Q => Q(6),
      R => '0'
    );
\channel_8_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_1_n_0\,
      D => \channel_8_dutycycle_o[7]_i_1_n_0\,
      Q => Q(7),
      R => '0'
    );
\channel_8_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_1_n_0\,
      D => \channel_8_dutycycle_o[8]_i_1_n_0\,
      Q => Q(8),
      R => '0'
    );
\channel_8_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_1_n_0\,
      D => \channel_8_dutycycle_o[9]_i_1_n_0\,
      Q => Q(9),
      R => '0'
    );
channel_8_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_8_i,
      Q => channel_8_stage_1,
      R => '0'
    );
channel_8_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_8_stage_1,
      Q => channel_8_stage_2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PWM_Reader_8CH_v2_0_PWM_Reader_AXI is
  port (
    pwm_reader_axi_wready : out STD_LOGIC;
    pwm_reader_axi_awready : out STD_LOGIC;
    pwm_reader_axi_arready : out STD_LOGIC;
    pwm_reader_axi_bvalid : out STD_LOGIC;
    pwm_reader_axi_rvalid : out STD_LOGIC;
    pwm_reader_axi_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    pwm_reader_axi_aclk : in STD_LOGIC;
    pwm_reader_axi_aresetn : in STD_LOGIC;
    pwm_reader_axi_wvalid : in STD_LOGIC;
    pwm_reader_axi_awvalid : in STD_LOGIC;
    pwm_reader_axi_bready : in STD_LOGIC;
    pwm_reader_axi_arvalid : in STD_LOGIC;
    pwm_reader_axi_rready : in STD_LOGIC;
    pwm_reader_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[27]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[27]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[27]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[11]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[11]_3\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PWM_Reader_8CH_v2_0_PWM_Reader_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PWM_Reader_8CH_v2_0_PWM_Reader_AXI is
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \axi_awready0__0\ : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_wready0__0\ : STD_LOGIC;
  signal \^pwm_reader_axi_arready\ : STD_LOGIC;
  signal \^pwm_reader_axi_awready\ : STD_LOGIC;
  signal \^pwm_reader_axi_bvalid\ : STD_LOGIC;
  signal \^pwm_reader_axi_rvalid\ : STD_LOGIC;
  signal \^pwm_reader_axi_wready\ : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal slv_reg_rden : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of axi_awready0 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of axi_wready0 : label is "soft_lutpair1";
begin
  pwm_reader_axi_arready <= \^pwm_reader_axi_arready\;
  pwm_reader_axi_awready <= \^pwm_reader_axi_awready\;
  pwm_reader_axi_bvalid <= \^pwm_reader_axi_bvalid\;
  pwm_reader_axi_rvalid <= \^pwm_reader_axi_rvalid\;
  pwm_reader_axi_wready <= \^pwm_reader_axi_wready\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF700F700F700"
    )
        port map (
      I0 => pwm_reader_axi_wvalid,
      I1 => pwm_reader_axi_awvalid,
      I2 => \^pwm_reader_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => pwm_reader_axi_bready,
      I5 => \^pwm_reader_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => axi_awready_i_1_n_0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => pwm_reader_axi_araddr(0),
      I1 => pwm_reader_axi_arvalid,
      I2 => \^pwm_reader_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => pwm_reader_axi_araddr(1),
      I1 => pwm_reader_axi_arvalid,
      I2 => \^pwm_reader_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      S => axi_awready_i_1_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_reader_axi_arvalid,
      I1 => \^pwm_reader_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^pwm_reader_axi_arready\,
      R => axi_awready_i_1_n_0
    );
axi_awready0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => \^pwm_reader_axi_awready\,
      I2 => pwm_reader_axi_awvalid,
      I3 => pwm_reader_axi_wvalid,
      O => \axi_awready0__0\
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_reader_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => \axi_awready0__0\,
      Q => \^pwm_reader_axi_awready\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => \^pwm_reader_axi_awready\,
      I1 => pwm_reader_axi_wvalid,
      I2 => pwm_reader_axi_awvalid,
      I3 => \^pwm_reader_axi_wready\,
      I4 => pwm_reader_axi_bready,
      I5 => \^pwm_reader_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^pwm_reader_axi_bvalid\,
      R => axi_awready_i_1_n_0
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(0),
      I1 => \axi_rdata_reg[11]_1\(0),
      I2 => \axi_rdata_reg[11]_2\(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(10),
      I1 => \axi_rdata_reg[11]_1\(10),
      I2 => \axi_rdata_reg[11]_2\(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(11),
      I1 => \axi_rdata_reg[11]_1\(11),
      I2 => \axi_rdata_reg[11]_2\(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(11),
      O => reg_data_out(11)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(0),
      I1 => \axi_rdata_reg[27]_0\(0),
      I2 => \axi_rdata_reg[27]_1\(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(0),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(1),
      I1 => \axi_rdata_reg[27]_0\(1),
      I2 => \axi_rdata_reg[27]_1\(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(1),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(2),
      I1 => \axi_rdata_reg[27]_0\(2),
      I2 => \axi_rdata_reg[27]_1\(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(2),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(3),
      I1 => \axi_rdata_reg[27]_0\(3),
      I2 => \axi_rdata_reg[27]_1\(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(3),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(1),
      I1 => \axi_rdata_reg[11]_1\(1),
      I2 => \axi_rdata_reg[11]_2\(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(4),
      I1 => \axi_rdata_reg[27]_0\(4),
      I2 => \axi_rdata_reg[27]_1\(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(4),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(5),
      I1 => \axi_rdata_reg[27]_0\(5),
      I2 => \axi_rdata_reg[27]_1\(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(5),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(6),
      I1 => \axi_rdata_reg[27]_0\(6),
      I2 => \axi_rdata_reg[27]_1\(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(6),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(7),
      I1 => \axi_rdata_reg[27]_0\(7),
      I2 => \axi_rdata_reg[27]_1\(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(7),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(8),
      I1 => \axi_rdata_reg[27]_0\(8),
      I2 => \axi_rdata_reg[27]_1\(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(8),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(9),
      I1 => \axi_rdata_reg[27]_0\(9),
      I2 => \axi_rdata_reg[27]_1\(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(9),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(10),
      I1 => \axi_rdata_reg[27]_0\(10),
      I2 => \axi_rdata_reg[27]_1\(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(10),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^pwm_reader_axi_arready\,
      I1 => pwm_reader_axi_arvalid,
      I2 => \^pwm_reader_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(11),
      I1 => \axi_rdata_reg[27]_0\(11),
      I2 => \axi_rdata_reg[27]_1\(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(11),
      O => reg_data_out(27)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(2),
      I1 => \axi_rdata_reg[11]_1\(2),
      I2 => \axi_rdata_reg[11]_2\(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(2),
      O => reg_data_out(2)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(3),
      I1 => \axi_rdata_reg[11]_1\(3),
      I2 => \axi_rdata_reg[11]_2\(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(4),
      I1 => \axi_rdata_reg[11]_1\(4),
      I2 => \axi_rdata_reg[11]_2\(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(5),
      I1 => \axi_rdata_reg[11]_1\(5),
      I2 => \axi_rdata_reg[11]_2\(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(6),
      I1 => \axi_rdata_reg[11]_1\(6),
      I2 => \axi_rdata_reg[11]_2\(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(7),
      I1 => \axi_rdata_reg[11]_1\(7),
      I2 => \axi_rdata_reg[11]_2\(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(8),
      I1 => \axi_rdata_reg[11]_1\(8),
      I2 => \axi_rdata_reg[11]_2\(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(9),
      I1 => \axi_rdata_reg[11]_1\(9),
      I2 => \axi_rdata_reg[11]_2\(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => pwm_reader_axi_rdata(0),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => pwm_reader_axi_rdata(10),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => pwm_reader_axi_rdata(11),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => pwm_reader_axi_rdata(12),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => pwm_reader_axi_rdata(13),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => pwm_reader_axi_rdata(14),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => pwm_reader_axi_rdata(15),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => pwm_reader_axi_rdata(1),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => pwm_reader_axi_rdata(16),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => pwm_reader_axi_rdata(17),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => pwm_reader_axi_rdata(18),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => pwm_reader_axi_rdata(19),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => pwm_reader_axi_rdata(20),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => pwm_reader_axi_rdata(21),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => pwm_reader_axi_rdata(22),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => pwm_reader_axi_rdata(23),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => pwm_reader_axi_rdata(2),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => pwm_reader_axi_rdata(3),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => pwm_reader_axi_rdata(4),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => pwm_reader_axi_rdata(5),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => pwm_reader_axi_rdata(6),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => pwm_reader_axi_rdata(7),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => pwm_reader_axi_rdata(8),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => pwm_reader_axi_rdata(9),
      R => axi_awready_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => pwm_reader_axi_arvalid,
      I1 => \^pwm_reader_axi_arready\,
      I2 => \^pwm_reader_axi_rvalid\,
      I3 => pwm_reader_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^pwm_reader_axi_rvalid\,
      R => axi_awready_i_1_n_0
    );
axi_wready0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => \^pwm_reader_axi_wready\,
      I2 => pwm_reader_axi_awvalid,
      I3 => pwm_reader_axi_wvalid,
      O => \axi_wready0__0\
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => \axi_wready0__0\,
      Q => \^pwm_reader_axi_wready\,
      R => axi_awready_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PWM_Reader_8CH_v2_0 is
  port (
    pwm_reader_axi_wready : out STD_LOGIC;
    pwm_reader_axi_awready : out STD_LOGIC;
    pwm_reader_axi_arready : out STD_LOGIC;
    pwm_reader_axi_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    pwm_reader_axi_rvalid : out STD_LOGIC;
    pwm_reader_axi_bvalid : out STD_LOGIC;
    pwm_reader_axi_aclk : in STD_LOGIC;
    clock : in STD_LOGIC;
    pwm_reader_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pwm_reader_axi_arvalid : in STD_LOGIC;
    channel_1_i : in STD_LOGIC;
    channel_2_i : in STD_LOGIC;
    channel_3_i : in STD_LOGIC;
    channel_4_i : in STD_LOGIC;
    channel_5_i : in STD_LOGIC;
    channel_6_i : in STD_LOGIC;
    channel_7_i : in STD_LOGIC;
    channel_8_i : in STD_LOGIC;
    pwm_reader_axi_awvalid : in STD_LOGIC;
    pwm_reader_axi_wvalid : in STD_LOGIC;
    pwm_reader_axi_aresetn : in STD_LOGIC;
    pwm_reader_axi_bready : in STD_LOGIC;
    pwm_reader_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PWM_Reader_8CH_v2_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PWM_Reader_8CH_v2_0 is
  signal Reader_n_0 : STD_LOGIC;
  signal Reader_n_1 : STD_LOGIC;
  signal Reader_n_10 : STD_LOGIC;
  signal Reader_n_11 : STD_LOGIC;
  signal Reader_n_12 : STD_LOGIC;
  signal Reader_n_13 : STD_LOGIC;
  signal Reader_n_14 : STD_LOGIC;
  signal Reader_n_15 : STD_LOGIC;
  signal Reader_n_16 : STD_LOGIC;
  signal Reader_n_17 : STD_LOGIC;
  signal Reader_n_18 : STD_LOGIC;
  signal Reader_n_19 : STD_LOGIC;
  signal Reader_n_2 : STD_LOGIC;
  signal Reader_n_20 : STD_LOGIC;
  signal Reader_n_21 : STD_LOGIC;
  signal Reader_n_22 : STD_LOGIC;
  signal Reader_n_23 : STD_LOGIC;
  signal Reader_n_24 : STD_LOGIC;
  signal Reader_n_25 : STD_LOGIC;
  signal Reader_n_26 : STD_LOGIC;
  signal Reader_n_27 : STD_LOGIC;
  signal Reader_n_28 : STD_LOGIC;
  signal Reader_n_29 : STD_LOGIC;
  signal Reader_n_3 : STD_LOGIC;
  signal Reader_n_30 : STD_LOGIC;
  signal Reader_n_31 : STD_LOGIC;
  signal Reader_n_32 : STD_LOGIC;
  signal Reader_n_33 : STD_LOGIC;
  signal Reader_n_34 : STD_LOGIC;
  signal Reader_n_35 : STD_LOGIC;
  signal Reader_n_36 : STD_LOGIC;
  signal Reader_n_37 : STD_LOGIC;
  signal Reader_n_38 : STD_LOGIC;
  signal Reader_n_39 : STD_LOGIC;
  signal Reader_n_4 : STD_LOGIC;
  signal Reader_n_40 : STD_LOGIC;
  signal Reader_n_41 : STD_LOGIC;
  signal Reader_n_42 : STD_LOGIC;
  signal Reader_n_43 : STD_LOGIC;
  signal Reader_n_44 : STD_LOGIC;
  signal Reader_n_45 : STD_LOGIC;
  signal Reader_n_46 : STD_LOGIC;
  signal Reader_n_47 : STD_LOGIC;
  signal Reader_n_48 : STD_LOGIC;
  signal Reader_n_49 : STD_LOGIC;
  signal Reader_n_5 : STD_LOGIC;
  signal Reader_n_50 : STD_LOGIC;
  signal Reader_n_51 : STD_LOGIC;
  signal Reader_n_52 : STD_LOGIC;
  signal Reader_n_53 : STD_LOGIC;
  signal Reader_n_54 : STD_LOGIC;
  signal Reader_n_55 : STD_LOGIC;
  signal Reader_n_56 : STD_LOGIC;
  signal Reader_n_57 : STD_LOGIC;
  signal Reader_n_58 : STD_LOGIC;
  signal Reader_n_59 : STD_LOGIC;
  signal Reader_n_6 : STD_LOGIC;
  signal Reader_n_60 : STD_LOGIC;
  signal Reader_n_61 : STD_LOGIC;
  signal Reader_n_62 : STD_LOGIC;
  signal Reader_n_63 : STD_LOGIC;
  signal Reader_n_64 : STD_LOGIC;
  signal Reader_n_65 : STD_LOGIC;
  signal Reader_n_66 : STD_LOGIC;
  signal Reader_n_67 : STD_LOGIC;
  signal Reader_n_68 : STD_LOGIC;
  signal Reader_n_69 : STD_LOGIC;
  signal Reader_n_7 : STD_LOGIC;
  signal Reader_n_70 : STD_LOGIC;
  signal Reader_n_71 : STD_LOGIC;
  signal Reader_n_72 : STD_LOGIC;
  signal Reader_n_73 : STD_LOGIC;
  signal Reader_n_74 : STD_LOGIC;
  signal Reader_n_75 : STD_LOGIC;
  signal Reader_n_76 : STD_LOGIC;
  signal Reader_n_77 : STD_LOGIC;
  signal Reader_n_78 : STD_LOGIC;
  signal Reader_n_79 : STD_LOGIC;
  signal Reader_n_8 : STD_LOGIC;
  signal Reader_n_80 : STD_LOGIC;
  signal Reader_n_81 : STD_LOGIC;
  signal Reader_n_82 : STD_LOGIC;
  signal Reader_n_83 : STD_LOGIC;
  signal Reader_n_84 : STD_LOGIC;
  signal Reader_n_85 : STD_LOGIC;
  signal Reader_n_86 : STD_LOGIC;
  signal Reader_n_87 : STD_LOGIC;
  signal Reader_n_88 : STD_LOGIC;
  signal Reader_n_89 : STD_LOGIC;
  signal Reader_n_9 : STD_LOGIC;
  signal Reader_n_90 : STD_LOGIC;
  signal Reader_n_91 : STD_LOGIC;
  signal Reader_n_92 : STD_LOGIC;
  signal Reader_n_93 : STD_LOGIC;
  signal Reader_n_94 : STD_LOGIC;
  signal Reader_n_95 : STD_LOGIC;
begin
PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PWM_Reader_8CH_v2_0_PWM_Reader_AXI
     port map (
      Q(11) => Reader_n_60,
      Q(10) => Reader_n_61,
      Q(9) => Reader_n_62,
      Q(8) => Reader_n_63,
      Q(7) => Reader_n_64,
      Q(6) => Reader_n_65,
      Q(5) => Reader_n_66,
      Q(4) => Reader_n_67,
      Q(3) => Reader_n_68,
      Q(2) => Reader_n_69,
      Q(1) => Reader_n_70,
      Q(0) => Reader_n_71,
      \axi_rdata_reg[11]_0\(11) => Reader_n_48,
      \axi_rdata_reg[11]_0\(10) => Reader_n_49,
      \axi_rdata_reg[11]_0\(9) => Reader_n_50,
      \axi_rdata_reg[11]_0\(8) => Reader_n_51,
      \axi_rdata_reg[11]_0\(7) => Reader_n_52,
      \axi_rdata_reg[11]_0\(6) => Reader_n_53,
      \axi_rdata_reg[11]_0\(5) => Reader_n_54,
      \axi_rdata_reg[11]_0\(4) => Reader_n_55,
      \axi_rdata_reg[11]_0\(3) => Reader_n_56,
      \axi_rdata_reg[11]_0\(2) => Reader_n_57,
      \axi_rdata_reg[11]_0\(1) => Reader_n_58,
      \axi_rdata_reg[11]_0\(0) => Reader_n_59,
      \axi_rdata_reg[11]_1\(11) => Reader_n_72,
      \axi_rdata_reg[11]_1\(10) => Reader_n_73,
      \axi_rdata_reg[11]_1\(9) => Reader_n_74,
      \axi_rdata_reg[11]_1\(8) => Reader_n_75,
      \axi_rdata_reg[11]_1\(7) => Reader_n_76,
      \axi_rdata_reg[11]_1\(6) => Reader_n_77,
      \axi_rdata_reg[11]_1\(5) => Reader_n_78,
      \axi_rdata_reg[11]_1\(4) => Reader_n_79,
      \axi_rdata_reg[11]_1\(3) => Reader_n_80,
      \axi_rdata_reg[11]_1\(2) => Reader_n_81,
      \axi_rdata_reg[11]_1\(1) => Reader_n_82,
      \axi_rdata_reg[11]_1\(0) => Reader_n_83,
      \axi_rdata_reg[11]_2\(11) => Reader_n_0,
      \axi_rdata_reg[11]_2\(10) => Reader_n_1,
      \axi_rdata_reg[11]_2\(9) => Reader_n_2,
      \axi_rdata_reg[11]_2\(8) => Reader_n_3,
      \axi_rdata_reg[11]_2\(7) => Reader_n_4,
      \axi_rdata_reg[11]_2\(6) => Reader_n_5,
      \axi_rdata_reg[11]_2\(5) => Reader_n_6,
      \axi_rdata_reg[11]_2\(4) => Reader_n_7,
      \axi_rdata_reg[11]_2\(3) => Reader_n_8,
      \axi_rdata_reg[11]_2\(2) => Reader_n_9,
      \axi_rdata_reg[11]_2\(1) => Reader_n_10,
      \axi_rdata_reg[11]_2\(0) => Reader_n_11,
      \axi_rdata_reg[11]_3\(11) => Reader_n_24,
      \axi_rdata_reg[11]_3\(10) => Reader_n_25,
      \axi_rdata_reg[11]_3\(9) => Reader_n_26,
      \axi_rdata_reg[11]_3\(8) => Reader_n_27,
      \axi_rdata_reg[11]_3\(7) => Reader_n_28,
      \axi_rdata_reg[11]_3\(6) => Reader_n_29,
      \axi_rdata_reg[11]_3\(5) => Reader_n_30,
      \axi_rdata_reg[11]_3\(4) => Reader_n_31,
      \axi_rdata_reg[11]_3\(3) => Reader_n_32,
      \axi_rdata_reg[11]_3\(2) => Reader_n_33,
      \axi_rdata_reg[11]_3\(1) => Reader_n_34,
      \axi_rdata_reg[11]_3\(0) => Reader_n_35,
      \axi_rdata_reg[27]_0\(11) => Reader_n_84,
      \axi_rdata_reg[27]_0\(10) => Reader_n_85,
      \axi_rdata_reg[27]_0\(9) => Reader_n_86,
      \axi_rdata_reg[27]_0\(8) => Reader_n_87,
      \axi_rdata_reg[27]_0\(7) => Reader_n_88,
      \axi_rdata_reg[27]_0\(6) => Reader_n_89,
      \axi_rdata_reg[27]_0\(5) => Reader_n_90,
      \axi_rdata_reg[27]_0\(4) => Reader_n_91,
      \axi_rdata_reg[27]_0\(3) => Reader_n_92,
      \axi_rdata_reg[27]_0\(2) => Reader_n_93,
      \axi_rdata_reg[27]_0\(1) => Reader_n_94,
      \axi_rdata_reg[27]_0\(0) => Reader_n_95,
      \axi_rdata_reg[27]_1\(11) => Reader_n_12,
      \axi_rdata_reg[27]_1\(10) => Reader_n_13,
      \axi_rdata_reg[27]_1\(9) => Reader_n_14,
      \axi_rdata_reg[27]_1\(8) => Reader_n_15,
      \axi_rdata_reg[27]_1\(7) => Reader_n_16,
      \axi_rdata_reg[27]_1\(6) => Reader_n_17,
      \axi_rdata_reg[27]_1\(5) => Reader_n_18,
      \axi_rdata_reg[27]_1\(4) => Reader_n_19,
      \axi_rdata_reg[27]_1\(3) => Reader_n_20,
      \axi_rdata_reg[27]_1\(2) => Reader_n_21,
      \axi_rdata_reg[27]_1\(1) => Reader_n_22,
      \axi_rdata_reg[27]_1\(0) => Reader_n_23,
      \axi_rdata_reg[27]_2\(11) => Reader_n_36,
      \axi_rdata_reg[27]_2\(10) => Reader_n_37,
      \axi_rdata_reg[27]_2\(9) => Reader_n_38,
      \axi_rdata_reg[27]_2\(8) => Reader_n_39,
      \axi_rdata_reg[27]_2\(7) => Reader_n_40,
      \axi_rdata_reg[27]_2\(6) => Reader_n_41,
      \axi_rdata_reg[27]_2\(5) => Reader_n_42,
      \axi_rdata_reg[27]_2\(4) => Reader_n_43,
      \axi_rdata_reg[27]_2\(3) => Reader_n_44,
      \axi_rdata_reg[27]_2\(2) => Reader_n_45,
      \axi_rdata_reg[27]_2\(1) => Reader_n_46,
      \axi_rdata_reg[27]_2\(0) => Reader_n_47,
      pwm_reader_axi_aclk => pwm_reader_axi_aclk,
      pwm_reader_axi_araddr(1 downto 0) => pwm_reader_axi_araddr(1 downto 0),
      pwm_reader_axi_aresetn => pwm_reader_axi_aresetn,
      pwm_reader_axi_arready => pwm_reader_axi_arready,
      pwm_reader_axi_arvalid => pwm_reader_axi_arvalid,
      pwm_reader_axi_awready => pwm_reader_axi_awready,
      pwm_reader_axi_awvalid => pwm_reader_axi_awvalid,
      pwm_reader_axi_bready => pwm_reader_axi_bready,
      pwm_reader_axi_bvalid => pwm_reader_axi_bvalid,
      pwm_reader_axi_rdata(23 downto 0) => pwm_reader_axi_rdata(23 downto 0),
      pwm_reader_axi_rready => pwm_reader_axi_rready,
      pwm_reader_axi_rvalid => pwm_reader_axi_rvalid,
      pwm_reader_axi_wready => pwm_reader_axi_wready,
      pwm_reader_axi_wvalid => pwm_reader_axi_wvalid
    );
Reader: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PWM_Reader_8CH
     port map (
      Q(11) => Reader_n_0,
      Q(10) => Reader_n_1,
      Q(9) => Reader_n_2,
      Q(8) => Reader_n_3,
      Q(7) => Reader_n_4,
      Q(6) => Reader_n_5,
      Q(5) => Reader_n_6,
      Q(4) => Reader_n_7,
      Q(3) => Reader_n_8,
      Q(2) => Reader_n_9,
      Q(1) => Reader_n_10,
      Q(0) => Reader_n_11,
      \channel_1_dutycycle_o_reg[11]_0\(11) => Reader_n_84,
      \channel_1_dutycycle_o_reg[11]_0\(10) => Reader_n_85,
      \channel_1_dutycycle_o_reg[11]_0\(9) => Reader_n_86,
      \channel_1_dutycycle_o_reg[11]_0\(8) => Reader_n_87,
      \channel_1_dutycycle_o_reg[11]_0\(7) => Reader_n_88,
      \channel_1_dutycycle_o_reg[11]_0\(6) => Reader_n_89,
      \channel_1_dutycycle_o_reg[11]_0\(5) => Reader_n_90,
      \channel_1_dutycycle_o_reg[11]_0\(4) => Reader_n_91,
      \channel_1_dutycycle_o_reg[11]_0\(3) => Reader_n_92,
      \channel_1_dutycycle_o_reg[11]_0\(2) => Reader_n_93,
      \channel_1_dutycycle_o_reg[11]_0\(1) => Reader_n_94,
      \channel_1_dutycycle_o_reg[11]_0\(0) => Reader_n_95,
      channel_1_i => channel_1_i,
      \channel_2_dutycycle_o_reg[11]_0\(11) => Reader_n_72,
      \channel_2_dutycycle_o_reg[11]_0\(10) => Reader_n_73,
      \channel_2_dutycycle_o_reg[11]_0\(9) => Reader_n_74,
      \channel_2_dutycycle_o_reg[11]_0\(8) => Reader_n_75,
      \channel_2_dutycycle_o_reg[11]_0\(7) => Reader_n_76,
      \channel_2_dutycycle_o_reg[11]_0\(6) => Reader_n_77,
      \channel_2_dutycycle_o_reg[11]_0\(5) => Reader_n_78,
      \channel_2_dutycycle_o_reg[11]_0\(4) => Reader_n_79,
      \channel_2_dutycycle_o_reg[11]_0\(3) => Reader_n_80,
      \channel_2_dutycycle_o_reg[11]_0\(2) => Reader_n_81,
      \channel_2_dutycycle_o_reg[11]_0\(1) => Reader_n_82,
      \channel_2_dutycycle_o_reg[11]_0\(0) => Reader_n_83,
      channel_2_i => channel_2_i,
      \channel_3_dutycycle_o_reg[11]_0\(11) => Reader_n_60,
      \channel_3_dutycycle_o_reg[11]_0\(10) => Reader_n_61,
      \channel_3_dutycycle_o_reg[11]_0\(9) => Reader_n_62,
      \channel_3_dutycycle_o_reg[11]_0\(8) => Reader_n_63,
      \channel_3_dutycycle_o_reg[11]_0\(7) => Reader_n_64,
      \channel_3_dutycycle_o_reg[11]_0\(6) => Reader_n_65,
      \channel_3_dutycycle_o_reg[11]_0\(5) => Reader_n_66,
      \channel_3_dutycycle_o_reg[11]_0\(4) => Reader_n_67,
      \channel_3_dutycycle_o_reg[11]_0\(3) => Reader_n_68,
      \channel_3_dutycycle_o_reg[11]_0\(2) => Reader_n_69,
      \channel_3_dutycycle_o_reg[11]_0\(1) => Reader_n_70,
      \channel_3_dutycycle_o_reg[11]_0\(0) => Reader_n_71,
      channel_3_i => channel_3_i,
      \channel_4_dutycycle_o_reg[11]_0\(11) => Reader_n_48,
      \channel_4_dutycycle_o_reg[11]_0\(10) => Reader_n_49,
      \channel_4_dutycycle_o_reg[11]_0\(9) => Reader_n_50,
      \channel_4_dutycycle_o_reg[11]_0\(8) => Reader_n_51,
      \channel_4_dutycycle_o_reg[11]_0\(7) => Reader_n_52,
      \channel_4_dutycycle_o_reg[11]_0\(6) => Reader_n_53,
      \channel_4_dutycycle_o_reg[11]_0\(5) => Reader_n_54,
      \channel_4_dutycycle_o_reg[11]_0\(4) => Reader_n_55,
      \channel_4_dutycycle_o_reg[11]_0\(3) => Reader_n_56,
      \channel_4_dutycycle_o_reg[11]_0\(2) => Reader_n_57,
      \channel_4_dutycycle_o_reg[11]_0\(1) => Reader_n_58,
      \channel_4_dutycycle_o_reg[11]_0\(0) => Reader_n_59,
      channel_4_i => channel_4_i,
      \channel_5_dutycycle_o_reg[11]_0\(11) => Reader_n_36,
      \channel_5_dutycycle_o_reg[11]_0\(10) => Reader_n_37,
      \channel_5_dutycycle_o_reg[11]_0\(9) => Reader_n_38,
      \channel_5_dutycycle_o_reg[11]_0\(8) => Reader_n_39,
      \channel_5_dutycycle_o_reg[11]_0\(7) => Reader_n_40,
      \channel_5_dutycycle_o_reg[11]_0\(6) => Reader_n_41,
      \channel_5_dutycycle_o_reg[11]_0\(5) => Reader_n_42,
      \channel_5_dutycycle_o_reg[11]_0\(4) => Reader_n_43,
      \channel_5_dutycycle_o_reg[11]_0\(3) => Reader_n_44,
      \channel_5_dutycycle_o_reg[11]_0\(2) => Reader_n_45,
      \channel_5_dutycycle_o_reg[11]_0\(1) => Reader_n_46,
      \channel_5_dutycycle_o_reg[11]_0\(0) => Reader_n_47,
      channel_5_i => channel_5_i,
      \channel_6_dutycycle_o_reg[11]_0\(11) => Reader_n_24,
      \channel_6_dutycycle_o_reg[11]_0\(10) => Reader_n_25,
      \channel_6_dutycycle_o_reg[11]_0\(9) => Reader_n_26,
      \channel_6_dutycycle_o_reg[11]_0\(8) => Reader_n_27,
      \channel_6_dutycycle_o_reg[11]_0\(7) => Reader_n_28,
      \channel_6_dutycycle_o_reg[11]_0\(6) => Reader_n_29,
      \channel_6_dutycycle_o_reg[11]_0\(5) => Reader_n_30,
      \channel_6_dutycycle_o_reg[11]_0\(4) => Reader_n_31,
      \channel_6_dutycycle_o_reg[11]_0\(3) => Reader_n_32,
      \channel_6_dutycycle_o_reg[11]_0\(2) => Reader_n_33,
      \channel_6_dutycycle_o_reg[11]_0\(1) => Reader_n_34,
      \channel_6_dutycycle_o_reg[11]_0\(0) => Reader_n_35,
      channel_6_i => channel_6_i,
      \channel_7_dutycycle_o_reg[11]_0\(11) => Reader_n_12,
      \channel_7_dutycycle_o_reg[11]_0\(10) => Reader_n_13,
      \channel_7_dutycycle_o_reg[11]_0\(9) => Reader_n_14,
      \channel_7_dutycycle_o_reg[11]_0\(8) => Reader_n_15,
      \channel_7_dutycycle_o_reg[11]_0\(7) => Reader_n_16,
      \channel_7_dutycycle_o_reg[11]_0\(6) => Reader_n_17,
      \channel_7_dutycycle_o_reg[11]_0\(5) => Reader_n_18,
      \channel_7_dutycycle_o_reg[11]_0\(4) => Reader_n_19,
      \channel_7_dutycycle_o_reg[11]_0\(3) => Reader_n_20,
      \channel_7_dutycycle_o_reg[11]_0\(2) => Reader_n_21,
      \channel_7_dutycycle_o_reg[11]_0\(1) => Reader_n_22,
      \channel_7_dutycycle_o_reg[11]_0\(0) => Reader_n_23,
      channel_7_i => channel_7_i,
      channel_8_i => channel_8_i,
      clock => clock
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clock : in STD_LOGIC;
    channel_1_i : in STD_LOGIC;
    channel_2_i : in STD_LOGIC;
    channel_3_i : in STD_LOGIC;
    channel_4_i : in STD_LOGIC;
    channel_5_i : in STD_LOGIC;
    channel_6_i : in STD_LOGIC;
    channel_7_i : in STD_LOGIC;
    channel_8_i : in STD_LOGIC;
    pwm_reader_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pwm_reader_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pwm_reader_axi_awvalid : in STD_LOGIC;
    pwm_reader_axi_awready : out STD_LOGIC;
    pwm_reader_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pwm_reader_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pwm_reader_axi_wvalid : in STD_LOGIC;
    pwm_reader_axi_wready : out STD_LOGIC;
    pwm_reader_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pwm_reader_axi_bvalid : out STD_LOGIC;
    pwm_reader_axi_bready : in STD_LOGIC;
    pwm_reader_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pwm_reader_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pwm_reader_axi_arvalid : in STD_LOGIC;
    pwm_reader_axi_arready : out STD_LOGIC;
    pwm_reader_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pwm_reader_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pwm_reader_axi_rvalid : out STD_LOGIC;
    pwm_reader_axi_rready : in STD_LOGIC;
    pwm_reader_axi_aclk : in STD_LOGIC;
    pwm_reader_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ControllerBD_PWM_Reader_8CH_0_0,PWM_Reader_8CH_v2_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "PWM_Reader_8CH_v2_0,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^pwm_reader_axi_rdata\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of clock : signal is "xilinx.com:signal:clock:1.0 clock CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clock : signal is "XIL_INTERFACENAME clock, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of pwm_reader_axi_aclk : signal is "xilinx.com:signal:clock:1.0 PWM_Reader_AXI_CLK CLK";
  attribute x_interface_parameter of pwm_reader_axi_aclk : signal is "XIL_INTERFACENAME PWM_Reader_AXI_CLK, ASSOCIATED_BUSIF PWM_Reader_AXI, ASSOCIATED_RESET pwm_reader_axi_aresetn, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN ControllerBD_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of pwm_reader_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 PWM_Reader_AXI_RST RST";
  attribute x_interface_parameter of pwm_reader_axi_aresetn : signal is "XIL_INTERFACENAME PWM_Reader_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of pwm_reader_axi_arready : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI ARREADY";
  attribute x_interface_info of pwm_reader_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI ARVALID";
  attribute x_interface_info of pwm_reader_axi_awready : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI AWREADY";
  attribute x_interface_info of pwm_reader_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI AWVALID";
  attribute x_interface_info of pwm_reader_axi_bready : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI BREADY";
  attribute x_interface_info of pwm_reader_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI BVALID";
  attribute x_interface_info of pwm_reader_axi_rready : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI RREADY";
  attribute x_interface_info of pwm_reader_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI RVALID";
  attribute x_interface_info of pwm_reader_axi_wready : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI WREADY";
  attribute x_interface_info of pwm_reader_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI WVALID";
  attribute x_interface_info of pwm_reader_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI ARADDR";
  attribute x_interface_info of pwm_reader_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI ARPROT";
  attribute x_interface_info of pwm_reader_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI AWADDR";
  attribute x_interface_parameter of pwm_reader_axi_awaddr : signal is "XIL_INTERFACENAME PWM_Reader_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN ControllerBD_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of pwm_reader_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI AWPROT";
  attribute x_interface_info of pwm_reader_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI BRESP";
  attribute x_interface_info of pwm_reader_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI RDATA";
  attribute x_interface_info of pwm_reader_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI RRESP";
  attribute x_interface_info of pwm_reader_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI WDATA";
  attribute x_interface_info of pwm_reader_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI WSTRB";
begin
  pwm_reader_axi_bresp(1) <= \<const0>\;
  pwm_reader_axi_bresp(0) <= \<const0>\;
  pwm_reader_axi_rdata(31) <= \<const0>\;
  pwm_reader_axi_rdata(30) <= \<const0>\;
  pwm_reader_axi_rdata(29) <= \<const0>\;
  pwm_reader_axi_rdata(28) <= \<const0>\;
  pwm_reader_axi_rdata(27 downto 16) <= \^pwm_reader_axi_rdata\(27 downto 16);
  pwm_reader_axi_rdata(15) <= \<const0>\;
  pwm_reader_axi_rdata(14) <= \<const0>\;
  pwm_reader_axi_rdata(13) <= \<const0>\;
  pwm_reader_axi_rdata(12) <= \<const0>\;
  pwm_reader_axi_rdata(11 downto 0) <= \^pwm_reader_axi_rdata\(11 downto 0);
  pwm_reader_axi_rresp(1) <= \<const0>\;
  pwm_reader_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PWM_Reader_8CH_v2_0
     port map (
      channel_1_i => channel_1_i,
      channel_2_i => channel_2_i,
      channel_3_i => channel_3_i,
      channel_4_i => channel_4_i,
      channel_5_i => channel_5_i,
      channel_6_i => channel_6_i,
      channel_7_i => channel_7_i,
      channel_8_i => channel_8_i,
      clock => clock,
      pwm_reader_axi_aclk => pwm_reader_axi_aclk,
      pwm_reader_axi_araddr(1 downto 0) => pwm_reader_axi_araddr(3 downto 2),
      pwm_reader_axi_aresetn => pwm_reader_axi_aresetn,
      pwm_reader_axi_arready => pwm_reader_axi_arready,
      pwm_reader_axi_arvalid => pwm_reader_axi_arvalid,
      pwm_reader_axi_awready => pwm_reader_axi_awready,
      pwm_reader_axi_awvalid => pwm_reader_axi_awvalid,
      pwm_reader_axi_bready => pwm_reader_axi_bready,
      pwm_reader_axi_bvalid => pwm_reader_axi_bvalid,
      pwm_reader_axi_rdata(23 downto 12) => \^pwm_reader_axi_rdata\(27 downto 16),
      pwm_reader_axi_rdata(11 downto 0) => \^pwm_reader_axi_rdata\(11 downto 0),
      pwm_reader_axi_rready => pwm_reader_axi_rready,
      pwm_reader_axi_rvalid => pwm_reader_axi_rvalid,
      pwm_reader_axi_wready => pwm_reader_axi_wready,
      pwm_reader_axi_wvalid => pwm_reader_axi_wvalid
    );
end STRUCTURE;
