INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/fpu_addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/input_loader_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_loader_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/sevenseg_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/fp_alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/division/fpu_div_fp32_vivado.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div_fp32_vivado
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/multiplicacion/fpu_mul_fp32_vivado.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul_fp32_vivado
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/fpu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/tb/tb_fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/tb/tb_input_loader_dual.v" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/tb/tb_input_loader_dual.v:1]
INFO: [VRFC 10-311] analyzing module tb_input_loader_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/tb/tb_addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fpu_addsub
