#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x615b4f881330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x615b4f8814c0 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x615b4f890ac0 .functor NOT 1, L_0x615b4f8b4a60, C4<0>, C4<0>, C4<0>;
L_0x615b4f8b47c0 .functor XOR 4, L_0x615b4f8b4660, L_0x615b4f8b4720, C4<0000>, C4<0000>;
L_0x615b4f8b4950 .functor XOR 4, L_0x615b4f8b47c0, L_0x615b4f8b4880, C4<0000>, C4<0000>;
v0x615b4f8b1e80_0 .net *"_ivl_10", 3 0, L_0x615b4f8b4880;  1 drivers
v0x615b4f8b1f80_0 .net *"_ivl_12", 3 0, L_0x615b4f8b4950;  1 drivers
v0x615b4f8b2060_0 .net *"_ivl_2", 3 0, L_0x615b4f8b3f20;  1 drivers
v0x615b4f8b2120_0 .net *"_ivl_4", 3 0, L_0x615b4f8b4660;  1 drivers
v0x615b4f8b2200_0 .net *"_ivl_6", 3 0, L_0x615b4f8b4720;  1 drivers
v0x615b4f8b2330_0 .net *"_ivl_8", 3 0, L_0x615b4f8b47c0;  1 drivers
v0x615b4f8b2410_0 .net "c", 0 0, v0x615b4f8affe0_0;  1 drivers
v0x615b4f8b24b0_0 .var "clk", 0 0;
v0x615b4f8b2550_0 .net "d", 0 0, v0x615b4f8b0120_0;  1 drivers
v0x615b4f8b25f0_0 .net "mux_in_dut", 3 0, L_0x615b4f8b40d0;  1 drivers
v0x615b4f8b2690_0 .net "mux_in_ref", 3 0, L_0x615b4f8b2e20;  1 drivers
v0x615b4f8b2730_0 .var/2u "stats1", 159 0;
v0x615b4f8b27f0_0 .var/2u "strobe", 0 0;
v0x615b4f8b28b0_0 .net "tb_match", 0 0, L_0x615b4f8b4a60;  1 drivers
v0x615b4f8b2970_0 .net "tb_mismatch", 0 0, L_0x615b4f890ac0;  1 drivers
v0x615b4f8b2a30_0 .net "wavedrom_enable", 0 0, v0x615b4f8b01c0_0;  1 drivers
v0x615b4f8b2ad0_0 .net "wavedrom_title", 511 0, v0x615b4f8b0260_0;  1 drivers
L_0x615b4f8b3f20 .concat [ 4 0 0 0], L_0x615b4f8b2e20;
L_0x615b4f8b4660 .concat [ 4 0 0 0], L_0x615b4f8b2e20;
L_0x615b4f8b4720 .concat [ 4 0 0 0], L_0x615b4f8b40d0;
L_0x615b4f8b4880 .concat [ 4 0 0 0], L_0x615b4f8b2e20;
L_0x615b4f8b4a60 .cmp/eeq 4, L_0x615b4f8b3f20, L_0x615b4f8b4950;
S_0x615b4f885910 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x615b4f8814c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x615b4f86e7b0 .functor OR 1, v0x615b4f8affe0_0, v0x615b4f8b0120_0, C4<0>, C4<0>;
L_0x615b4f86ea60 .functor NOT 1, v0x615b4f8b0120_0, C4<0>, C4<0>, C4<0>;
L_0x615b4f86ed60 .functor AND 1, v0x615b4f8affe0_0, v0x615b4f8b0120_0, C4<1>, C4<1>;
v0x615b4f890c60_0 .net *"_ivl_10", 0 0, L_0x615b4f86ea60;  1 drivers
v0x615b4f890d00_0 .net *"_ivl_15", 0 0, L_0x615b4f86ed60;  1 drivers
v0x615b4f86e870_0 .net *"_ivl_2", 0 0, L_0x615b4f86e7b0;  1 drivers
L_0x718509298018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615b4f86eb80_0 .net/2s *"_ivl_6", 0 0, L_0x718509298018;  1 drivers
v0x615b4f86eec0_0 .net "c", 0 0, v0x615b4f8affe0_0;  alias, 1 drivers
v0x615b4f86f200_0 .net "d", 0 0, v0x615b4f8b0120_0;  alias, 1 drivers
v0x615b4f8af6c0_0 .net "mux_in", 3 0, L_0x615b4f8b2e20;  alias, 1 drivers
L_0x615b4f8b2e20 .concat8 [ 1 1 1 1], L_0x615b4f86e7b0, L_0x718509298018, L_0x615b4f86ea60, L_0x615b4f86ed60;
S_0x615b4f8af820 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x615b4f8814c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x615b4f8affe0_0 .var "c", 0 0;
v0x615b4f8b0080_0 .net "clk", 0 0, v0x615b4f8b24b0_0;  1 drivers
v0x615b4f8b0120_0 .var "d", 0 0;
v0x615b4f8b01c0_0 .var "wavedrom_enable", 0 0;
v0x615b4f8b0260_0 .var "wavedrom_title", 511 0;
E_0x615b4f87fda0/0 .event negedge, v0x615b4f8b0080_0;
E_0x615b4f87fda0/1 .event posedge, v0x615b4f8b0080_0;
E_0x615b4f87fda0 .event/or E_0x615b4f87fda0/0, E_0x615b4f87fda0/1;
E_0x615b4f880030 .event negedge, v0x615b4f8b0080_0;
E_0x615b4f880440 .event posedge, v0x615b4f8b0080_0;
S_0x615b4f8afae0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x615b4f8af820;
 .timescale -12 -12;
v0x615b4f8afce0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x615b4f8afde0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x615b4f8af820;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x615b4f8b0410 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x615b4f8814c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x615b4f86f0a0 .functor NOT 1, v0x615b4f8b0120_0, C4<0>, C4<0>, C4<0>;
L_0x615b4f886350 .functor AND 1, v0x615b4f8affe0_0, L_0x615b4f86f0a0, C4<1>, C4<1>;
L_0x615b4f8b3020 .functor NOT 1, v0x615b4f8affe0_0, C4<0>, C4<0>, C4<0>;
L_0x615b4f8b3090 .functor AND 1, L_0x615b4f8b3020, v0x615b4f8b0120_0, C4<1>, C4<1>;
L_0x615b4f8b3290 .functor NOT 1, L_0x615b4f886350, C4<0>, C4<0>, C4<0>;
L_0x615b4f8b3350 .functor NOT 1, L_0x615b4f8b3090, C4<0>, C4<0>, C4<0>;
L_0x615b4f8b3450 .functor AND 1, L_0x615b4f8b3290, L_0x615b4f8b3350, C4<1>, C4<1>;
L_0x615b4f8b3560 .functor AND 1, L_0x615b4f886350, L_0x615b4f8b3090, C4<1>, C4<1>;
L_0x615b4f8b3620 .functor OR 1, L_0x615b4f8b3450, L_0x615b4f8b3560, C4<0>, C4<0>;
L_0x615b4f8b3730 .functor NOT 1, L_0x615b4f886350, C4<0>, C4<0>, C4<0>;
L_0x615b4f8b3800 .functor AND 1, L_0x615b4f8b3730, L_0x615b4f8b3090, C4<1>, C4<1>;
L_0x615b4f8b3900 .functor NOT 1, v0x615b4f8affe0_0, C4<0>, C4<0>, C4<0>;
L_0x615b4f8b3af0 .functor AND 1, L_0x615b4f8b3900, v0x615b4f8b0120_0, C4<1>, C4<1>;
L_0x615b4f8b3b60 .functor OR 1, L_0x615b4f8b3800, L_0x615b4f8b3af0, C4<0>, C4<0>;
L_0x615b4f8b3a80 .functor NOT 1, L_0x615b4f8b3090, C4<0>, C4<0>, C4<0>;
L_0x615b4f8b3ca0 .functor AND 1, L_0x615b4f886350, L_0x615b4f8b3a80, C4<1>, C4<1>;
L_0x615b4f8b3df0 .functor NOT 1, v0x615b4f8affe0_0, C4<0>, C4<0>, C4<0>;
L_0x615b4f8b3e60 .functor AND 1, L_0x615b4f8b3df0, v0x615b4f8b0120_0, C4<1>, C4<1>;
L_0x615b4f8b3fc0 .functor OR 1, L_0x615b4f8b3ca0, L_0x615b4f8b3e60, C4<0>, C4<0>;
L_0x615b4f8b42b0 .functor AND 1, L_0x615b4f886350, L_0x615b4f8b3090, C4<1>, C4<1>;
L_0x615b4f8b43d0 .functor AND 1, v0x615b4f8affe0_0, v0x615b4f8b0120_0, C4<1>, C4<1>;
L_0x615b4f8b4440 .functor OR 1, L_0x615b4f8b42b0, L_0x615b4f8b43d0, C4<0>, C4<0>;
v0x615b4f8b0640_0 .net *"_ivl_0", 0 0, L_0x615b4f86f0a0;  1 drivers
v0x615b4f8b0740_0 .net *"_ivl_10", 0 0, L_0x615b4f8b3290;  1 drivers
v0x615b4f8b0820_0 .net *"_ivl_12", 0 0, L_0x615b4f8b3350;  1 drivers
v0x615b4f8b08e0_0 .net *"_ivl_14", 0 0, L_0x615b4f8b3450;  1 drivers
v0x615b4f8b09c0_0 .net *"_ivl_16", 0 0, L_0x615b4f8b3560;  1 drivers
v0x615b4f8b0af0_0 .net *"_ivl_18", 0 0, L_0x615b4f8b3620;  1 drivers
v0x615b4f8b0bd0_0 .net *"_ivl_22", 0 0, L_0x615b4f8b3730;  1 drivers
v0x615b4f8b0cb0_0 .net *"_ivl_24", 0 0, L_0x615b4f8b3800;  1 drivers
v0x615b4f8b0d90_0 .net *"_ivl_26", 0 0, L_0x615b4f8b3900;  1 drivers
v0x615b4f8b0e70_0 .net *"_ivl_28", 0 0, L_0x615b4f8b3af0;  1 drivers
v0x615b4f8b0f50_0 .net *"_ivl_30", 0 0, L_0x615b4f8b3b60;  1 drivers
v0x615b4f8b1030_0 .net *"_ivl_34", 0 0, L_0x615b4f8b3a80;  1 drivers
v0x615b4f8b1110_0 .net *"_ivl_36", 0 0, L_0x615b4f8b3ca0;  1 drivers
v0x615b4f8b11f0_0 .net *"_ivl_38", 0 0, L_0x615b4f8b3df0;  1 drivers
v0x615b4f8b12d0_0 .net *"_ivl_4", 0 0, L_0x615b4f8b3020;  1 drivers
v0x615b4f8b13b0_0 .net *"_ivl_40", 0 0, L_0x615b4f8b3e60;  1 drivers
v0x615b4f8b1490_0 .net *"_ivl_42", 0 0, L_0x615b4f8b3fc0;  1 drivers
v0x615b4f8b1570_0 .net *"_ivl_47", 0 0, L_0x615b4f8b42b0;  1 drivers
v0x615b4f8b1650_0 .net *"_ivl_49", 0 0, L_0x615b4f8b43d0;  1 drivers
v0x615b4f8b1730_0 .net *"_ivl_51", 0 0, L_0x615b4f8b4440;  1 drivers
v0x615b4f8b1810_0 .net "a", 0 0, L_0x615b4f886350;  1 drivers
v0x615b4f8b18d0_0 .net "b", 0 0, L_0x615b4f8b3090;  1 drivers
v0x615b4f8b1990_0 .net "c", 0 0, v0x615b4f8affe0_0;  alias, 1 drivers
v0x615b4f8b1a30_0 .net "d", 0 0, v0x615b4f8b0120_0;  alias, 1 drivers
v0x615b4f8b1b20_0 .net "mux_in", 3 0, L_0x615b4f8b40d0;  alias, 1 drivers
L_0x615b4f8b40d0 .concat8 [ 1 1 1 1], L_0x615b4f8b3620, L_0x615b4f8b3b60, L_0x615b4f8b3fc0, L_0x615b4f8b4440;
S_0x615b4f8b1c80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x615b4f8814c0;
 .timescale -12 -12;
E_0x615b4f868820 .event anyedge, v0x615b4f8b27f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x615b4f8b27f0_0;
    %nor/r;
    %assign/vec4 v0x615b4f8b27f0_0, 0;
    %wait E_0x615b4f868820;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x615b4f8af820;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x615b4f8b0120_0, 0;
    %assign/vec4 v0x615b4f8affe0_0, 0;
    %wait E_0x615b4f880030;
    %wait E_0x615b4f880440;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x615b4f8b0120_0, 0;
    %assign/vec4 v0x615b4f8affe0_0, 0;
    %wait E_0x615b4f880440;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x615b4f8b0120_0, 0;
    %assign/vec4 v0x615b4f8affe0_0, 0;
    %wait E_0x615b4f880440;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x615b4f8b0120_0, 0;
    %assign/vec4 v0x615b4f8affe0_0, 0;
    %wait E_0x615b4f880440;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x615b4f8b0120_0, 0;
    %assign/vec4 v0x615b4f8affe0_0, 0;
    %wait E_0x615b4f880030;
    %fork TD_tb.stim1.wavedrom_stop, S_0x615b4f8afde0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615b4f87fda0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x615b4f8b0120_0, 0;
    %assign/vec4 v0x615b4f8affe0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x615b4f8814c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615b4f8b24b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615b4f8b27f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x615b4f8814c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x615b4f8b24b0_0;
    %inv;
    %store/vec4 v0x615b4f8b24b0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x615b4f8814c0;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x615b4f8b0080_0, v0x615b4f8b2970_0, v0x615b4f8b2410_0, v0x615b4f8b2550_0, v0x615b4f8b2690_0, v0x615b4f8b25f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x615b4f8814c0;
T_7 ;
    %load/vec4 v0x615b4f8b2730_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x615b4f8b2730_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x615b4f8b2730_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x615b4f8b2730_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x615b4f8b2730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x615b4f8b2730_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x615b4f8b2730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x615b4f8814c0;
T_8 ;
    %wait E_0x615b4f87fda0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x615b4f8b2730_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x615b4f8b2730_0, 4, 32;
    %load/vec4 v0x615b4f8b28b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x615b4f8b2730_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x615b4f8b2730_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x615b4f8b2730_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x615b4f8b2730_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x615b4f8b2690_0;
    %load/vec4 v0x615b4f8b2690_0;
    %load/vec4 v0x615b4f8b25f0_0;
    %xor;
    %load/vec4 v0x615b4f8b2690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x615b4f8b2730_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x615b4f8b2730_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x615b4f8b2730_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x615b4f8b2730_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/rerun_3p5/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/gpt3.5_turbo_16k_RERUNS/ece241_2014_q3/iter9/response1/top_module.sv";
