<stg><name>mul_body_Pipeline_VITIS_LOOP_169_1</name>


<trans_list>

<trans id="155" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %tmp_74 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_17

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %tmp_75 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_16

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:4 %p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0 %i_9 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln169 = icmp_eq  i3 %i_9, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %add_ln169 = add i3 %i_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln169 = br i1 %icmp_ln169, void %.split11_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11_ifconv:2 %icmp_ln172 = icmp_ult  i3 %i_9, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.split11_ifconv:3 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i_9, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split11_ifconv:4 %add_ln173 = add i8 %shl_ln, i8 32

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="128" op_0_bw="8">
<![CDATA[
.split11_ifconv:5 %zext_ln173 = zext i8 %add_ln173

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split11_ifconv:6 %add_ln173_1 = add i8 %shl_ln, i8 64

]]></Node>
<StgValue><ssdm name="add_ln173_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="128" op_0_bw="8">
<![CDATA[
.split11_ifconv:7 %zext_ln173_1 = zext i8 %add_ln173_1

]]></Node>
<StgValue><ssdm name="zext_ln173_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split11_ifconv:8 %shl_ln173 = shl i128 1, i128 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="shl_ln173"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split11_ifconv:9 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln173_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split11_ifconv:10 %select_ln173 = select i1 %tmp_76, i128 0, i128 %shl_ln173

]]></Node>
<StgValue><ssdm name="select_ln173"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split11_ifconv:11 %shl_ln173_1 = shl i128 1, i128 %zext_ln173

]]></Node>
<StgValue><ssdm name="shl_ln173_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split11_ifconv:12 %sub_ln173 = sub i128 %select_ln173, i128 %shl_ln173_1

]]></Node>
<StgValue><ssdm name="sub_ln173"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split11_ifconv:13 %and_ln173 = and i128 %sub_ln173, i128 %p_read

]]></Node>
<StgValue><ssdm name="and_ln173"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split11_ifconv:14 %lshr_ln173 = lshr i128 %and_ln173, i128 %zext_ln173

]]></Node>
<StgValue><ssdm name="lshr_ln173"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="128">
<![CDATA[
.split11_ifconv:15 %trunc_ln173 = trunc i128 %lshr_ln173

]]></Node>
<StgValue><ssdm name="trunc_ln173"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split11_ifconv:66 %store_ln169 = store i3 %add_ln169, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
.split11_ifconv:16 %bitcast_ln173 = bitcast i32 %trunc_ln173

]]></Node>
<StgValue><ssdm name="bitcast_ln173"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:17 %mul_i_i = fmul i32 %bitcast_ln173, i32 %tmp_75

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="50" st_id="3" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:17 %mul_i_i = fmul i32 %bitcast_ln173, i32 %tmp_75

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="51" st_id="4" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:17 %mul_i_i = fmul i32 %bitcast_ln173, i32 %tmp_75

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="52" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:18 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11_ifconv:20 %add_ln172 = add i3 %i_9, i3 7

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11_ifconv:21 %icmp_ln172_3 = icmp_ult  i3 %add_ln172, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln172_3"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.split11_ifconv:22 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %add_ln172, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="37" op_0_bw="8">
<![CDATA[
.split11_ifconv:23 %sext_ln173 = sext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln173"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="38" op_0_bw="37">
<![CDATA[
.split11_ifconv:24 %zext_ln173_2 = zext i37 %sext_ln173

]]></Node>
<StgValue><ssdm name="zext_ln173_2"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split11_ifconv:25 %add_ln173_2 = add i38 %zext_ln173_2, i38 32

]]></Node>
<StgValue><ssdm name="add_ln173_2"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="38">
<![CDATA[
.split11_ifconv:26 %zext_ln173_3 = zext i38 %add_ln173_2

]]></Node>
<StgValue><ssdm name="zext_ln173_3"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split11_ifconv:27 %add_ln173_3 = add i38 %zext_ln173_2, i38 64

]]></Node>
<StgValue><ssdm name="add_ln173_3"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="128" op_0_bw="38">
<![CDATA[
.split11_ifconv:28 %zext_ln173_4 = zext i38 %add_ln173_3

]]></Node>
<StgValue><ssdm name="zext_ln173_4"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split11_ifconv:29 %shl_ln173_2 = shl i128 1, i128 %zext_ln173_4

]]></Node>
<StgValue><ssdm name="shl_ln173_2"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="31" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11_ifconv:30 %tmp_79 = partselect i31 @_ssdm_op_PartSelect.i31.i38.i32.i32, i38 %add_ln173_3, i32 7, i32 37

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split11_ifconv:31 %icmp_ln173 = icmp_ne  i31 %tmp_79, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split11_ifconv:32 %select_ln173_1 = select i1 %icmp_ln173, i128 0, i128 %shl_ln173_2

]]></Node>
<StgValue><ssdm name="select_ln173_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split11_ifconv:33 %shl_ln173_3 = shl i128 1, i128 %zext_ln173_3

]]></Node>
<StgValue><ssdm name="shl_ln173_3"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split11_ifconv:34 %sub_ln173_1 = sub i128 %select_ln173_1, i128 %shl_ln173_3

]]></Node>
<StgValue><ssdm name="sub_ln173_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split11_ifconv:35 %and_ln173_1 = and i128 %sub_ln173_1, i128 %p_read

]]></Node>
<StgValue><ssdm name="and_ln173_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split11_ifconv:36 %lshr_ln173_1 = lshr i128 %and_ln173_1, i128 %zext_ln173_3

]]></Node>
<StgValue><ssdm name="lshr_ln173_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="128">
<![CDATA[
.split11_ifconv:37 %trunc_ln173_1 = trunc i128 %lshr_ln173_1

]]></Node>
<StgValue><ssdm name="trunc_ln173_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="71" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:18 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
.split11_ifconv:38 %bitcast_ln173_1 = bitcast i32 %trunc_ln173_1

]]></Node>
<StgValue><ssdm name="bitcast_ln173_1"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:39 %mul_1_i_i = fmul i32 %bitcast_ln173_1, i32 %tmp_74

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="74" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:18 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:39 %mul_1_i_i = fmul i32 %bitcast_ln173_1, i32 %tmp_74

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="76" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:18 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split11_ifconv:19 %tmp_78 = select i1 %icmp_ln172, i32 %tmp2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:39 %mul_1_i_i = fmul i32 %bitcast_ln173_1, i32 %tmp_74

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="79" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:40 %tmp2_3 = fadd i32 %tmp_78, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_3"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11_ifconv:42 %add_ln172_2 = add i3 %i_9, i3 6

]]></Node>
<StgValue><ssdm name="add_ln172_2"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11_ifconv:43 %icmp_ln172_4 = icmp_ult  i3 %add_ln172_2, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln172_4"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.split11_ifconv:44 %tmp_82 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %add_ln172_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="37" op_0_bw="8">
<![CDATA[
.split11_ifconv:45 %sext_ln173_1 = sext i8 %tmp_82

]]></Node>
<StgValue><ssdm name="sext_ln173_1"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="38" op_0_bw="37">
<![CDATA[
.split11_ifconv:46 %zext_ln173_5 = zext i37 %sext_ln173_1

]]></Node>
<StgValue><ssdm name="zext_ln173_5"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split11_ifconv:47 %add_ln173_4 = add i38 %zext_ln173_5, i38 32

]]></Node>
<StgValue><ssdm name="add_ln173_4"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="128" op_0_bw="38">
<![CDATA[
.split11_ifconv:48 %zext_ln173_6 = zext i38 %add_ln173_4

]]></Node>
<StgValue><ssdm name="zext_ln173_6"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split11_ifconv:49 %add_ln173_5 = add i38 %zext_ln173_5, i38 64

]]></Node>
<StgValue><ssdm name="add_ln173_5"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="38">
<![CDATA[
.split11_ifconv:50 %zext_ln173_7 = zext i38 %add_ln173_5

]]></Node>
<StgValue><ssdm name="zext_ln173_7"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split11_ifconv:51 %shl_ln173_4 = shl i128 1, i128 %zext_ln173_7

]]></Node>
<StgValue><ssdm name="shl_ln173_4"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="31" op_0_bw="31" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11_ifconv:52 %tmp_83 = partselect i31 @_ssdm_op_PartSelect.i31.i38.i32.i32, i38 %add_ln173_5, i32 7, i32 37

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split11_ifconv:53 %icmp_ln173_1 = icmp_ne  i31 %tmp_83, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln173_1"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split11_ifconv:54 %select_ln173_2 = select i1 %icmp_ln173_1, i128 0, i128 %shl_ln173_4

]]></Node>
<StgValue><ssdm name="select_ln173_2"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split11_ifconv:55 %shl_ln173_5 = shl i128 1, i128 %zext_ln173_6

]]></Node>
<StgValue><ssdm name="shl_ln173_5"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split11_ifconv:56 %sub_ln173_2 = sub i128 %select_ln173_2, i128 %shl_ln173_5

]]></Node>
<StgValue><ssdm name="sub_ln173_2"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split11_ifconv:57 %and_ln173_2 = and i128 %sub_ln173_2, i128 %p_read

]]></Node>
<StgValue><ssdm name="and_ln173_2"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split11_ifconv:58 %lshr_ln173_2 = lshr i128 %and_ln173_2, i128 %zext_ln173_6

]]></Node>
<StgValue><ssdm name="lshr_ln173_2"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="128">
<![CDATA[
.split11_ifconv:59 %trunc_ln173_2 = trunc i128 %lshr_ln173_2

]]></Node>
<StgValue><ssdm name="trunc_ln173_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="98" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:40 %tmp2_3 = fadd i32 %tmp_78, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_3"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
.split11_ifconv:60 %bitcast_ln173_2 = bitcast i32 %trunc_ln173_2

]]></Node>
<StgValue><ssdm name="bitcast_ln173_2"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:61 %mul_2_i_i = fmul i32 %bitcast_ln173_2, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="101" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:40 %tmp2_3 = fadd i32 %tmp_78, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_3"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:61 %mul_2_i_i = fmul i32 %bitcast_ln173_2, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="103" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:40 %tmp2_3 = fadd i32 %tmp_78, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_3"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split11_ifconv:41 %tmp_81 = select i1 %icmp_ln172_3, i32 %tmp2_3, i32 %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:61 %mul_2_i_i = fmul i32 %bitcast_ln173_2, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="106" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:62 %tmp2_4 = fadd i32 %tmp_81, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="107" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:62 %tmp2_4 = fadd i32 %tmp_81, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="108" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:62 %tmp2_4 = fadd i32 %tmp_81, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="109" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11_ifconv:62 %tmp2_4 = fadd i32 %tmp_81, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_4"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split11_ifconv:63 %tmp_85 = select i1 %icmp_ln172_4, i32 %tmp2_4, i32 %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="111" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
.split11_ifconv:0 %trunc_ln172_cast = zext i3 %i_9

]]></Node>
<StgValue><ssdm name="trunc_ln172_cast"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11_ifconv:1 %specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln169"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11_ifconv:64 %aux_addr = getelementptr i32 %aux, i64 0, i64 %trunc_ln172_cast

]]></Node>
<StgValue><ssdm name="aux_addr"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split11_ifconv:65 %store_ln177 = store i32 %tmp_85, i3 %aux_addr

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.split11_ifconv:67 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
