================================================================================ 
Commit: 0853fdc6d6b1b1ef95b646f5e941d1684eab132c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Oct 7 09:45:20 2020 -0700 
-------------------------------------------------------------------------------- 
Update SiPkg for 3403.01

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothPkg.dec
BluetoothPkg/BluetoothPkg.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 605f164eadd18dd627552d4cfff1d1a4c0738fd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:18:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3403_01

Hsd-es-id: no sighting
Original commit date: Wed Sep 30 17:20:39 2020 -0700
Change-Id: I5a7943eae5f3d0eeca6d007e2d2c75f243161734
Original commit hash: d6e197d07f64aad017c3fe93c5bbac072a1bea24

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5eae64ac1201c2f7da99086db6bc7404bea353fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:18:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Sep 30 17:14:48 2020 -0700
Change-Id: I5a1ee5ecc42e4ec7519100fa69be65a40e48e93d
Original commit hash: 900ca89a0661e3a3e7612f68ccbfd18c42bff8e7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b757ab16259d42848bd9943301890664005d922c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:18:50 2020 -0700 
-------------------------------------------------------------------------------- 
Remove EcCsSmiHandler and EcCsIOTrapHandler during EC LPM (Lean SMM)

Remove EC SMI handler, IoTrapHandler registration as CCB approved workaround solution for 9F bugcheck

Hsd-es-id: 22011486835
Original commit date: Wed Sep 30 14:01:30 2020 -0700
Change-Id: I282491517f973275fe03c9422892bc909823a23d
Original commit hash: 37e59931b1d5a2efecd658d679dcb4cb6c2384dd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: a82de6efeacffd3e795453a83d99094e1f369939 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:18:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TigerLakeFspPkg] Align TGL FSP size to 1MB under Release build

As per review and analysis align TGL FSP release build size to 1MB.
This ensures we have right amounts of buffer space for future needs

Hsd-es-id: 22011487059
Original commit date: Mon Sep 28 18:22:29 2020 -0700
Change-Id: I36c0ce468703ba34f4b679e745a8943493727f52
Original commit hash: 1fb1528cfaf839cc74dcbc870951e71fede4ced1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 7dd90e6e56ff4fc6d402db5b4856a044368f27da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:18:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3403_00

Hsd-es-id: no sighting
Original commit date: Wed Sep 30 15:01:00 2020 -0700
Change-Id: I35e8f7899eecf953a42f81d43858805709fe98e4
Original commit hash: 8fc6826a28af3ad7145cf54c0365a46707478066

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ae9d81150f4c4141b02ddccec8fc8da3a7820037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:18:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Sep 30 14:59:39 2020 -0700
Change-Id: I66316e873151f3db25d0664e863d52b2015a8a5b
Original commit hash: 2ce99b15769b047211309ead862e31598ba72b1d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7b6bae9990efa99c587c784f83a7fc7f8a53dce2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:18:34 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/GpioTableTglHPostMem: [TGL-H] I2C touch screen not functional

Issue: Locked pads block ACPI configuration of INT
- Unlocked INT and RST Pads for Touch Panel to be configured through ACPI depending on the selected mode IOAPIC vs GPIOINT

[Internal-only]:

Hsd-es-id: 16011738628
Original commit date: Fri Sep 25 01:41:45 2020 -0700
Change-Id: I440503f408e7d5ec0d6aeee43174229d09520cfc
Original commit hash: f67d39815e63a8547f8e11fa7a1d025d7839a734

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h

================================================================================ 
Commit: 62ed6cd8f17278afaba8ab30b1be6ba60b73a8bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:18:30 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.10.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Tue Sep 29 14:59:01 2020 +0800
Change-Id: I334b73305c776308710de281c3dfb42bd8490d99
Original commit hash: ab9d6c4d5332078539c5ae2f000a73fd7a5a8614

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f50009e585c74fe56e1c3c6fa77f05e25cda841 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:18:26 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Sep 30 07:41:38 2020 +0000
Original commit date: Wed Sep 30 07:41:38 2020 +0000
Original commit hash: f494cf94babc19b7db0d2bec51b804fceace02a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef7a8be4e463f06d68f13ec99ef18482e8c78973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:18:23 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL-C0][MRC][LP5] Add TGLU Type3 board support

[Issue/Feature Description]
TGL C0 will have Type3 RVP on 315 BGA package.

[Resolution]
Add RVP related code changes

Hsd-es-id: 14012322065
Original commit date: Thu Sep 24 16:48:29 2020 -0700
Change-Id: I6da1df5d77b55b0418e5fc5aea45b8decd61a50a
Original commit hash: 390f790295ed3f2e3ed264be047785b58669f9ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 25ef2f8bb94309add3dbbdef35316937b316b0d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:18:18 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Sep 30 02:38:10 2020 +0000
Original commit date: Wed Sep 30 02:38:10 2020 +0000
Change-Id: Idc065cb8c17026ffbab579f734d1e284038626c9
Original commit hash: 82a049cbd77632541dd180217fc94c70787ea197

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8fe72caeb3f5be45c5b3b8ee41312188c24e3fef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:18:14 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-U/Y] Update dcc samples formulas for different memory types

[Issue/Feature Description]
  Obsereve underrun or flicker issues with external displays
  Or fail to boot with the DDR4 single dimm config

[Resolution]
  Update the dcc samples formulas according to different memory types
  Reduce the DCC Samples value.

[Impacted Platform]
  DDR4 and LP5

Hsd-es-id: 14012557992
Original commit date: Thu Sep 24 09:34:54 2020 +0800
Change-Id: I5e0ca57495eb46a8eb5ef6588b4163b7696a4083
Original commit hash: 8f827490cfa14e4c1ae7e5a9a8d8d59b05c00c1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c

================================================================================ 
Commit: 5bbf574e2bd8e2f621fb23602130daa7956bb6c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:18:10 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 29 06:17:20 2020 +0000
Original commit date: Tue Sep 29 06:17:20 2020 +0000
Original commit hash: 39af1e6550d6851c7ded6dbb692f73127656fd98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c2dba59e9074381d41a143579fbb5cec271109cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:18:07 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC][DDDR4][LP4x] Remove LP5 specific checks related to VccDll/DCC.

Apply VccDll feed forward comp override fixes during frequency switch to LP4x.
Apply final DCC comp cycles to all memory technologies.

Hsd-es-id: 14012486193
Original commit date: Thu Sep 3 10:44:08 2020 -0700
Change-Id: If7048f4d216af4b3d445f8eaa9c5bdd67f04ec8f
Original commit hash: 9e72c3bfa5e8c40d91d6b0d925999b95eae2d1df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a243b6343cd033a989a2729e658ba72d06a9eb7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:18:02 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 29 05:55:47 2020 +0000
Original commit date: Tue Sep 29 05:55:47 2020 +0000
Original commit hash: 4c7de0015a04744b12c4ccae9e296a2cc2a1d6c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 375de2bd07605dbf2e247a200eac1b32b40c1682 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:17:58 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL U/Y][LP5] - LP5 has incorrect Ron values and sweep range

[Issue/Feature Description]
Currently, the LP5 Ron array in Lpddr5GetDimmOptParamValues() looks like this:
    Lpddr5DimmRonVals[] = { 240, 120, 80, 60, 48, 40 };
This does not match the LP5 JEDEC spec for MR3

[Resolution]
change the array to Lpddr5DimmRonVals[] = { 0, 240, 120, 80, 60, 48, 40 };
and modify the MrcDimmRonTraining() to adapt this new array

[Impacted Platform]
TGL U/Y

Hsd-es-id: 22011444364
Original commit date: Fri Sep 25 09:04:22 2020 +0800
Change-Id: Iecf6cccec08eac7d6a9ce4ca883575fc9d44370a
Original commit hash: 4e0c272252191136d9338869f21d78c75bf61aa1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 3d2205a365903f97e74c3b9a4a8979098bc80a2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:17:53 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sun Sep 27 06:36:38 2020 +0000
Original commit date: Sun Sep 27 06:36:38 2020 +0000
Original commit hash: 21c89fc57c763c8e5fc610fe131f5269940a105d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f9eafb6e68308895992b0b753cfeeef1b72b4a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:17:46 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 25 13:39:26 2020 +0800
Original commit date: Fri Sep 25 13:39:26 2020 +0800
Change-Id: I517875a8a06980cda2379e6807355bb2fc6c103d
Original commit hash: 815d675f7785a6867898ff11404bf6769f7a36e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b10b0facdb0d25aabcb9515f59690e86e1f61a1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:17:42 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/memoryInit/TGL: update minibios ucode for b0/p0

Hsd-es-id: N/A
Original commit date: Fri Sep 25 13:27:37 2020 +0800
Change-Id: I51eae0d1f877417793af18f80b3e57120b52204b
Original commit hash: 41421e1aaab6ac845a7c00980127fbb6463c311b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_0000005a.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000064.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_00000038.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_00000040.inc

================================================================================ 
Commit: 1c4b765b6e50d1021c4dc1bff87806144cc3f5a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:17:37 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.9.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Fri Sep 25 13:09:24 2020 +0800
Change-Id: I20dcbfd4e493b729cb92487e10c2a4573b62c165
Original commit hash: 2834549082cdd5b841c17fd77d667be346625522

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 34973490a0e404089399d14d0d37f634eeddf586 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:17:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3402_00

Hsd-es-id: no sighting
Original commit date: Tue Sep 29 13:50:40 2020 -0700
Change-Id: I5054465c9c3d44ecb2d99742cdf899637ff27106
Original commit hash: d38b808df0b74ad2d5a1870c1d5f24ee37a96982

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 27d1496fab0b848175b25a8fb5e126d1441ce44a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:17:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Sep 29 13:50:18 2020 -0700
Change-Id: Id52a74ab5acc37257be836d60efaf2ee65919117
Original commit hash: 831435d9190acfa3986f2d180dd0839c95bca6d1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d467feffb37edeeb11066d35dcde8843d27e8b77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:17:20 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkgConfig: Disable OCR Feature by default

Disable One Click Recovery Feacture by default while Debugging
when disabling Managability Feature Selection cause exception

Hsd-es-id: 16011837080
Original commit date: Mon Sep 28 17:17:25 2020 -0700
Change-Id: I8d9edce69db57c3d859bee0eb237d7b83e66081c
Original commit hash: 4ad2f9d1293e492d535c482a3b1e25f994a75332

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgConfig.dsc

================================================================================ 
Commit: 63517626129c37d2e4b3c6b266a13960b7c29853 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:17:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Align FWSTS6 definitions with ME BWG specification

Resolution: Correct FWSTS6 bit 10:21 definition.
Impacted: All TGL platforms.

Hsd-es-id: 1508358856
Original commit date: Fri Sep 18 12:34:46 2020 +0800
Change-Id: I950cd048ed4c777c7d05d1eb2927e69f03361f65
Original commit hash: d04e523107620e938a5f75d31a0d61bcacf5b600

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/HeciRegs.h

================================================================================ 
Commit: 4c93847aee0c5f4a3a7e802501c39a3f9fa59514 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:17:12 2020 -0700 
-------------------------------------------------------------------------------- 
Tboot restarts while waking from sleep with DTPM
- BIOS clears Temp Gfx BARs to 0 value during End Of Pei call which can be skipped for S3 resume case.

Hsd-es-id: 16010809864
Original commit date: Tue Sep 22 15:04:21 2020 +0530
Change-Id: I34dfb5a67101593568954ec6f9fa2e113fceb3cf
Original commit hash: c692dcc707ada64156f2339d5e97dff4f1564e1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 7e43022c2ee38eac33d4a64ed71f5b07ac1114c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:17:07 2020 -0700 
-------------------------------------------------------------------------------- 
Update to TigerLake B0 Unified (uCode+Punit) Production Patch 0x66

Hsd-es-id: 14012605709
Original commit date: Mon Sep 28 12:34:03 2020 -0700
Change-Id: I5e784657606724f3435e581215b98ce6420b49b1
Original commit hash: 61b1e1d27c48e29a4f57ed93fdcff7af8f457ce3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 4f5a01deef0a8f1767592c80f2dd04f8f83c7ad3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:17:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3401_00

Hsd-es-id: no sighting
Original commit date: Mon Sep 28 12:37:50 2020 -0700
Change-Id: I9533b70a2c62732f589a82e473a3a818e9b219eb
Original commit hash: 66a6c00d065b43f7f6927309e7f9e765582cf967

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fc1f4526f50b6bdae4dc91054b5179603a86aca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:16:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Sep 28 12:37:24 2020 -0700
Change-Id: Ibc752fbc70d4a732f6ed58f946f06ca444b7dab4
Original commit hash: 822ddeb14af8d45c4be9d1496e9cb1e5b8879e87

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: bc62f513e232f84f74a2a7839d0590266b23f2d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:16:54 2020 -0700 
-------------------------------------------------------------------------------- 
ConfigPatchTable: Change BIOS default setting for low power S0 idle

Update default setting for low power S0 idle

Hsd-es-id: 14012512652
Original commit date: Thu Sep 17 12:34:24 2020 -0700
Change-Id: Ideafdc21cf1265e776115635c45956dc32464e0c
Original commit hash: 541d0dd8b7d74cfc86620e3950f0271c3fbdb6d0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 74803ff81265772f31763673b5abb916f2b46b63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:16:50 2020 -0700 
-------------------------------------------------------------------------------- 
TGL UY C0/TGL SH R0 only- Need update to Chipset Init for Power On ( for Both PCIe X4/16 & DMI X8 families) - Part 2
Add stepping check

Hsd-es-id: 14012557913
Original commit date: Mon Sep 28 12:58:12 2020 +0530
Change-Id: I9de53df074c5221fadab7560602c21c8fc2b52b6
Original commit hash: d2ff4fc7fbeb3d8fef132082291ff815f8c75696

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/Library/PeiDxeSmmCpuDmiInfoFruLib/CpuDmiInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuDmiInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h

================================================================================ 
Commit: bf55a3e12b2b1897ba84cb7bef0ac410ce3f41a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:16:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3397_00

Hsd-es-id: no sighting
Original commit date: Sun Sep 27 14:45:24 2020 -0700
Change-Id: I347d90406b75e3e48a867006dc52490bd7244d33
Original commit hash: 19f009a34ca7dec03a78826a75864d78bd898586

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9ad3bdd6ebcab46f724fef31ccfaa7c0e07e4c6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:16:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Sep 27 10:52:37 2020 -0700
Change-Id: If689c6523ee682894fcd47c1a74891cc85816d73
Original commit hash: d336989c6a3955aa99df33b4181fc5e69e157ca1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 287a6e1698a175e6b6ddf05576cb16a5fe7e516a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:16:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Sep 26 14:16:45 2020 -0700
Change-Id: Ia444fab60082a03402cc3e392bb902681c14a7c1
Original commit hash: bbe04197a5a86ded5a66af0c124ecb2534f97a63

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a1d57d240bd823d43732f5e08661d14b85c0d68d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:16:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3396_00

Hsd-es-id: no sighting
Original commit date: Sat Sep 26 14:16:48 2020 -0700
Change-Id: I367571eaedb513d0cd4a27010fab8a4710431222
Original commit hash: a45a50c3ea6ccb8cc0d62bdc8078131df900677c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f80ff2373b0c3a34a5cf023166f1619c74f10674 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:16:29 2020 -0700 
-------------------------------------------------------------------------------- 
OverClocking: [TGL][OC] BIOS - Remove XTU Interface Feature

Hide XTU Interface option for requirement

Hsd-es-id: 22011429216
Original commit date: Wed Sep 23 17:22:11 2020 +0800
Change-Id: Ice62cf000abbe5ce388bcfa537936da099815844
Original commit hash: 1137a19bf9de6d79b87b05db5a8836f282bf3ed5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: f6a27287732297f1050faa994979780b46a857b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:16:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3395_00

Hsd-es-id: no sighting
Original commit date: Fri Sep 25 13:21:08 2020 -0700
Change-Id: I52acf1322da4a0944538a7b79e573518421edc3b
Original commit hash: 63361e19738c850582c469cebd932028d50a6e58

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 22184b926693b693ecddbfedca51aa389bfb6912 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:16:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Sep 25 13:20:39 2020 -0700
Change-Id: Iadb20119e866081c45db38f82d3f4f1c09a3ff06
Original commit hash: ac655b76980718f6b3130dc15aa72f266f8f9af6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: cc9c1ab94adf1df2aa6f0785a2bbbe0dc254737b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:16:15 2020 -0700 
-------------------------------------------------------------------------------- 
Klockwork System Agent Issues seen with Tigerlake-Master build 3392.01

Hsd-es-id: 22011461857
Original commit date: Fri Sep 25 00:38:22 2020 +0530
Change-Id: Iebf878d9c831d067729990f68620438e96358d7c
Original commit hash: 83a7874c282f342b4c47c3aa9c4d5b29b95655e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: c904db33592dbd8172a9a1c8cb75cdea898c79c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:16:11 2020 -0700 
-------------------------------------------------------------------------------- 
Package/Module: (PCH documentation bug) Change ACPI LPIT entry for TGL-H SLP-S0 residency counter (FE00193C) frequency to 8197 to match TGL-LP

Modified ACPI LPIT entry for TGL-H SLP-S0 residency counter (FE00193C) frequency to 8197 to match TGL-LP

Hsd-es-id: 14012559474
Original commit date: Wed Sep 23 16:09:39 2020 -0700
Change-Id: Ib99adec85e729c13952db2dcc73e5e369af19d52
Original commit hash: c72e0fad1bb9e94ed883275b1cbcec7f482d8d35

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c

================================================================================ 
Commit: ee24537b30bd531506a5515030a380bf2d5d7cbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:16:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-UP3] Infinite loop in Out8042AuxCommand() if KBC returned Resend

Infinite loop in Out8042AuxCommand() if KBC returned Resend.
Logic design error.

Hsd-es-id: 1508363262
Original commit date: Tue Sep 22 16:37:08 2020 +0800
Change-Id: I30c92e7fb5bbb49d15d3fd291b7b8b598d03ecf7
Original commit hash: 156d657aaaeec60335793476211fc0aad44f15b5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 7ddbe5ed2154b2c34f34f5d19578495203aa3eb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:16:03 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake/Board:  LID action option is not present in power option at OS

Set TGL U LPDDR5 T4 RVP platformFlavor to FlavorMobile.

Hsd-es-id: 16011780477
Original commit date: Wed Sep 23 15:37:07 2020 +0800
Change-Id: I61426b7f398e828e9558931574755101b2487b7d
Original commit hash: 83927ffc47f4b0e1b70ddd88b6460348c58ff9b9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: cf1238c3f84db8ab88d2e4f4ef3061011e0de7c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:16:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3394_01

Hsd-es-id: no sighting
Original commit date: Thu Sep 24 17:14:52 2020 -0700
Change-Id: Id4de48f04734b5d8a8c7b1fba8c881ba1fd8ba95
Original commit hash: 5d2a36bfbc1bc4f44d26c6aa9827e5e1a844db20

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0d946187a33366bb657928c0066c17b9461376c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:15:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Sep 24 17:07:40 2020 -0700
Change-Id: Ia7343e59efb4cfaa301772ed0e0f6c42be29fb9a
Original commit hash: 496b1b93e4f3164663fe0c54776fab8dcac83fe1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 57ffed2f335f6bae311fa659708078ce204b64c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:15:52 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.8.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Tue Sep 22 16:40:57 2020 +0800
Change-Id: Icdb4c202c2adf24c63074467fb051bfdaed4f3fb
Original commit hash: 1998edae03126660cf1dbb5f7d76e6bd0088e31c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 20f28c39f3c3d5098270f76771f3053ea92c3902 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:15:48 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Sep 24 06:02:22 2020 +0000
Original commit date: Thu Sep 24 06:02:22 2020 +0000
Original commit hash: 1826c0ca6903c96b07e0a48ca26a84f1a61516dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 34479ca9fda0cb34a713899f8c95fd609368d057 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:15:44 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-U/Y] Undo the MRC 1.0.7.6 changes on DDR4

[Issue/Feature Description]
  Withe the MRC 1.0.7.6, some DDR4 config with single DIMM fail to boot

Original commit date: Tue Sep 22 19:14:46 2020 -0700
Change-Id: Ib56f09d69eaa12ade6e30f32b8550012fcb50909
Original commit hash: d3a6fdac661ea6b7d6aec0349cd8417a9392c31f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: a57ca7b82b1185b595e2b5a96e95d58ed189a2ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:15:40 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 22 06:56:52 2020 +0000
Original commit date: Tue Sep 22 06:56:52 2020 +0000
Original commit hash: 7658438504baf074cc8a95bf36c389b7055e855b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f8d8cf1f34121f8789a7a2e646c8efe352906d90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:15:36 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Add mechanism for IBECC Error Injection

IBECC Error Injection is prohibited if:
  IBECC debug_pg_cp register BIT4 is not set
  Bootguard Profile 4 or 5 is running
  End Of Manufacturing Fuse is set
  BIOS knob to toggle IBECC Error Injection is disabled

Hsd-es-id: 14010416476
Original commit date: Thu Sep 24 16:43:44 2020 -0700
Change-Id: I9ba62f2945446339bc4189001f403d6ded1efeff
Original commit hash: 968ccd6bf82ff74ba3913d5576d628802056ec0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: e4955db373afd1d8b3f7a5cd2f4c164946131e2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:15:31 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 22 06:41:39 2020 +0000
Original commit date: Tue Sep 22 06:41:39 2020 +0000
Original commit hash: 17fbc95352a09edbd1e2e3842b87233f30b3e983

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: be1ace9bdef1b4bf0dddfe9e5598929baec959bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:15:27 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit: [TGL][MRC} Remove limiting to 1 DPC under embedded flag

- the code was inherited from previous projects which were meant for 1 DPC
- inapplicable for IOTG projects moving forward including TGL

Hsd-es-id: 22011429709
Original commit date: Fri Sep 18 17:28:31 2020 +0800
Change-Id: I25880cfeabd356c5aaa89bf892507699b20e813a
Original commit hash: 092d1a52cb4fc7e98136faf26459c32dbb951dac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: ad2923f6f65fdcba1f128406aca01505f1169ec2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:15:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 22 05:52:11 2020 +0000
Original commit date: Tue Sep 22 05:52:11 2020 +0000
Original commit hash: f3c2b3d7cad1d28c4a2f3ce4954d060752f7e1a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 39a954b39883bc9695a84eea880c3984a43c1e6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:15:20 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-U/Y] Screen flicker with connecting two external monitors.

[Issue/Feature Description]
  Screen flicker occurs with additional externl monitor and dual rank memory.

[Resolution]
  Reduce the delay of pckgc switching by increasing the DCC Samples

[Impacted Platform]
  All TGL

[internal-only]:

Hsd-es-id: 16011598328
Original commit date: Thu Sep 17 13:36:45 2020 -0700
Change-Id: Ifa0d73bae6f535392b4d9071d19e4ede5b253102
Original commit hash: 83eb02eca1543999f247f825d526c9e374632111

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c

================================================================================ 
Commit: 6f058d28af00fb08b4b4996d1c5e18dfbe1a886a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:15:16 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 22 03:51:19 2020 +0000
Original commit date: Tue Sep 22 03:51:19 2020 +0000
Original commit hash: 222cf2418e014e5380318c89d4023279b8ce749e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2cb364c327a34df5db9a8fc07b1f81d7a359227d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:15:12 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-H] revert the WA for DDRIOTIMEOUT (undo ackoffset = 0)

[Issue/Feature Description]
The WA to set ackoffset =1 is no longer needed due to PCode update.

[Resolution]
revert the MRC 9.6.1 changes for DDRIOTIMEOUT Undo ackoffset = 0

[Affected Platforms]
TGL-H only

Hsd-es-id: 14012451773
Original commit date: Thu Aug 20 09:54:29 2020 +0800
Change-Id: I0d29ae1ff41215669a0159c5e74dd3a2ac9c02c9
Original commit hash: 240903dfb462ce26c39a7f38faf7667f08834082

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 82edec33ba6ef13e040eeadbda1e84a0553376bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:15:08 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Sep 19 01:09:16 2020 +0000
Original commit date: Sat Sep 19 01:09:16 2020 +0000
Original commit hash: d785833c2a49679f570b48f585ed4db0178b3114

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 58372970723c0121c67ae258de427906a4e67b71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:15:04 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl[TGL][MRC][LP5] Final change for Write0
Issue:
  We need to set PHY registers but not touch MC registers and device MR21 (see HSD-ES for details)
Change:
  Enable Write0 oprion
  Comment out MC registers and device MR21 setting for future use

Hsd-es-id: 14012411452
Original commit date: Fri Aug 28 17:17:58 2020 -0700
Change-Id: Ie8aabe1ab85e5c53e43bcfa71a64000534363d0b
Original commit hash: 68c9c531a089e7048fcc870d6399533ad4c99c05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 2f90de717de6bd46a3f64f8ee04e49a68165d34e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:14:59 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 18 20:29:06 2020 +0000
Original commit date: Fri Sep 18 20:29:06 2020 +0000
Original commit hash: 8f6eae846b343d3b619f49dc0aef3a498b0ca083

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e333013e178cf7c7409f4ad522fa3a0da529e9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:14:55 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/IpBlock/MemoryInit/Tgl:[TGL][MRC][LP5]  Adding TxVref saturation to WriteVoltageCentering2D
Issue:
    We are missing TxVref saturation in 2D training
Root cause:
    It has not being added
Fix:
    When we get centered TxVref value, saturate it if exceeds 225 mv
    Also use INT16 insead of INT32 since INT16 size is [-32,768 to 32,767]	more than enough for voltage

Hsd-es-id: 14012488049
Original commit date: Tue Aug 25 17:43:53 2020 -0700
Change-Id: I36e43bb97bb235a5f387b4a977a0014e749894f5
Original commit hash: 65ed47045ef5b9442c2fc5d08753c9b4eb5f3047

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: e90ec600e94bd0861bf83faa2f0b4ceca8a37409 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:14:51 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 18 05:47:56 2020 +0000
Original commit date: Fri Sep 18 05:47:56 2020 +0000
Original commit hash: b92fd43ffa721437767b2486a02607699e2ed10c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b7ecdc639d24ec534f224d2f6c97364942555f0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:14:48 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL][MRC] Read and write FSM registers in Jedecinit LP5 FastBoot
Issue:
    We are observing a hang in fullbios fastflow when SAGV is enabled
Rootcause:
    FSM registers are being regonfigured during JEDEC Reset and don't match the saved cold boot values
Solution:
    We read FSM registers before JEDEC Reset on fast flow and write them after

Hsd-es-id: 22011366963
Original commit date: Tue Sep 8 13:08:23 2020 -0700
Change-Id: I2659fa47b855e4d5dfea946110a63135edf4eaf7
Original commit hash: f1bfd88bbd20c84e6aaf8395b12d5f2def25c19c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: d31436e9508bd4d61258e27b939004ae7422c0be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:14:44 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Sep 10 17:06:59 2020 +0000
Original commit date: Thu Sep 10 17:06:59 2020 +0000
Original commit hash: 1363b7305d9681426bda412ffda90fdc04cb0f13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8d8b5ceb92e343f9bc98b5a3cc052e7b0a2b35b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:14:40 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL][MRC][LP5][LP4] Retraining enable and set MRS.FSM.CTL.do_dq_osc_start = 1

[Issue/Feature Description]
    We are observing a hang during the cold boot when both SAGV and retraining are enabled.
[Root cause]
    Base in HW arch input if  do_dq_osc_start bit is not set, then MC will not do the retraining as part of the SAGV exit flow.
[Resolution]
    Set MRS.FSM.CTL.do_dq_osc_start = 1 and enable retraining
[Impacted Platform]
    TGL-Y, TGL-U

Hsd-es-id: 14012434505
Original commit date: Tue Sep 8 12:18:15 2020 -0700
Change-Id: I307d6b48a57f11a375009a6af1655b18f6485afe
Original commit hash: 78bd2d4dd24d6943e542788bef309044bde73708

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 4847450f62bab133e670d5c0aff7ad28012c12be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:14:36 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.7.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Wed Sep 9 13:14:04 2020 +0800
Change-Id: Ifd87b9483d9695528e99b391156a2c6b737a8042
Original commit hash: 7cb2c2dd723c15d711aa2cb6e122ab7900696e0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1fb0ab65f113ef17549cbb855d8c643322ece1e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:14:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TGLH][TGP][OC] BIOS displaying incorrect Values in Lower Section of BIOS Memory OC Menu

Removed "QCLK Odd Ratio" setup menu as its not required for TGL

Hsd-es-id: 22011317906
Original commit date: Wed Sep 16 15:11:56 2020 +0530
Change-Id: If9f590f517e8fc1a63ca6021a457a0d88c52d156
Original commit hash: f37ba020bc47e52060063e65caf9a5a7b4b18146

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 207d075bb77d40954565f6419a4076668c9021d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:14:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Updating SA_SETUP revision according to the variables added

Hsd-es-id: 22011445275
Original commit date: Thu Sep 24 17:00:46 2020 +0530
Change-Id: I1c747443f14483d81f024559a438f95ed3cbc4f6
Original commit hash: 2622a6b02b06075284d786e3154bcedcaebdf201

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 0956cb0fc90cb81e8b888c4c27fc4255a7d4b76e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:14:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3394_00

Hsd-es-id: no sighting
Original commit date: Thu Sep 24 13:24:05 2020 -0700
Change-Id: I84ee0ead53c85c7bcc392a8bc528257c02f40946
Original commit hash: 3402a77bee320df7246f2c278525536f2930b528

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4d261135814af9c04a77f40cb103588a6923f5e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:14:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Sep 24 13:23:45 2020 -0700
Change-Id: Idafd7abeb62e979412cc70cb2a4f5580ad514946
Original commit hash: f4916f623b0b53bcf9fcdb333628a6446a502870

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d63da420204f2caaa9049efe3b000194508695eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:14:14 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "Passing BIOS debug settings as the Debug token payload"

This reverts commit 134c9b7bf594d7a31851f2646512d44d4c7f1d82.

Original commit date: Thu Sep 24 10:52:55 2020 -0700
Change-Id: Ib9030c274f97181e8666d76ce31256013b78f2c9
Original commit hash: a525c93b5662a0e26f4fb76a19cfbfba02ed76fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/DebugTokenDataHob.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/DebugSetup.c
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr
TigerLakePlatSamplePkg/Setup/DebugSetup.uni
TigerLakePlatSamplePkg/Setup/HiiConfigAccess.c
TigerLakePlatSamplePkg/Setup/Setup.c
TigerLakePlatSamplePkg/Setup/Setup.inf
TigerLakePlatSamplePkg/Setup/SetupId.h
TigerLakePlatSamplePkg/Setup/SetupPrivate.h

================================================================================ 
Commit: 38f9a8d7d350c703044031a521c32391c9ead094 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:14:09 2020 -0700 
-------------------------------------------------------------------------------- 
Updated Microcode patch for P0 Unified (uCode+Punit) Production Patch 0x40

Hsd-es-id: 14012559502
Original commit date: Thu Sep 24 10:19:38 2020 -0700
Change-Id: I2126756abbd53fb164f593827bd1a89b51ffa6e1
Original commit hash: 0bdee58606ab8a4362a95dc0583a22d08f733501

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e65fef20d7537f1389783cc448f876077f8e72f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:14:05 2020 -0700 
-------------------------------------------------------------------------------- 
TGL UY C0/TGL SH R0 only- Need update to Chipset Init for Power On ( for Both PCIe X4/16 & DMI X8 families)

Hsd-es-id: 14012557913
Original commit date: Thu Sep 24 17:40:03 2020 +0530
Change-Id: Iadca114cc4cfb4d986aa51643cecb6d6674c97ae
Original commit hash: facbc73d9fb0d776d1e3857a0edab33b344ae53a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: c151b965b92d49db5952846806740b117d20a3c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:14:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Adjust FSP flash map to carge out 4KB space from FSPM towards FSPS

Hsd-es-id: 1508365948
Original commit date: Sun Sep 20 14:39:34 2020 +0530
Change-Id: I23dfe9a86199c0a7bca7b3fc2db88b2a6a26317e
Original commit hash: b7793102e738d28ad04b6f426ac3c7c171b8cef2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: c1c86203e5c127f5df3ea707797c136b0563b5c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:13:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3393_00

Hsd-es-id: no sighting
Original commit date: Wed Sep 23 15:02:11 2020 -0700
Change-Id: I0cb84564624fe853f804c8abb3e30b2f4ed88bf7
Original commit hash: 9df4629fd58fe9b85916cf4602c5c5fe40908f5d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 71a71e33e368ddf6d02132aaacb721cd3e7afdee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:13:55 2020 -0700 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: Disable ECC on USB on TGP-H

Based on latest (rev33) recommendations for xHCI programming BIOS is now
disabling RF ECC check/reporting in xHCI on TGP-H.

Hsd-es-id: 18012690847
Original commit date: Fri Aug 21 16:00:43 2020 +0200
Change-Id: Ic372cd19f1f55cf7b165eaf8a82cf9371f01706b
Original commit hash: ea4dc6c3c7c50a32450540ec75a7b50cb6aa3e55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: ccf0989fa6a2e6f2a0035c688c04fd3229a67769 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:13:51 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: Legacy TM Trip points enabled when DTT trip points are enabled

Added Notify call for Thermal Zone 0, notify OSPM that trip-points have changed for Legacy TM.
The OSPM might trigger Legacy TM trip-points for Active/Passive/Critical Policies even
if DTT is enabled and its trip-points are active.

Hsd-es-id: 14012504231
Original commit date: Thu Sep 17 15:54:15 2020 -0700
Change-Id: I4b956a1542102f3080d69d814df842bd0f940fac
Original commit hash: 47c866e6ebf2f1ef9f8c871ef7b7f3240ee189fd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl

================================================================================ 
Commit: 755ca0a61024990263c064c7b7287cb1f130b43d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:13:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Sep 23 10:55:57 2020 -0700
Change-Id: I73920d0993aa329ddd0ad335fee53d27da6e42c0
Original commit hash: 6457fce1bfb955687c8d3787fc40c47a187a3272

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4f28ab77115808163ccc27dd28d059a673025ee7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:13:43 2020 -0700 
-------------------------------------------------------------------------------- 
[D12+] BIOS programming for Audio Link -- 8T mode, pull-in 0, analog IO settings

Program 8T mode by default in display audio codec and pch audio controller.
Program 0 pull-in clocks in display audio AUD_FREQ_CNTL register
Program analog audio IO settings in AUDIO_PIN_BUF_CTL and UTIL_PIN_BUF_CTL added from https://git-amr-7.devtools.intel.com/gerrit/#/c/92500/

Hsd-es-id: 14012267168
Original commit date: Thu Aug 6 17:17:49 2020 -0700
Change-Id: Ic0bd21b5360c2df7cfcf3b063f4bc5ea9f0c20fa
Original commit hash: 4f4085356e1359c7cd0dc3e4139e7584455b1a66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 4ac22c0be3a69eb4535b6e63d9e814cdad9e4be8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:13:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][Fujitsu] Display Audio codec can't be accessed

Fixed delay programming sequence per b-spec requirement

Hsd-es-id: 22011455841
Original commit date: Wed Aug 12 21:56:33 2020 -0700
Change-Id: Ie1c213e619581d01439c436288d06c333429b2b2
Original commit hash: ac5ea172a44211a9cf6696b09c08b5c26bcdb28d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 2133bff967aaaabc1552b9c494876859f27fd181 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:13:33 2020 -0700 
-------------------------------------------------------------------------------- 
Passing BIOS debug settings as the Debug token payload

1. Add CSME Get Token HECI command
2. Get Token and override debug policies in pre mem.
3. Reflect token overriden values in setup menu.

Original commit date: Mon Sep 21 11:39:39 2020 +0800
Change-Id: Ifc0dcd473799515c886604c31a832052c514d27f
Original commit hash: 134c9b7bf594d7a31851f2646512d44d4c7f1d82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/DebugTokenDataHob.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/DebugSetup.c
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr
TigerLakePlatSamplePkg/Setup/DebugSetup.uni
TigerLakePlatSamplePkg/Setup/HiiConfigAccess.c
TigerLakePlatSamplePkg/Setup/Setup.c
TigerLakePlatSamplePkg/Setup/Setup.inf
TigerLakePlatSamplePkg/Setup/SetupId.h
TigerLakePlatSamplePkg/Setup/SetupPrivate.h

================================================================================ 
Commit: f11a26dd5c833065a878a9b1a0a4fc81bbbb1b97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:13:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3392_01

Hsd-es-id: no sighting
Original commit date: Tue Sep 22 19:40:44 2020 -0700
Change-Id: Ic9a8df677543a7a2291e04531a477f55720ed536
Original commit hash: ad76928a11236dfa87ab2faa720c64fa601652ce

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7dd8028ae19f1ce03dd4c5272143c97dbd8a86e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:13:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Sep 22 19:35:45 2020 -0700
Change-Id: I82393c56b19088be31b29a17da0cc9b861a44f75
Original commit hash: 75710962a9b82b9fabb40c3968614173a8a1859d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d9f491b8a94ff37d6390b72a9b08353d790431bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:13:20 2020 -0700 
-------------------------------------------------------------------------------- 
Update to TigerLake B0 Unified (uCode+Punit) Production Patch 0x64

Hsd-es-id: 22011453562
Original commit date: Tue Sep 22 18:20:54 2020 -0700
Change-Id: I14094d3da9a45f33237dadb0ee28c9e6a4557ca4
Original commit hash: b961d96b905600a6b7aed0603f82b66d5b089257

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 68afe838df26edb302351d35ec3fdc6179c4615d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:13:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL_U AEP DG1] Update GPIO programming for Camera

Updated GPIO pins for camera support

Hsd-es-id: 16011755210
Original commit date: Mon Sep 14 08:43:31 2020 +0530
Change-Id: I0ca9e6c703f71e1e56dc3e7855ff00cd56ffc8d1
Original commit hash: c5e7d022a27524df14377abead17597486c649c7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h

================================================================================ 
Commit: 5763bb67257c53e28db0d3cd7266ead87a3c2aae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:13:12 2020 -0700 
-------------------------------------------------------------------------------- 
Updated Microcode patch for P0 Unified (uCode+Punit) Production Patch 0x3e

Hsd-es-id: 14012505279
Original commit date: Tue Sep 22 11:17:21 2020 -0700
Change-Id: Iad152ff688fa888d3d5f0517069a66c48fc5fcb3
Original commit hash: cb6044029d3979e6705411c800180d93b77f1f9e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 40d442cf44dd4a48269e411f0c643a04d6081da0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:13:08 2020 -0700 
-------------------------------------------------------------------------------- 
ClientoneSilicone\SerialIo\I2C: I2C Touch Panel Hang

- I2C does not finish transfer correctly when Touch Panel is not connected
-- Fixed by adding FinishedTransfer flow during Read Timeout

[internal-only]:

Hsd-es-id: 1508357295
Original commit date: Mon Sep 21 01:59:08 2020 -0700
Change-Id: I1239abd14775b9f3c358ef3128fa5247273ecbb7
Original commit hash: 38132c46a7a1e982aea14a285bfde1bfb6c60aed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c

================================================================================ 
Commit: 33af91c0bfe3c1269bab1f624fe21c32ec2f4779 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:13:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3392_00

Hsd-es-id: no sighting
Original commit date: Tue Sep 22 11:46:13 2020 -0700
Change-Id: I3f9608871254f7f6aff4484defd6de1f2709b1dc
Original commit hash: bf11c4d4610608ba9558fc9db0a5a01a4c2cdf60

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4599b7839bfa87f3e44f1aa57cee683b6724b7a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:13:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Sep 22 11:45:51 2020 -0700
Change-Id: If0fae65a20eaaad79cc464482ff0c5748eef59f0
Original commit hash: e2383f5704da214d32ababfaafae0e5bf851abe5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3eb011e9a53405f9abdc1a34cff085a0adddba18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:12:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL_UP3] The value of the "SLP S0 RESIDENCY" isn't increased after put system into Modern Standby at least 15 minutes(SIO1908655)

- Resolved PC10 not reaching issue caused by duplicated MCH BAR OperationRegion declare with TCSS but different contents.

[internal-only]:

Hsd-es-id: 22011381178
Original commit date: Mon Sep 21 14:03:27 2020 +0800
Change-Id: I2e8a17d68b864559b69f442c97903ae03ba21d8a
Original commit hash: 1f6529e9b4e19e653ea52219e0a788f4b4328c3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Ctdp.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl

================================================================================ 
Commit: 891a1ba12c58726b993c202d231f62f933d9f2d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:12:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] Fix specific physical core disable issue.

This patch is to fix the specific physical core disable issue.
The issue was caused by the incorrect mailbox type and the lost
of strap bit [4:1] setting.

Hsd-es-id: 22010623064
Original commit date: Thu Aug 20 11:12:42 2020 +0800
Change-Id: I0516b7511b4c0fd07591c1fac18688cb7b060cbc
Original commit hash: bb44ddaf71bab8216cad14997560880d8d789f33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: b4fb4b3301885d77237ecd18ef5ad5bb5da9ed1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:12:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][TGL-UP3][OEMx] System is not able to boot to WinOS while PCIe NVMe storage which is connect to PEG port

Hsd-es-id: 1508341396
Original commit date: Mon Sep 14 15:20:01 2020 +0530
Change-Id: Ic5da4ba535fd78452cc62f7ac8b34b1ddd352127
Original commit hash: 596da8a082a3a55acecc7d22642fda320e65afb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 0fa661cd92dea22143cd8ff6d8c7c92c84e616d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:12:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H-P0][PO][Bifurcation] When PEG12 device only connected(PEG10/PEG11=NDA), PEG12 Gen3 is not trained

IOM Mailbox commands are not working without TCSS initialization, so moving TcssInit before PEG controller initialization

Hsd-es-id: 22010894200
Original commit date: Wed Aug 26 15:51:56 2020 +0530
Change-Id: I7dcf8d2b07903e0e4d9521022a32f7d99e4507ac
Original commit hash: df9d5a4a6fde7e372098a9612a08125d5695281f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/CpuPcieInitCommon.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/CpuSbiAccessLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 95ce789fc1f927dca3f6bce89dc766d4ebc544d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:12:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][PCIe] PEG11 and PEG12 are disabled during boot [BIOS disabled PEG11/PEG12 based on PEG10 RPC] - new register solution for R0 stepping

Hsd-es-id: 16011757352
Original commit date: Fri Sep 11 15:53:40 2020 +0530
Change-Id: I76dfca916ae0c94d33dddff8cd7fdaeb4cb463a0
Original commit hash: 5da91bd047e19eb47439b12e5bc1c297c8713f01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 3449293c90fc588b9edcbd5f387089db48cd9f4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:12:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U] [Regression] BSOD (ACPI BIOS ERROR) occurs when ACPI D3Cold support is disabled in BIOS

Added global D3cold check for exposing RAID PowerResource
Modified the global D3cold check to not to expose the PRx method completely instead of returning empty package

Hsd-es-id: 18012980284
Original commit date: Fri Sep 18 15:09:17 2020 -0700
Change-Id: I2c5e85edc31828ea108b888f0b2e32dab2f8c86a
Original commit hash: 3ffaa2ba7e4a17994c6b3511d955518742fcd64a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: eb2720951c82772a59eda096159d4ec7825f6c5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:12:34 2020 -0700 
-------------------------------------------------------------------------------- 
Added Microcode patch for R0 Unified (uCode+Punit) Production Patch 0x02

Removed TGL Ax patch and added TGL R0 patch.

Hsd-es-id: 22011440698,14012523197
Original commit date: Sun Sep 20 16:33:05 2020 -0700
Change-Id: Iae8a5b45bf47d02e5827b302b8e7d5eda3f02986
Original commit hash: f247be758693f46e33d685105c980ae026ee42a3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a14b79c896a2160c7c8f520358f1b92503a5a58f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:12:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3391_00

Hsd-es-id: no sighting
Original commit date: Mon Sep 21 13:13:28 2020 -0700
Change-Id: I5cae50b658c9aa94c59c135a454047b31a9f618e
Original commit hash: 33185d70515522a2decc9ce5cd665622c40a37b6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4908599069639bd09a454f9f55117d9986ecfd0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:12:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Sep 21 13:13:04 2020 -0700
Change-Id: If10e5598f89daedb4e02804a89adc743364fd13c
Original commit hash: 2a720972ede5706cee4152677d9250ab374db06f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2e869baab5bcbee5f6bd6cf60d73cd2dfa481f37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:12:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][CAVS] Requirement to deassert LFLCS in BIOS due to HW limitation in-compliant to CAVS IP Specifications

Several lines of description for the change.

Hsd-es-id: 14012205889
Original commit date: Sun May 24 23:20:15 2020 -0700
Change-Id: I53d50842238d8aacda251a7e0fdacf9638713df3
Original commit hash: 1cf6cd1a4ff549f6b53818a02a18d861340b7435

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: ce0ed606ddd21df19b2d1ba6073659d6c8e52d72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:12:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U][PEG] PresetCoeffSelection default value is not correct in RC

Hsd-es-id: 16011799552
Original commit date: Mon Sep 21 14:00:04 2020 +0530
Change-Id: Ic06f8e22eb2af81caeaf5caa559fa15a80d9f3b2
Original commit hash: a5e8012b42b44f75a5f832b9bf382124fcdd0050

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: e29fb49958ffbe5dc8acbd7a1d394acb1b194368 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:12:15 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/OneClickRecovery: Fix OCR Klockwork errors

1. checking if current boot option was OCR, was comparing with wrong max string length
2. adding oem pba, checking parameters would only fail if both params were null

Original commit date: Fri Sep 18 11:04:52 2020 -0700
Change-Id: I06e7f42bd7471e731e1758490bb739e960edbec6
Original commit hash: c5ff1f0331a63afbe504e1ac7d7ce33e341be42c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c

================================================================================ 
Commit: 91829593e09d8210f864bf02a8727def24608c93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:12:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U/Y] With DAM Enabled IFWI--F3 Save & reset, DAM option is not loading to default after overiding to Disabled

Issue: DAM in DebugSetup.hfr default value is disabled, so after pressing F3, the default value is forced to disable.
Resolution: BIOS should retrieve DAM default state from CSME and remain unchanged when F3 pressed. It should leave to user to enable/disable it.
Impacted: All TGL platforms.

Hsd-es-id: 14012342358
Original commit date: Fri Aug 7 16:07:46 2020 +0800
Change-Id: I69d7d33085e5966684afd815d4aabe459f0eb9ef
Original commit hash: 055ca257a01208bb86b714a7470bc60544b4257e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr
TigerLakePlatSamplePkg/Setup/MeSetup.c
TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 6bf2235e4ca1e79461484ca646d606e4868ce2d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:12:06 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake/Board: DKSM of GlobalNVS does not be updated with PcdPcieDockBridgeResourcePatchSmi

Update DKSM value from PcdPcieDockBridgeResourcePatchSmi.

Hsd-es-id: 1508346425
Original commit date: Thu Sep 17 11:46:20 2020 +0800
Change-Id: I423efc6d2a2f074105e60e05ffb12a36277cd056
Original commit hash: 651aeb24c619538fa4b1eeba881bc816436e5873

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf

================================================================================ 
Commit: e1599dc06ba2e06b110d3fd2fae5beb86a3fbb69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:12:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Sep 20 20:01:53 2020 -0700
Change-Id: I0aa2c1847f197aca6d3deca94610e5fd4f9ad4b1
Original commit hash: 9d0a466303b1a66db71ca4c90fe60fb0e11fe12e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6109bc10fa93cd07ffe868559bfbbe10bf97117b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:11:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3387_00

Hsd-es-id: no sighting
Original commit date: Sun Sep 20 13:24:06 2020 -0700
Change-Id: Iaebed219c03f709268fa032ce5cd6d4e5861bd95
Original commit hash: aba56f17824da54313f51129d1ed91fdbd0de4eb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 87558b803330c028bede7add4a343869d6d50329 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:11:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Sep 20 13:23:23 2020 -0700
Change-Id: Ifeaf80ee999e6c41cc4ab776439c813f0d09aa59
Original commit hash: 452a48e05c5e88d60dce302886674f27ca415b04

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4038a5b045427ee633d42420d3d982eb945ba0bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:11:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3386_00

Hsd-es-id: no sighting
Original commit date: Sat Sep 19 11:36:49 2020 -0700
Change-Id: I8bbdd103c96a902fcdceea263fcfeec814c824dc
Original commit hash: dcfe54e60084e74a76cb58fcfd32bfc084fd8639

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2fa5676575530612e38d87f4d669c30951f1216a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:11:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Sep 19 11:36:28 2020 -0700
Change-Id: I8600894ef773db807f22f6925eedd9eb4ce1d5b1
Original commit hash: fd800582aba9dcf525ff026f223df5f86032ca2a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 807073b681b7c19332f2f61ee75c041b51edc922 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:11:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3385_00

Hsd-es-id: no sighting
Original commit date: Fri Sep 18 12:13:33 2020 -0700
Change-Id: I5da91f669ab0ef1a6ad22ecccb43252ec9600957
Original commit hash: 52440d81f675a6946ea859f7b28a87e7cb3db771

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 85edc7e7ee5764c4ee6d3408027847dfc87ab46e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:11:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Sep 18 12:13:08 2020 -0700
Change-Id: I5a7e903aef105d3475bda51829b846c9d150c024
Original commit hash: ad7adfbe2e594a65de93cb899736b66228d5b322

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a27b3a54a5209eef5941fe744b2e6044324a5c63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:11:37 2020 -0700 
-------------------------------------------------------------------------------- 
Klockwork correction for VmdCallback function.

Hsd-es-id: 22011435662
Original commit date: Fri Sep 18 10:15:06 2020 -0700
Change-Id: Id2210050b21536aaee5ec8e0afba57cbc707a363
Original commit hash: 6d31165c7a0b53442fedf40ed4a1db9cbed509b0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: ffdc41d57ed62575361bde217fa72c034e5b0665 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:11:34 2020 -0700 
-------------------------------------------------------------------------------- 
PeiCnviLib: BT not getting enumerated after Warm Reset
BT initialization flow updated.

Hsd-es-id: 14012500710
Original commit date: Wed Sep 16 07:34:57 2020 -0700
Change-Id: Icdf3fb482e7e947e1641ce2b836ff9cb177d59f6
Original commit hash: 31094f60f0c1f1588655729990793da5dce9fefd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbHostControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: eb67f95e2292c1d18c1983d19c901d9c29e3137a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:11:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3384_02

Hsd-es-id: no sighting
Original commit date: Thu Sep 17 21:00:45 2020 -0700
Change-Id: Id9a9c3b67a2eece1a87512974781ed16b38c2b13
Original commit hash: 3bfbb79cd5f817e1b30a626c1c0e8fdfd86361c1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f99038e78a830c63e3e36028c61c84517ab4a807 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:11:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Sep 17 20:45:08 2020 -0700
Change-Id: I923f80dd34685d4c92c3d4ecde405428137f8f8e
Original commit hash: 4b94efce483dbc7a571d138c684866d396ec635b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c7bbf7518a279291763d81b9935a2c79c587b60d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:11:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]SSID programming failure for xHCI controller

1. rollback patch SHA-1: 7c68495d991a0bc08dd6866e5771a0fade588abb
2. Add new function for program SSID/SVID of TCSS

Hsd-es-id: 16011623791
Original commit date: Thu Aug 20 15:21:49 2020 +0800
Change-Id: I913d8da02c8e5b088799b0016980df0d4960a9a9
Original commit hash: 0e0223a937ebe0ab4cf9f067bacb9f182f8d861f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/SiConfig.h
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiSiSsidLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/PeiTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 1f237372e99cf3e037898701ca4fe96706ec83ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:11:14 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/OneClickRecovery: only install OCR driver if ME Corp

Add a check to only install OCR driver if ME Corp and AMT supported.

Original commit date: Thu Sep 17 14:28:52 2020 -0700
Change-Id: Ie1e3f839d2e7c3f067be6a9fb7ff7b749a0c75a2
Original commit hash: 40cd775170cccd335cc27236c0d7a12747a0e69a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf

================================================================================ 
Commit: 0cb8724e1106b704839b6e9d276d53b0551881aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:11:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Sep 17 20:16:46 2020 -0700
Change-Id: Id2926a09cfb0a4bdf408e5a9585d917a807552b9
Original commit hash: 934591160e4e8392147db27021ca445d97c0990e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7a8abb228ebd7dff05206a409717316971e528e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:11:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Sep 17 20:02:30 2020 -0700
Change-Id: I57e7625172898ea4783afcc21025d22d8a0c5f93
Original commit hash: 440b0851af1ba6cd27a0592417fd8d3d7271d729

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 679394e84d1f3a8176c3ca9cc222a9c68785789f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:11:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3384_01

Hsd-es-id: no sighting
Original commit date: Thu Sep 17 17:25:58 2020 -0700
Change-Id: Ic8f56e45a36a026b826d9b0069a251d90b0acae4
Original commit hash: 2931edf3ecccb167a59c0c2f2194b122392e9fd6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0811843b04b2c1df6c7ee8f05ba7999c8f941d41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:10:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3384_00

Hsd-es-id: no sighting
Original commit date: Thu Sep 17 10:20:52 2020 -0700
Change-Id: If234a3b9b7869f9e09772c65701b0f6fcb4dcd8f
Original commit hash: 1c1e5951855084d2a580ae4c4682167d22babd27

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fe1356ea2ba30d57698a2b3d1f18e37a13627f92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:10:51 2020 -0700 
-------------------------------------------------------------------------------- 
PKGC6-10 blocked with PEG10/11 Device attached

Hsd-es-id: 16011723488
Original commit date: Wed Sep 2 09:51:14 2020 +0530
Change-Id: Ie91f5781b3b34e82d9403bc9edbd39734bc5d747
Original commit hash: 532dc1f5ea70b2bdfc42b973394cf66d708b282d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: d9267152eec165bd55ffd38dcf7fa69b91828f7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:10:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] TBT: import latest SDK changes for retimer capsule update

Hsd-es-id: 22011371950
Original commit date: Tue Aug 4 12:12:17 2020 +0800
Change-Id: Ie110c2346b012d06422cba666826b90ba2f76053
Original commit hash: 8322f7677f04e8e3cde53591fc67905c06669f28

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvCioProtocol.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: e81e43e6e6f2dda4f581c43ee6f4f473cf4d51d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:10:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3383_00

Hsd-es-id: no sighting
Original commit date: Wed Sep 16 16:48:49 2020 -0700
Change-Id: I005be3a765a848a8bd13799322a4fcb571edf586
Original commit hash: 2d77213a3eb94b4c2d3c036135e90d13f5a7b2d1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 455f7251da9d2c094e1525e9909da69ffd6e8789 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:10:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Sep 16 16:20:48 2020 -0700
Change-Id: I08eb3800a8370576bfaa4c66bc8f2e77871a8434
Original commit hash: 9cd663716f43f2266c42e0442fd31b31a8f6e3ab

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: eae346ee381c4eb18b7fab63f0ac99135f04985f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:10:32 2020 -0700 
-------------------------------------------------------------------------------- 
Update new microcode patch for B0 (uCode+Punit) Production Patch 0x62

Hsd-es-id: 22011411978
Original commit date: Mon Sep 14 16:03:18 2020 -0700
Change-Id: I8773b41889bc794bbc7d2d40a0dc64f8e962f732
Original commit hash: 63f832610f3a6ba4b34c14b0ec72f5edea5a9691

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f06386f32a3fba43c62361a1f70f7b92a0833f3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:10:24 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/PlatformInitAdvanced: Add SLP_S0 enabled check to SMM 8254CGE enable for embedded builds

 - Adding condition to SMM code that sets 8254 clock gate enable bit if disabled in Setup Menu, due to S0ix requirements

Hsd-es-id: 22011339441
Original commit date: Tue Jul 28 17:41:20 2020 -0700
Change-Id: Ie793b8fa2d72e5a69213acb04ad2d895d9cd2842
Original commit hash: 1aacd372a043b2d1ccf87991a528dd1ac040397f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: 591b48482592dd78fcfa9b12743caaea09d2afe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:10:20 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/CapsuleUpdate: UEFI Capsule update for Standalone CSME FW Update (Support Production signed Capsule)

1. Involve EDSS key to verify standalone ME Capsule
2. Report different ESRT GUID on different ME SKU (Lp/H and Cons/Corp)
3. Change ESRT version format: 0xMMHHBBBB
MM	2 digits CSME Minor version
HH	2 digits CSME hotfix version
BBBB	4 digits CSME build version
For example: 15.01.30.1100 -> 0x011E044C

4. Cherry pick relative CML solutions below:
7dcb3fb39266bbb7bda52da68a3dd542a64b3c74
6c583153ce9f0509bd0f127e8599d7099da4fffc
9afe3e3e0d58f596cafe166cb797925d3b817381
e7ad74437a65398f79e6c73f6023e7d1f8dd51e8

Hsd-es-id: 1508259977
Original commit date: Mon Aug 31 17:30:00 2020 +0800
Change-Id: I6d4b0bc11e8a9763584917d23540ceb772fda534
Original commit hash: b4e29fa33a6297ce666951dca73543151849b7e0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMe.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/MeCapProdKey.inc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 7f3ca785b8add6934a3fbf718311815f3a7921d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:10:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3382_01

Hsd-es-id: no sighting
Original commit date: Tue Sep 15 17:04:50 2020 -0700
Change-Id: Iaf678f2ad42dba51441e93c69e00885a546a6c39
Original commit hash: e517d5f6dbb6d4432cbfa560f7d2c8082a6d8b70

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9ef9b8a98073f457daf2aea9dca47d407ab31ba5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:10:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Sep 15 16:59:36 2020 -0700
Change-Id: Idab5d23d79254d08bb952a78cf3db745a4f91547
Original commit hash: 7b5f1efc46501103939960f647ff03748ca46115

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 89b32bbbe9d1fe5b8d5f4ad49a244f171091cefd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:10:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Sep 15 16:46:51 2020 -0700
Change-Id: Ib18f611b77448cbc659b7a7787568944913cf4b9
Original commit hash: d5677735b3087d897e8c706892b4b01d0db657cc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 727bbc6492e1a6e2a7959b3332f844b816f4ef94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:10:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Sep 15 14:03:09 2020 -0700
Change-Id: I958acde049711c459a6a5130d2d61a403b86586b
Original commit hash: 687a6b13b0f43ac191fd908bdfb09fb149c24b04

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 41f4a15a843e7fec5706c45b580f3377861ad7af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:09:59 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "Reverting for TGL Alpha rebuild. Revert "BIOS enable to support New AMD graphic card architecture - Navi""

This reverts commit 376b3c1ab860f91e60b3c2105930e4001d1956dc.

Hsd-es-id: 16011325811
Original commit date: Tue Sep 15 12:48:55 2020 -0700
Change-Id: I4c585b92fa0570a957d57085a164cfa8e3e728d4
Original commit hash: 6e46a4e5e155fa9a926f351371c6af31f29f28b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: a39c9d56e088a976d2e864fe4f6e1ef240220c51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:09:55 2020 -0700 
-------------------------------------------------------------------------------- 
Updated Microcode patch for P0 Unified (uCode+Punit) Production Patch 0x3c

Hsd-es-id: 22011399219
Original commit date: Thu Sep 10 09:29:59 2020 -0700
Change-Id: I1cc2ff882b293f2123864890fbf6e8be201628b7
Original commit hash: 333ec948b6719027d1d43b32aa09a069f30a37bc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b1624f9254d41ab85ca49bc6af7c1cbcd564d469 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:09:51 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 15 20:24:47 2020 +0000
Original commit date: Tue Sep 15 20:24:47 2020 +0000
Original commit hash: 62a928ac8a30dd7d5dfce43861ff16135b31b4e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b458a0ce792c011eccc929220f7137316b800021 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:09:46 2020 -0700 
-------------------------------------------------------------------------------- 
AcpiTables: Missing PEP constraint for RP17

Hsd-es-id: 22011362361
Original commit date: Wed Sep 9 15:39:44 2020 -0700
Change-Id: Ib9dbfbe978c2d29ffcdfe73121befbe867a4702d
Original commit hash: c6bd248f5157d3d8c16a246b193121fc8031b2b6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 28e15751999fa20dc6415cd04749e8e0b6741622 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:09:41 2020 -0700 
-------------------------------------------------------------------------------- 
Renaming Processor Stepping from Q0 to R0

Hsd-es-id: 14012437610
Original commit date: Tue Sep 8 15:47:46 2020 -0700
Change-Id: I2560848dfd85f16f58cf46084483629ed5650ab2
Original commit hash: 65aafe0fe083a60da608614b40d299721e4ba610

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/CpuRegs.h

================================================================================ 
Commit: 0933e11394fe15c9b6e72697bcb8e899fbc8192a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:09:31 2020 -0700 
-------------------------------------------------------------------------------- 
BoardPkg: Remove user confirmation when changing BLOCKSID enabling

Hsd-es-id: 1508258538
Original commit date: Tue Aug 18 14:00:57 2020 +0800
Change-Id: Ic6921200ad424d24d8846c333d6eb16e5206824f
Original commit hash: 6dc5684e7457e8040df3015ac0dffdcfdaf9b43a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 1e2c63522f407b2aa09039c0da1f739d5abd1be7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:09:27 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/OneClickRecovery: One Click Recovery feature

Add One Click Recovery(OCR) Feature.  This feature supports a single out of band to boot
a recovery appliction via AMT. Recovery options can be windows recovery,
PBA or HTTPS boot.
 - Update SMBIOS table 130 with platform supported OCR capabilities
 - Send AMT available boot options(WinRe, PBA) to AMT
 - Send AMT enabled Boot Option Type aviable for OCR
 - Setup OCR Boot Option to launch if requested by AMT

Original commit date: Wed May 6 08:47:34 2020 -0700
Change-Id: Ib539dfaf3d333b873d396872a64f0a4034fc5bd4
Original commit hash: bead9cb003f09af4480b384c896ba483377d0079

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/Include/MeSmbios.h
ClientOneSiliconPkg/Include/Protocol/AsfProtocol.h
ClientOneSiliconPkg/Include/Protocol/OneClickRecoveryProtocol.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.inf
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.inf
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryFileSupport.c
TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
TigerLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h
TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/AmtSetup.hfr
TigerLakePlatSamplePkg/Setup/AmtSetup.uni
TigerLakePlatSamplePkg/Setup/MeSetup.c
TigerLakePlatSamplePkg/Setup/Setup.inf
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 59990cd5300753619dd1be76e333108d3734db97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:09:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Request BIOS to add support for Visa replay

Request from debuggers to add support for Visa replay upon waking up from Sx or warm/cold reset, to facilitate debug work.
Add a knob, which, if turned ON by user, BIOS will skip programming PAD_CFG_DW0 for GPIO pins 0-17.
The intention is to leave it to Visa script to program them.
Enhancement above to be applied during (a) cold boot, and (b) S3 resume.

Hsd-es-id: 1508222301
Original commit date: Mon Jul 27 16:48:33 2020 -0700
Change-Id: Id699d0edb59bb6d2c3a7749aabf8adf85cdfde4a
Original commit hash: 15651117944cf3463ffd19c65bfd68d43ce6f914

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioInit.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/PeiDxeSmmGpioLib.inf
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: e719a77667228bb5301a24f7972e057c7f3fa5d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:09:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U/Y][IMAGING] Enable Mipi Camera support

Enable Mipi Camera support for TGL-U/Y.

Hsd-es-id: 16011684162
Original commit date: Fri Sep 11 13:30:29 2020 +0530
Change-Id: Ie028662eb1e1a2ca48f7b632be3c704af7ff60a6
Original commit hash: 35f0c5dffe2dfb670711ae2b5fa5ad17f0341c81

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: d0e0164ead113f03980b57c079747150afe8ea41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:09:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Add Global Mapping policy for VMD

Added VMD Global Mapping policy to map all the storage devices.
Enabled/mapped all the available storage devices under VMD if the global policy is Enabled.

Hsd-es-id: 22011294424
Original commit date: Tue Aug 25 20:00:46 2020 -0700
Change-Id: I3ac510081e91cb57fdfc4afea03619458e282178
Original commit hash: befcf04f34e46466ae8854b3f956679b982f9125

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni
TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 89bd9b0d02b2c51cd6ca8f42c4d832b1cb50a77d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:09:07 2020 -0700 
-------------------------------------------------------------------------------- 
TGL U [TGL_H] Security [Sporadically] : After waking from S3 observing system Hung and Sporadically SUT asking for password in RAID 1

Changed SystemLevel from 0 to 4 in PowerResource of Ports and volume mapped under VMD

Hsd-es-id: 16011559753
Original commit date: Fri Sep 4 13:51:20 2020 -0700
Change-Id: Ia3daac05f8a2cf76e79e3de101d430a57c162d2e
Original commit hash: 03f11f56b9da211ba8a5547c90ccc3ec3de0737b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl

================================================================================ 
Commit: 7b35313c39637481ad1da0db164af602cd6e7f0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:09:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Sep 15 11:43:26 2020 -0700
Change-Id: I1429a12c209659ec95411e073b207b89ee408bea
Original commit hash: 66e0843f5ef3b59973101321a2b6339fdbcae610

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4fe04ff3b33742264e78b2ab2308b0df82091973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:08:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3382_00

Hsd-es-id: no sighting
Original commit date: Tue Sep 15 11:42:03 2020 -0700
Change-Id: Ic2e2b4d1c724535918f043f03fec7fe650788502
Original commit hash: dfed7cab71d33803e8211c140cb9a5f1f2426e81

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 469b1e006cbac694dcb53d8fef6e18becc3547b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:08:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3381_01

Hsd-es-id: no sighting
Original commit date: Mon Sep 14 13:20:18 2020 -0700
Change-Id: Ief4fb63f4983d0e7eebc761d8839d4fa7f57fdc0
Original commit hash: 240733fc0f4515b39eee7d6838c07b51c7886860

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 50cebde9005902936828ed4734af39fd89210fc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:08:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Sep 14 13:19:46 2020 -0700
Change-Id: I0fb5fc18613f279cc27f221214a6a1b095ae49ef
Original commit hash: 39d3c5bf646377c62cf8795d0c27b24e2555096f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 08c54d2a9d411f38f74a1110fcae9d059fbfa037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:08:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3381_00

Hsd-es-id: no sighting
Original commit date: Mon Sep 14 09:25:59 2020 -0700
Change-Id: I52c2212dc44672d2eee3ec0b7c8085cfb230a0eb
Original commit hash: 79e1d9a0bcbaacee1ea814f0e219854a4765c474

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dffc8ed96826e0079f6718e94fc7f1a00488a990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:08:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Sep 13 11:04:44 2020 -0700
Change-Id: I4025e4c2ad71343aa3fc2dbd6cb266fa2ce0b0c3
Original commit hash: be3599ceb086c6f8118dc626ed595ddc48ce325f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3ebd4d8eec89174f939079e2c86d90c412145841 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:08:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3377_00

Hsd-es-id: no sighting
Original commit date: Sun Sep 13 11:04:22 2020 -0700
Change-Id: I1d7e7d6c3d2b4e0901cc288526f00b049f35bbb3
Original commit hash: fb878444506c544d67929161ff26b9ee773269d4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2bf12bb9d1e9d6b2dbbf4a24da2da9802f8e7fa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:08:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Sep 12 12:12:17 2020 -0700
Change-Id: I233973c7a4ab02f5a8a247404729c00fec71131b
Original commit hash: e4aa86cc896edee08157abbdf58fcf966c7d3be3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 32e9c6466971beb7266b41548293eebc7b12388b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 6 17:08:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3376_00

Hsd-es-id: no sighting
Original commit date: Sat Sep 12 12:11:51 2020 -0700
Change-Id: I2b1ee064524d9d5d11aca776ae7bc238fc93d3f3
Original commit hash: 855236b43abfeb86dec6b2175c97e0ff9b8e2fa3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
