<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Block_design_processing_system7_0_0_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_doHist_0_0_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_doHist_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_doHistStrech_0_0_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_doHistStrech_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_axi_dma_0_0_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_axi_smc_0_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_xbar_0_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_auto_pc_4_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_auto_pc_0_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_auto_pc_1_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Block_design_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="Block_design_auto_pc_2_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Block_design_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="Block_design_auto_pc_3_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Block_design_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="Block_design_axis_broadcaster_0_0_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_axis_broadcaster_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_rst_ps7_0_100M_0_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_axi_bram_ctrl_0_0_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_axi_timer_0_0_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_axi_timer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Block_design_doHist_0_bram_0_synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/Block_design_doHist_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Block_design_processing_system7_0_0_synth_1"/>
		<Parent Id="Block_design_doHist_0_0_synth_1"/>
		<Parent Id="Block_design_doHistStrech_0_0_synth_1"/>
		<Parent Id="Block_design_axi_dma_0_0_synth_1"/>
		<Parent Id="Block_design_axi_smc_0_synth_1"/>
		<Parent Id="Block_design_xbar_0_synth_1"/>
		<Parent Id="Block_design_auto_pc_4_synth_1"/>
		<Parent Id="Block_design_auto_pc_0_synth_1"/>
		<Parent Id="Block_design_auto_pc_1_synth_1"/>
		<Parent Id="Block_design_auto_pc_2_synth_1"/>
		<Parent Id="Block_design_auto_pc_3_synth_1"/>
		<Parent Id="Block_design_axis_broadcaster_0_0_synth_1"/>
		<Parent Id="Block_design_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="Block_design_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="Block_design_axi_timer_0_0_synth_1"/>
		<Parent Id="Block_design_doHist_0_bram_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="Block_design_processing_system7_0_0_synth_1"/>
		<Parent Id="Block_design_doHist_0_0_synth_1"/>
		<Parent Id="Block_design_doHistStrech_0_0_synth_1"/>
		<Parent Id="Block_design_axi_dma_0_0_synth_1"/>
		<Parent Id="Block_design_axi_smc_0_synth_1"/>
		<Parent Id="Block_design_xbar_0_synth_1"/>
		<Parent Id="Block_design_auto_pc_4_synth_1"/>
		<Parent Id="Block_design_auto_pc_0_synth_1"/>
		<Parent Id="Block_design_auto_pc_1_synth_1"/>
		<Parent Id="Block_design_auto_pc_2_synth_1"/>
		<Parent Id="Block_design_auto_pc_3_synth_1"/>
		<Parent Id="Block_design_axis_broadcaster_0_0_synth_1"/>
		<Parent Id="Block_design_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="Block_design_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="Block_design_axi_timer_0_0_synth_1"/>
		<Parent Id="Block_design_doHist_0_bram_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

