#ifndef __CMUCAL_SFR_H__
#define __CMUCAL_SFR_H__

#include "../../cmucal.h"

enum sfr_block_id {
    CMU_TOP = SFR_BLOCK_TYPE,
    CMU_ALIVE,
    CMU_NOCL0,
    CMU_NOCL1A,
    CMU_MIF0,
    CMU_MIF1,
    CMU_CSIS,
    CMU_CMGP,
    CMU_CHUB,
    CMU_CHUBVTS,
    CMU_VTS,
    CMU_DBGCORE,
    CMU_DPU,
    CMU_GNPU0,
    CMU_SDMA,
    CMU_DNC,
    CMU_PSP,
    CMU_RGBP,
    CMU_G3D,
    CMU_G3DCORE,
    CMU_CPUCL0_GLB,
    CMU_CPUCL0,
    CMU_CPUCL1,
    CMU_DSU,
    CMU_MFC,
    CMU_CSTAT,
    CMU_YUVP,
    CMU_HSI,
    CMU_M2M,
    CMU_PERIC,
    CMU_PERIS,
    CMU_AUD,
    CMU_USB,
    CMU_ICPU,
    CMU_USI,
    CMU_S2D,
    end_of_sfr_block,
    num_of_sfr_block = end_of_sfr_block - SFR_BLOCK_TYPE,
};

enum sfr_id {
    CMU_TOP_CMU_HCHGEN_CLKMUX_CMUREF_CMU_TOP_GENERALIO_USER= SFR_TYPE,
    CMU_TOP_ACD_CHANNEL_0_CMU_TOP_GENERALIO_USER,
    CMU_TOP_ACD_CHANNEL_1_CMU_TOP_GENERALIO_USER,
    CMU_TOP_ACD_SCI_CMU_TOP_GENERALIO_USER,
    CMU_TOP_ACD_MASK_CMU_TOP_GENERALIO_USER,
    CMU_TOP_IF_MASK_CMU_TOP_GENERALIO_USER,
    CMU_TOP_DEBUG_STATE0_CMU_TOP_GENERALIO_USER,
    CMU_TOP_DEBUG_STATE1_CMU_TOP_GENERALIO_USER,
    CMU_TOP_SPARE0_SPARE,
    CMU_TOP_SPARE1_SPARE,
    CMU_TOP_INFORM00_INFORM,
    CMU_TOP_INFORM01_INFORM,
    CMU_TOP_INFORM02_INFORM,
    CMU_TOP_INFORM03_INFORM,
    CMU_TOP_INFORM04_INFORM,
    CMU_TOP_INFORM05_INFORM,
    CMU_TOP_INFORM06_INFORM,
    CMU_TOP_INFORM07_INFORM,
    CMU_TOP_INFORM08_INFORM,
    CMU_TOP_INFORM09_INFORM,
    CMU_TOP_INFORM10_INFORM,
    CMU_TOP_INFORM11_INFORM,
    CMU_TOP_EARLY_WAKEUP_FORCED_ENABLE_0_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_FORCED_ENABLE_1_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_ABOX_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_ALIVE_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CLUSTER0_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CP_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_DPU_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CSIS_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_WLBT_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_ABOX_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_ALIVE_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CP_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CLUSTER0_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_DPU_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CSIS_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_WLBT_DEST_EWR_CMU_I,
    CMU_TOP_MIFMIRROR_QUEUE_CTRL_REG_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY0_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY1_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY2_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY3_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY4_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY5_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY6_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY7_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_BUSY_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_TOP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_TOP_QUEUE_CTRL_SFRQUEUE,
    CMU_TOP_QUEUE0_SFRQUEUE,
    CMU_TOP_QUEUE1_SFRQUEUE,
    CMU_TOP_QUEUE2_SFRQUEUE,
    CMU_TOP_QUEUE3_SFRQUEUE,
    CMU_TOP_QUEUE4_SFRQUEUE,
    CMU_TOP_QUEUE5_SFRQUEUE,
    CMU_TOP_QUEUE6_SFRQUEUE,
    CMU_TOP_QUEUE7_SFRQUEUE,
    CMU_TOP_PLL_CON3_PLL_SHARED0,
    CMU_TOP_PLL_CON6_PLL_SHARED0,
    CMU_TOP_PLL_CON7_PLL_SHARED0,
    CMU_TOP_PLL_CON4_PLL_SHARED0,
    CMU_TOP_PLL_CON8_PLL_SHARED0,
    CMU_TOP_PLL_CON5_PLL_SHARED0,
    CMU_TOP_PLL_CON0_PLL_SHARED0,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED0,
    CMU_TOP_PLL_CON1_PLL_SHARED0,
    CMU_TOP_PLL_CON2_PLL_SHARED0,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED0,
    CMU_TOP_DBG_NFO_PLL_SHARED0,
    CMU_TOP_PLL_CON3_PLL_SHARED1,
    CMU_TOP_PLL_CON6_PLL_SHARED1,
    CMU_TOP_PLL_CON7_PLL_SHARED1,
    CMU_TOP_PLL_CON4_PLL_SHARED1,
    CMU_TOP_PLL_CON8_PLL_SHARED1,
    CMU_TOP_PLL_CON5_PLL_SHARED1,
    CMU_TOP_PLL_CON0_PLL_SHARED1,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED1,
    CMU_TOP_PLL_CON1_PLL_SHARED1,
    CMU_TOP_PLL_CON2_PLL_SHARED1,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED1,
    CMU_TOP_DBG_NFO_PLL_SHARED1,
    CMU_TOP_PLL_CON3_PLL_SHARED2,
    CMU_TOP_PLL_CON6_PLL_SHARED2,
    CMU_TOP_PLL_CON7_PLL_SHARED2,
    CMU_TOP_PLL_CON4_PLL_SHARED2,
    CMU_TOP_PLL_CON8_PLL_SHARED2,
    CMU_TOP_PLL_CON5_PLL_SHARED2,
    CMU_TOP_PLL_CON0_PLL_SHARED2,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED2,
    CMU_TOP_PLL_CON1_PLL_SHARED2,
    CMU_TOP_PLL_CON2_PLL_SHARED2,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED2,
    CMU_TOP_DBG_NFO_PLL_SHARED2,
    CMU_TOP_PLL_CON3_PLL_MMC,
    CMU_TOP_PLL_CON6_PLL_MMC,
    CMU_TOP_PLL_CON7_PLL_MMC,
    CMU_TOP_PLL_CON4_PLL_MMC,
    CMU_TOP_PLL_CON8_PLL_MMC,
    CMU_TOP_PLL_CON5_PLL_MMC,
    CMU_TOP_PLL_CON0_PLL_MMC,
    CMU_TOP_PLL_LOCKTIME_PLL_MMC,
    CMU_TOP_PLL_CON1_PLL_MMC,
    CMU_TOP_PLL_CON2_PLL_MMC,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_MMC,
    CMU_TOP_DBG_NFO_PLL_MMC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_CPU,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_CPU,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DSU_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DSU_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL1_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK2,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK2,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK3,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK3,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK4,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK4,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_TOP,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CMU_BOOST_TOP,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CMU_BOOST,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_CPU,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CMU_BOOST_CPU,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST_MIF,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CMU_BOOST_MIF,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CSIS_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CSTAT_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CSTAT_BYRP,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CSTAT_BYRP,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DPU_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DPU_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DPU_DSIM,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DPU_DSIM,
    CMU_TOP_CLK_CON_MUX_CLKCMU_G3DCORE_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_G3DCORE_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_HSI_UFS_EMBD,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI_UFS_EMBD,
    CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JPEG,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_JPEG,
    CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_GDC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_GDC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_RGBP_NOCL0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_RGBP_NOCL0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MFC_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MIF_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_NOCP,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MIF_NOCP,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL0_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1A_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL1A_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC_MMC_CARD,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC_MMC_CARD,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC_IP,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC_IP,
    CMU_TOP_CLK_CON_MUX_CLKCMU_RGBP_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_RGBP_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_USB_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_USB_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_USB_USB20DRD,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_USB_USB20DRD,
    CMU_TOP_CLK_CON_MUX_CLKCMU_YUVP_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_YUVP_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_ALIVE_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_ALIVE_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_DCPHY,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CSIS_DCPHY,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CSIS_OIS,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CSIS_OIS,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AUD_CPU,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AUD_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSU_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DSU_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL1_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK2,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK3,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK4,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_TOP,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CMU_BOOST_TOP,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CMU_BOOST,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CPU,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CMU_BOOST_CPU,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MIF,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CMU_BOOST_MIF,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSIS_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CSIS_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSTAT_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CSTAT_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSTAT_BYRP,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CSTAT_BYRP,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPU_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DPU_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPU_DSIM,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DPU_DSIM,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3DCORE_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_G3DCORE_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI_UFS_EMBD,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI_UFS_EMBD,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_M2M_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_M2M_JPEG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_GDC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_M2M_GDC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_RGBP_NOCL0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_RGBP_NOCL0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MFC_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MIF_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MIF_NOCP,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL0_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL1A_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC_MMC_CARD,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC_MMC_CARD,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC_IP,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC_IP,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_RGBP_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_RGBP_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_USB_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_USB_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_USB_USB20DRD,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_USB_USB20DRD,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_YUVP_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_YUVP_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ALIVE_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_ALIVE_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSIS_DCPHY,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CSIS_DCPHY,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CSIS_OIS,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_CPU,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_CPU,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DSU_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DSU_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL1_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK2,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK2,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK3,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK3,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK4,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK4,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_TOP,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CMU_BOOST_TOP,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CMU_BOOST,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CSIS_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CMU_BOOST_CPU,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST_MIF,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CMU_BOOST_MIF,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CSTAT_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CSTAT_BYRP,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CSTAT_BYRP,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DPU_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DPU_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DPU_DSIM,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DPU_DSIM,
    CMU_TOP_CLK_CON_DIV_CLKCMU_G3DCORE_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_G3DCORE_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_HSI_UFS_EMBD,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI_UFS_EMBD,
    CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JPEG,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_JPEG,
    CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_GDC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_GDC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_RGBP_NOCL0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_RGBP_NOCL0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MFC_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MIF_NOCP,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MIF_NOCP,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL0_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1A_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL1A_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC_MMC_CARD,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC_MMC_CARD,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC_IP,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC_IP,
    CMU_TOP_CLK_CON_DIV_CLKCMU_RGBP_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_RGBP_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_USB_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_USB_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_USB_USB20DRD,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_USB_USB20DRD,
    CMU_TOP_CLK_CON_DIV_CLKCMU_YUVP_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_YUVP_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_ALIVE_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_ALIVE_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_DCPHY,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CSIS_DCPHY,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CSIS_OIS,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CSIS_OIS,
    CMU_TOP_CLKOUT_CON_CMU_TOP_CLKOUT0,
    CMU_TOP_DBG_NFO_CMU_TOP_CLKOUT0,
    CMU_TOP_CLK_CON_GAT_AP2CP_SHARED0_CLK,
    CMU_TOP_DBG_NFO_AP2CP_SHARED0_CLK,
    CMU_TOP_CLK_CON_GAT_AP2CP_SHARED1_CLK,
    CMU_TOP_DBG_NFO_AP2CP_SHARED1_CLK,
    CMU_TOP_CLK_CON_GAT_AP2CP_SHARED2_CLK,
    CMU_TOP_DBG_NFO_AP2CP_SHARED2_CLK,
    CMU_TOP_CLK_CON_GAT_AP2CP_HISPEEDY_CLK,
    CMU_TOP_DBG_NFO_AP2CP_HISPEEDY_CLK,
    CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOCD_0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOCD_0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_ICPU_NOCD_0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_ICPU_NOCD_0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOCD_1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOCD_1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOCD_1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_ICPU_NOCD_1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOCD_1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_ICPU_NOCD_1,
    CMU_TOP_CLK_CON_CMU_CUSTOM_TOP_MUX_CMUREF,
    CMU_TOP_HCHGEN_CLKMUX_CMU_CUSTOM_TOP_MUX_CMUREF,
    CMU_TOP_DBG_NFO_CMU_CUSTOM_TOP_MUX_CMUREF,
    CMU_TOP_DMYQCH_CON_CMU_CUSTOM_TOP_MUX_CMUREF_QCH,
    CMU_TOP_DBG_NFO_CMU_CUSTOM_TOP_MUX_CMUREF_QCH,
    CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0,
    CMU_TOP_DBG_NFO_DFTMUX_TOP_QCH_CIS_CLK0,
    CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1,
    CMU_TOP_DBG_NFO_DFTMUX_TOP_QCH_CIS_CLK1,
    CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2,
    CMU_TOP_DBG_NFO_DFTMUX_TOP_QCH_CIS_CLK2,
    CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3,
    CMU_TOP_DBG_NFO_DFTMUX_TOP_QCH_CIS_CLK3,
    CMU_TOP_DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4,
    CMU_TOP_DBG_NFO_DFTMUX_TOP_QCH_CIS_CLK4,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU0_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU0_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU0_XMAA,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU0_XMAA,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SDMA_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SDMA_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU0_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU0_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU0_XMAA,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU0_XMAA,
    CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU0_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_GNPU0_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU0_XMAA,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_GNPU0_XMAA,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SDMA_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_SDMA_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_SDMA_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DNC_HTU,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DNC_HTU,
    CMU_TOP_CLK_CON_MUX_CLKMU_DNC_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKMU_DNC_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PSP_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PSP_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DNC_HTU,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DNC_HTU,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DNC_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PSP_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PSP_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DNC_HTU,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DNC_HTU,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DNC_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DNC_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PSP_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PSP_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_GIC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIS_GIC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_GIC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIS_GIC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_GIC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIS_GIC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIS_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_NOCP,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_G3D_NOCP,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIS_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_G3D_NOCP,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIS_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_NOCP,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_G3D_NOCP,
    CMU_TOP_PLL_CON3_PLL_SHARED3,
    CMU_TOP_PLL_CON6_PLL_SHARED3,
    CMU_TOP_PLL_CON7_PLL_SHARED3,
    CMU_TOP_PLL_CON4_PLL_SHARED3,
    CMU_TOP_PLL_CON8_PLL_SHARED3,
    CMU_TOP_PLL_CON5_PLL_SHARED3,
    CMU_TOP_PLL_CON0_PLL_SHARED3,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED3,
    CMU_TOP_PLL_CON1_PLL_SHARED3,
    CMU_TOP_PLL_CON2_PLL_SHARED3,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED3,
    CMU_TOP_DBG_NFO_PLL_SHARED3,
    CMU_TOP_CLK_CON_MUX_CLKCMU_G3DCORE_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_G3DCORE_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3DCORE_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_G3DCORE_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_G3DCORE_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_G3DCORE_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_USI_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_USI_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_USI_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_USI_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_USI_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_USI_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_USI_IP,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_USI_IP,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_USI_IP,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_USI_IP,
    CMU_TOP_CLK_CON_DIV_CLKCMU_USI_IP,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_USI_IP,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_FG,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MFC_FG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_FG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MFC_FG,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_FG,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MFC_FG,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_BOOST_RCO,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_BOOST_RCO,
    CMU_TOP_UNDEFINED_MUX_CLK_CMU_BOOST_RCO,
    CMU_ALIVE_SPARE0_SPARE,
    CMU_ALIVE_SPARE1_SPARE,
    CMU_ALIVE_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_ALIVE_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_ALIVE_UNDEFINED_SFRNOQUEUE_APB,
    CMU_ALIVE_CLKOUT_CON_CMU_ALIVE_CLKOUT0,
    CMU_ALIVE_DBG_NFO_CMU_ALIVE_CLKOUT0,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CHUBVTS_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_CHUBVTS_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CMGP_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_CMGP_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_CMGP_PERI_ALIVE,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_CMGP_PERI_ALIVE,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_DBGCORE_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_DBGCORE_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_DBGCORE_UART,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_DBGCORE_UART,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_I2C0,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_I2C0,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC_DIV2,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_NOC_DIV2,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_SPMI,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_SPMI,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_USI0,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_USI0,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_AP2GNSS,
    CMU_ALIVE_DBG_NFO_GATE_CLKCMU_AP2GNSS,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CHUB,
    CMU_ALIVE_DBG_NFO_GATE_CLKCMU_CHUB,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CHUBVTS_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKCMU_CHUBVTS_NOC,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CMGP,
    CMU_ALIVE_DBG_NFO_GATE_CLKCMU_CMGP,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CMGP_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKCMU_CMGP_NOC,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI,
    CMU_ALIVE_DBG_NFO_GATE_CLKCMU_CMGP_PERI,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_DBGCORE_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKCMU_DBGCORE_NOC,
    CMU_ALIVE_PLL_CON0_MUX_CLKCMU_ALIVE_NOC_USER,
    CMU_ALIVE_PLL_CON1_MUX_CLKCMU_ALIVE_NOC_USER,
    CMU_ALIVE_DBG_NFO_MUX_CLKCMU_ALIVE_NOC_USER,
    CMU_ALIVE_CLK_CON_MUX_CLKCMU_AP2GNSS,
    CMU_ALIVE_DBG_NFO_MUX_CLKCMU_AP2GNSS,
    CMU_ALIVE_CLK_CON_MUX_CLKCMU_CHUBVTS_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKCMU_CHUBVTS_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKCMU_CMGP_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_PERI,
    CMU_ALIVE_DBG_NFO_MUX_CLKCMU_CMGP_PERI,
    CMU_ALIVE_CLK_CON_MUX_CLKCMU_DBGCORE_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKCMU_DBGCORE_NOC,

	CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_DBGCORE_UART,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_DBGCORE_UART,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_I2C0,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_I2C0,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_SPMI,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_SPMI,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER_ASM_USER,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_TIMER_ASM_USER,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER_USER,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_TIMER_USER,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_USI0,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_USI0,
    CMU_ALIVE_PLL_CON0_MUX_CLK_RCO_ALIVE_SPMI_USER,
    CMU_ALIVE_PLL_CON1_MUX_CLK_RCO_ALIVE_SPMI_USER,
    CMU_ALIVE_DBG_NFO_MUX_CLK_RCO_ALIVE_SPMI_USER,
    CMU_ALIVE_PLL_CON0_MUX_CLK_RCO_ALIVE_USER,
    CMU_ALIVE_PLL_CON1_MUX_CLK_RCO_ALIVE_USER,
    CMU_ALIVE_DBG_NFO_MUX_CLK_RCO_ALIVE_USER,
    CMU_ALIVE_OSC_CON3_RCO_400,
    CMU_ALIVE_OSC_CON4_RCO_400,
    CMU_ALIVE_OSC_CON0_RCO_400,
    CMU_ALIVE_OSC_LOCKTIME_RCO_400,
    CMU_ALIVE_OSC_CON1_RCO_400,
    CMU_ALIVE_OSC_CON2_RCO_400,
    CMU_ALIVE_DBG_NFO_RCO_400,
    CMU_ALIVE_CLK_CON_MUX_CLKCMU_ALIVE_BOOST,
    CMU_ALIVE_DBG_NFO_MUX_CLKCMU_ALIVE_BOOST,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKCMU_ALIVE_BOOST,
    CMU_ALIVE_DBG_NFO_GATE_CLKCMU_ALIVE_BOOST,
    CMU_ALIVE_CLK_CON_DIV_CLKCMU_ALIVE_BOOST,
    CMU_ALIVE_DBG_NFO_DIV_CLKCMU_ALIVE_BOOST,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_IPCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_IPCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_I2C_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_I2C_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK,
    CMU_ALIVE_MEMPG_CON_AHB_BUSMATRIX_ALIVE_1,
    CMU_ALIVE_DBG_NFO_AHB_BUSMATRIX_ALIVE_1,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_GPIO_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_GPIO_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2AP_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2APM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2PMU_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_PMU_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_PMU_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APM_DTA_QCH_APB,
    CMU_ALIVE_DBG_NFO_APM_DTA_QCH_APB,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK,
    CMU_ALIVE_MEMPG_CON_ASM_ISRAMC_4,
    CMU_ALIVE_DBG_NFO_ASM_ISRAMC_4,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK,
    CMU_ALIVE_QCH_CON_ASM_ISRAMC_QCH,
    CMU_ALIVE_DBG_NFO_ASM_ISRAMC_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM,
    CMU_ALIVE_QCH_CON_ASYNCAHB_MI_ASM_QCH,
    CMU_ALIVE_DBG_NFO_ASYNCAHB_MI_ASM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK,
    CMU_ALIVE_QCH_CON_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM,
    CMU_ALIVE_DBG_NFO_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK,
    CMU_ALIVE_QCH_CON_BAAW_ASM_QCH,
    CMU_ALIVE_DBG_NFO_BAAW_ASM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_CLKMON_QCH,
    CMU_ALIVE_DBG_NFO_CLKMON_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_CMU_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_CMU_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_DBGCORE_UART_QCH,
    CMU_ALIVE_DBG_NFO_DBGCORE_UART_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_D_TZPC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_D_TZPC_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_ECU_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_ECU_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK,
    CMU_ALIVE_QCH_CON_GREBEINTEGRATION0_QCH_DBG,
    CMU_ALIVE_DBG_NFO_GREBEINTEGRATION0_QCH_DBG,
    CMU_ALIVE_QCH_CON_GREBEINTEGRATION0_QCH_GREBE,
    CMU_ALIVE_DBG_NFO_GREBEINTEGRATION0_QCH_GREBE,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK,
    CMU_ALIVE_QCH_CON_GREBEINTEGRATION1_QCH_DBG,
    CMU_ALIVE_DBG_NFO_GREBEINTEGRATION1_QCH_DBG,
    CMU_ALIVE_QCH_CON_GREBEINTEGRATION1_QCH_GREBE,
    CMU_ALIVE_DBG_NFO_GREBEINTEGRATION1_QCH_GREBE,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH,
    CMU_ALIVE_DBG_NFO_HW_SCANDUMP_CLKSTOP_CTRL_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_I2C_ALIVE0_QCH,
    CMU_ALIVE_DBG_NFO_I2C_ALIVE0_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK,
    CMU_ALIVE_MEMPG_CON_INTMEM_0,
    CMU_ALIVE_DBG_NFO_INTMEM_0,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK,
    CMU_ALIVE_QCH_CON_INTMEM_QCH,
    CMU_ALIVE_DBG_NFO_INTMEM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_ID_DBGCORE_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_MI_IP_ASYNC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_IP_ASYNC_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_MI_IP_ASYNC_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_IP_ASYNC_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_SI_ID_ASYNC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_ID_ASYNC_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_SI_ID_ASYNC_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_ID_ASYNC_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_SI_IP_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM0_APM1_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM0_APM1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM1_AP_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM1_AP_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_AP_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_AP_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_ASM_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_ASM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_AUD_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_AUD_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_CHUB_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_CHUB_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_CP_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_CP_1_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_CP_1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_GNSS_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_GNSS_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_VTS_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_VTS_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_APM_WLBT_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_APM_WLBT_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_AP_ASM_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_AP_ASM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_AP_CHUB_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_AP_CHUB_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_AP_CP_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_AP_CP_S_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_AP_CP_S_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_AP_DBGCORE_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_AP_DBGCORE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_AP_GNSS_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_AP_GNSS_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_AP_WLAN_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_AP_WLAN_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_AP_WLBT_PMU_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_AP_WLBT_PMU_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_AP_WPAN_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_AP_WPAN_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_ASM_APM1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_ASM_APM1_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_ASM_APM1_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_ASM_APM1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_ASM_CP_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_ASM_CP_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_CP_CHUB_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_CP_CHUB_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_CP_GNSS_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_CP_GNSS_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_CP_WLAN_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_CP_WLAN_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_CP_WPAN_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_CP_WPAN_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_GNSS_CHUB_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_GNSS_CHUB_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_GNSS_WLBT_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_GNSS_WLBT_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK,
    CMU_ALIVE_MEMPG_CON_MAILBOX_SHARED_SRAM_2,
    CMU_ALIVE_DBG_NFO_MAILBOX_SHARED_SRAM_2,
    CMU_ALIVE_QCH_CON_MAILBOX_SHARED_SRAM_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_SHARED_SRAM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_WLBT_AUD_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_WLBT_AUD_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_MAILBOX_WLBT_CHUB_QCH,
    CMU_ALIVE_DBG_NFO_MAILBOX_WLBT_CHUB_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK,
    CMU_ALIVE_QCH_CON_MCT_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_MCT_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_PMU_QCH_PMU,
    CMU_ALIVE_DBG_NFO_PMU_QCH_PMU,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_D_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_QCH_ADAPTER_XIU_D_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH,
    CMU_ALIVE_DBG_NFO_QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_P_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_QCH_ADAPTER_XIU_P_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_P_APM_QCH,
    CMU_ALIVE_DBG_NFO_QCH_ADAPTER_XIU_P_APM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK,
    CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_APM0_QCH,
    CMU_ALIVE_DBG_NFO_RSTNSYNC_CLK_ALIVE_APM0_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK,
    CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_APM1_QCH,
    CMU_ALIVE_DBG_NFO_RSTNSYNC_CLK_ALIVE_APM1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK,
    CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_ASM_QCH,
    CMU_ALIVE_DBG_NFO_RSTNSYNC_CLK_ALIVE_ASM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_S2PC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_S2PC_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_MI_LD_CHUBVTS_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LD_CHUBVTS_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_MI_LD_GNSS_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LD_GNSS_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_MI_LD_GNSS_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LD_GNSS_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_MODEM_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LP_MODEM_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_MI_LP_MODEM_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LP_MODEM_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_LP_WLBT_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_LP_WLBT_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_MI_LP_WLBT_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LP_WLBT_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_MI_LP_WLBT_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_LP_WLBT_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_LP_ALIVE_CHUBVTS_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CHUBVTS_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_LP_ALIVE_CMGP_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CMGP_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_LP_ALIVE_CMGP_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CMGP_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_SPC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SPC_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_SYSREG_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SYSREG_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_TIMER_ASM_QCH,
    CMU_ALIVE_DBG_NFO_TIMER_ASM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_USI_ALIVE0_QCH,
    CMU_ALIVE_DBG_NFO_USI_ALIVE0_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK,
    CMU_ALIVE_QCH_CON_VGEN_LITE_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_VGEN_LITE_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_WDT_APM0_QCH,
    CMU_ALIVE_DBG_NFO_WDT_APM0_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_WDT_APM1_QCH,
    CMU_ALIVE_DBG_NFO_WDT_APM1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_WDT_ASM_QCH,
    CMU_ALIVE_DBG_NFO_WDT_ASM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_P_APM_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_XIU_P_APM_IPCLKPORT_ACLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN,
    CMU_ALIVE_MEMPG_CON_YAMIN_MCU_ASM_3,
    CMU_ALIVE_DBG_NFO_YAMIN_MCU_ASM_3,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK,
    CMU_ALIVE_QCH_CON_YAMIN_MCU_ASM_QCH_CLKIN,
    CMU_ALIVE_DBG_NFO_YAMIN_MCU_ASM_QCH_CLKIN,
    CMU_ALIVE_QCH_CON_YAMIN_MCU_ASM_QCH_DBGCLK,
    CMU_ALIVE_DBG_NFO_YAMIN_MCU_ASM_QCH_DBGCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_MI_ID_ASYNC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_ID_ASYNC_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_MI_ID_ASYNC_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_ID_ASYNC_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ASYNC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ASYNC_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_SI_IP_ASYNC_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ASYNC_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_P_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_MI_P_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_MI_P_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_D_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_D_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_D_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_D_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM,
    CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM0_QCH,
    CMU_ALIVE_DBG_NFO_ASYNCAHB_MI_APM0_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM,
    CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM1_QCH,
    CMU_ALIVE_DBG_NFO_ASYNCAHB_MI_APM1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK,
    CMU_ALIVE_QCH_CON_RTC_0_QCH,
    CMU_ALIVE_DBG_NFO_RTC_0_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK,
    CMU_ALIVE_QCH_CON_RTC_1_QCH,
    CMU_ALIVE_DBG_NFO_RTC_1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK,
    CMU_ALIVE_QCH_CON_RTC_S_QCH,
    CMU_ALIVE_DBG_NFO_RTC_S_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_P,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_QCH_P,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_S,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_QCH_S,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_USI0_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_USI0_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_IPCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_IPCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK,
    CMU_ALIVE_DMYQCH_CON_OTP_ALIVE_SERIALIZER_QCH,
    CMU_ALIVE_DBG_NFO_OTP_ALIVE_SERIALIZER_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL0_SPARE0_SPARE,
    CMU_NOCL0_SPARE1_SPARE,
    CMU_NOCL0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_NOCL0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_NOCL0_UNDEFINED_SFRNOQUEUE_APB,
    CMU_NOCL0_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_SCI,
    CMU_NOCL0_CLKOUT_CON_CMU_NOCL0_CLKOUT0,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_CLKOUT0,
    CMU_NOCL0_DMYQCH_CON_CMU_NOCL0_CMUREF,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_CMUREF,
    CMU_NOCL0_UNDEFINED_CMU_NOCL0_HCHGEN_CLKMUX_CMUREF,
    CMU_NOCL0_CLK_CON_DIV_CLK_NOCL0_NOCP,
    CMU_NOCL0_DBG_NFO_DIV_CLK_NOCL0_NOCP,
    CMU_NOCL0_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER,
    CMU_NOCL0_PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER,
    CMU_NOCL0_DBG_NFO_MUX_CLKCMU_NOCL0_NOC_USER,
    CMU_NOCL0_CLK_CON_MUX_CLK_NOCL0_RCO_BOOST,
    CMU_NOCL0_DBG_NFO_MUX_CLK_NOCL0_RCO_BOOST,
    CMU_NOCL0_CLK_CON_MUX_NOCL0_CMUREF,
    CMU_NOCL0_DBG_NFO_MUX_NOCL0_CMUREF,
    CMU_NOCL0_UNDEFINED_NOCL0_HCHGEN_CLKMUX,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM,
    CMU_NOCL0_DMYQCH_CON_ADM_APB_G_BDU_QCH,
    CMU_NOCL0_DBG_NFO_ADM_APB_G_BDU_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_S2MPU_G3D_S2_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_AD_APB_S2MPU_G3D_S2_IPCLKPORT_PCLKM,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_NS_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_NS_IPCLKPORT_PCLKM,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_S_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_S_IPCLKPORT_PCLKM,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S2_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S2_IPCLKPORT_PCLKM,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_AD_APB_VGEN_NOCL0_IPCLKPORT_PCLKM,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_AD_APB_VGEN_NOCL0_IPCLKPORT_PCLKM,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK,
    CMU_NOCL0_QCH_CON_BDU_QCH,
    CMU_NOCL0_DBG_NFO_BDU_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_AST_MI_G_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_G_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AST_MI_G_RGBP_QCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_RGBP_QCH,
    CMU_NOCL0_PCH_CON_LH_AST_MI_G_RGBP_PCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_RGBP_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_CPUCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_AXI_MI_D0_CPUCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_CPUCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_DNC_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D0_DNC_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_DNC_QCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_DNC_QCH,
    CMU_NOCL0_PCH_CON_LH_AXI_MI_D0_DNC_PCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_DNC_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_M2M_QCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_M2M_QCH,
    CMU_NOCL0_PCH_CON_LH_AXI_MI_D0_M2M_PCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_M2M_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AXI_MI_D0_MFC_QCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_MFC_QCH,
    CMU_NOCL0_PCH_CON_LH_AXI_MI_D0_MFC_PCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D0_MFC_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_CPUCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_AXI_MI_D1_CPUCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_CPUCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_DNC_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D1_DNC_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_DNC_QCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_DNC_QCH,
    CMU_NOCL0_PCH_CON_LH_AXI_MI_D1_DNC_PCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_DNC_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_M2M_QCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_M2M_QCH,
    CMU_NOCL0_PCH_CON_LH_AXI_MI_D1_M2M_PCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_M2M_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AXI_MI_D1_MFC_QCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_MFC_QCH,
    CMU_NOCL0_PCH_CON_LH_AXI_MI_D1_MFC_PCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D1_MFC_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AXI_MI_D_AUD_QCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D_AUD_QCH,
    CMU_NOCL0_PCH_CON_LH_AXI_MI_D_AUD_PCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D_AUD_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AXI_MI_D_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_AXI_MI_D_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AXI_MI_D_HSI_QCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D_HSI_QCH,
    CMU_NOCL0_PCH_CON_LH_AXI_MI_D_HSI_PCH,
    CMU_NOCL0_DBG_NFO_LH_AXI_MI_D_HSI_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK,
    CMU_NOCL0_PCH_CON_LH_MPACE_SI_D_MIF0_PCH,
    CMU_NOCL0_DBG_NFO_LH_MPACE_SI_D_MIF0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK,
    CMU_NOCL0_PCH_CON_LH_MPACE_SI_D_MIF1_PCH,
    CMU_NOCL0_DBG_NFO_LH_MPACE_SI_D_MIF1_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_RGBP_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D0_RGBP_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_RGBP_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_RGBP_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D0_RGBP_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_RGBP_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_NOCL1A_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_RGBP_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D1_RGBP_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_RGBP_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_RGBP_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D1_RGBP_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_RGBP_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_S2MPU_S0_G3D_QCH_S0,
    CMU_NOCL0_DBG_NFO_S2MPU_S0_G3D_QCH_S0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_S2MPU_S0_PMMU0_G3D_QCH_S0,
    CMU_NOCL0_DBG_NFO_S2MPU_S0_PMMU0_G3D_QCH_S0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SCI_LITE_D_MIF_QCH,
    CMU_NOCL0_DBG_NFO_SCI_LITE_D_MIF_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_MI_D0_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D0_MODEM_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_MI_D0_MODEM_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D0_MODEM_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_MI_D1_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D1_MODEM_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_MI_D1_MODEM_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D1_MODEM_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_MI_D2_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D2_MODEM_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_MI_D2_MODEM_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D2_MODEM_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D_PERIC_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_D_PERIC_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_MI_D_PERIC_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D_PERIC_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_MI_D_PERIC_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D_PERIC_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_MI_D_WLBT_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D_WLBT_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_MI_D_WLBT_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_D_WLBT_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_MI_G_CSSYS_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_G_CSSYS_CPUCL0_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_MI_G_CSSYS_CPUCL0_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_G_CSSYS_CPUCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_SYSMMU_S0_MODEM_QCH_S0,
    CMU_NOCL0_DBG_NFO_SYSMMU_S0_MODEM_QCH_S0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_SYSMMU_S0_PMMU0_MODEM_QCH_S0,
    CMU_NOCL0_DBG_NFO_SYSMMU_S0_PMMU0_MODEM_QCH_S0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_D_NOCL0_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_VGEN_D_NOCL0_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_VGEN_D_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_VGEN_D_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_VGEN_LITE_D_NOCL0_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_VGEN_LITE_D_NOCL0_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_VGEN_LITE_D_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_VGEN_LITE_D_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_MMU_G3D_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_XIU_MMU_G3D_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_XIU_MMU_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_XIU_MMU_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK,
    CMU_NOCL0_QCH_CON_BAAW_P_DNC_QCH,
    CMU_NOCL0_DBG_NFO_BAAW_P_DNC_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK,
    CMU_NOCL0_QCH_CON_BAAW_P_GNSS_QCH,
    CMU_NOCL0_DBG_NFO_BAAW_P_GNSS_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK,
    CMU_NOCL0_QCH_CON_BAAW_P_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_BAAW_P_MODEM_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK,
    CMU_NOCL0_QCH_CON_BAAW_P_WLBT_QCH,
    CMU_NOCL0_DBG_NFO_BAAW_P_WLBT_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_CMU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_D_TZPC_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_D_TZPC_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_ECU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_ECU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_D0_AXI_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_D0_AXI_CPUCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_D1_AXI_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_D1_AXI_CPUCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_D_AXI_G3D_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_D_AXI_G3D_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_QE_D0_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_QE_D0_CPUCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_QE_D1_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_QE_D1_CPUCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_PCLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_PCLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_SFR_APBIF_CMU_TOPC_QCH,
    CMU_NOCL0_DBG_NFO_SFR_APBIF_CMU_TOPC_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_ALIVE_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_ALIVE_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_ALIVE_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_AUD_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_AUD_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_AUD_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_AUD_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CPUCL0_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_CPUCL0_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CPUCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CSIS_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CSIS_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_CSIS_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CSIS_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_CSTAT_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CSTAT_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_CSTAT_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_CSTAT_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_DNC_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_DNC_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_DNC_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_DNC_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_DPU_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_DPU_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_DPU_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_DPU_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_G3D_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_G3D_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_G3D_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_GNSS_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_GNSS_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_GNSS_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_GNSS_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_HSI_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_HSI_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_HSI_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_HSI_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_ICPU_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_ICPU_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_ICPU_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_ICPU_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_M2M_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_M2M_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_M2M_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_M2M_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MFC_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MFC_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MFC_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MFC_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF0_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF0_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MIF0_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MIF1_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF1_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MIF1_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MIF1_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MODEM_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_MODEM_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_MODEM_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_NOCL0_NOCL1A_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_NOCL0_NOCL1A_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_NOCL0_NOCL1A_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_NOCL0_NOCL1A_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIC_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIC_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_PERIC_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIC_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PERIS_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIS_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_PERIS_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PERIS_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_PSP_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_PSP_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_PSP_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PSP_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_PSP_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_PSP_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_RGBP_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_RGBP_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_RGBP_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_RGBP_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_USB_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_USB_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_USB_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_USB_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_USI_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_USI_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_USI_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_USI_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_USI_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_USI_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_WLBT_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_WLBT_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_WLBT_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_WLBT_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_SI_P_YUVP_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_YUVP_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_SI_P_YUVP_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_SI_P_YUVP_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_SYSREG_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SYSREG_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_TREX_D_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_TREX_D_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_TREX_PPMU_D0_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_TREX_PPMU_D0_MODEM_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_TREX_PPMU_D1_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_TREX_PPMU_D1_MODEM_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_TREX_PPMU_D2_MODEM_QCH,
    CMU_NOCL0_DBG_NFO_TREX_PPMU_D2_MODEM_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_TREX_PPMU_DP_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_TREX_PPMU_DP_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_TREX_PPMU_D_MEM0_QCH,
    CMU_NOCL0_DBG_NFO_TREX_PPMU_D_MEM0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_TREX_PPMU_D_MEM1_QCH,
    CMU_NOCL0_DBG_NFO_TREX_PPMU_D_MEM1_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_TREX_PPMU_D_WLBT_QCH,
    CMU_NOCL0_DBG_NFO_TREX_PPMU_D_WLBT_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_TREX_PPMU_P_CLUSTER0_QCH,
    CMU_NOCL0_DBG_NFO_TREX_PPMU_P_CLUSTER0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_TREX_P_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_TREX_P_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_D0_MPACE_QCH,
    CMU_NOCL0_DBG_NFO_WOW_D0_MPACE_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_D1_MPACE_QCH,
    CMU_NOCL0_DBG_NFO_WOW_D1_MPACE_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL1A_SPARE0_SPARE,
    CMU_NOCL1A_SPARE1_SPARE,
    CMU_NOCL1A_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_NOCL1A_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_NOCL1A_UNDEFINED_SFRNOQUEUE_APB,
    CMU_NOCL1A_CLKOUT_CON_CMU_NOCL1A_CLKOUT0,
    CMU_NOCL1A_DBG_NFO_CMU_NOCL1A_CLKOUT0,
    CMU_NOCL1A_DMYQCH_CON_CMU_NOCL1A_CMUREF,
    CMU_NOCL1A_DBG_NFO_CMU_NOCL1A_CMUREF,
    CMU_NOCL1A_UNDEFINED_CMU_NOCL1A_HCHGEN_CLKMUX_CMUREF,
    CMU_NOCL1A_CLK_CON_DIV_CLK_NOCL1A_NOCP,
    CMU_NOCL1A_DBG_NFO_DIV_CLK_NOCL1A_NOCP,
    CMU_NOCL1A_PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER,
    CMU_NOCL1A_PLL_CON1_MUX_CLKCMU_NOCL1A_NOC_USER,
    CMU_NOCL1A_DBG_NFO_MUX_CLKCMU_NOCL1A_NOC_USER,
    CMU_NOCL1A_CLK_CON_MUX_CLK_NOCL1A_RCO_BOOST,
    CMU_NOCL1A_DBG_NFO_MUX_CLK_NOCL1A_RCO_BOOST,
    CMU_NOCL1A_CLK_CON_MUX_NOCL1A_CMUREF,
    CMU_NOCL1A_DBG_NFO_MUX_NOCL1A_CMUREF,
    CMU_NOCL1A_UNDEFINED_NOCL1A_HCHGEN_CLKMUX,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_APB_ASYNC_S2MPU_S0_ALIVE_IPCLKPORT_PCLKM,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_APB_ASYNC_S2MPU_S0_ALIVE_IPCLKPORT_PCLKM,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_AST_SI_G_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_DBG_NFO_LH_AST_SI_G_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_PCH_CON_LH_AST_SI_G_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_DBG_NFO_LH_AST_SI_G_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_AXI_MI_D0_DPU_QCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D0_DPU_QCH,
    CMU_NOCL1A_PCH_CON_LH_AXI_MI_D0_DPU_PCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D0_DPU_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_AXI_MI_D1_DPU_QCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D1_DPU_QCH,
    CMU_NOCL1A_PCH_CON_LH_AXI_MI_D1_DPU_PCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D1_DPU_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D_PSP_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AXI_MI_D_PSP_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_AXI_MI_D_PSP_QCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D_PSP_QCH,
    CMU_NOCL1A_PCH_CON_LH_AXI_MI_D_PSP_PCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D_PSP_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_AXI_MI_D_USB_QCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D_USB_QCH,
    CMU_NOCL1A_PCH_CON_LH_AXI_MI_D_USB_PCH,
    CMU_NOCL1A_DBG_NFO_LH_AXI_MI_D_USB_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_PCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D0_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH,
    CMU_NOCL1A_PCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_DBG_NFO_LH_TAXI_SI_D1_NOCL1A_NOCL0_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_S2MPU_S0_ALIVE_IPCLKPORT_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_S2MPU_S0_ALIVE_IPCLKPORT_CLK,
    CMU_NOCL1A_QCH_CON_S2MPU_S0_ALIVE_QCH_S0,
    CMU_NOCL1A_DBG_NFO_S2MPU_S0_ALIVE_QCH_S0,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_S2MPU_S0_PMMU0_ALIVE_IPCLKPORT_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_S2MPU_S0_PMMU0_ALIVE_IPCLKPORT_CLK,
    CMU_NOCL1A_QCH_CON_S2MPU_S0_PMMU0_ALIVE_QCH_S0,
    CMU_NOCL1A_DBG_NFO_S2MPU_S0_PMMU0_ALIVE_QCH_S0,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AXI_MI_D_ALIVE_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_MI_D_ALIVE_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AXI_MI_D_ALIVE_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_MI_D_ALIVE_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_ACLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_ACLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_ACLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_XIU_MMU_ALIVE_IPCLKPORT_ACLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_XIU_MMU_ALIVE_IPCLKPORT_ACLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_CMU_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_CMU_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_D_TZPC_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_D_TZPC_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_ECU_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_ECU_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SLH_AXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SLH_AXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
    CMU_NOCL1A_QCH_CON_SLH_AXI_MI_P_NOCL0_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_MI_P_NOCL0_NOCL1A_QCH,
    CMU_NOCL1A_PCH_CON_SLH_AXI_MI_P_NOCL0_NOCL1A_PCH,
    CMU_NOCL1A_DBG_NFO_SLH_AXI_MI_P_NOCL0_NOCL1A_PCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_SYSREG_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_SYSREG_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_TREX_D_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_TREX_D_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_TREX_PPMU_D0_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_TREX_PPMU_D0_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_TREX_PPMU_D1_NOCL1A_QCH,
    CMU_NOCL1A_DBG_NFO_TREX_PPMU_D1_NOCL1A_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_PCLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_PCLK,
    CMU_NOCL1A_QCH_CON_TREX_PPMU_D_ALIVE_QCH,
    CMU_NOCL1A_DBG_NFO_TREX_PPMU_D_ALIVE_QCH,
    CMU_NOCL1A_CLK_CON_GAT_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL1A_DBG_NFO_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    /*CMU_MIF0*/
    CMU_MIF0_SPARE0_SPARE,
    CMU_MIF0_SPARE1_SPARE,
    CMU_MIF0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MIF0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MIF0_QUEUE_CTRL_SFRQUEUE_APB,
    CMU_MIF0_QUEUE0_SFRQUEUE_APB,
    CMU_MIF0_QUEUE1_SFRQUEUE_APB,
    CMU_MIF0_QUEUE2_SFRQUEUE_APB,
    CMU_MIF0_QUEUE3_SFRQUEUE_APB,
    CMU_MIF0_QUEUE4_SFRQUEUE_APB,
    CMU_MIF0_QUEUE5_SFRQUEUE_APB,
    CMU_MIF0_QUEUE6_SFRQUEUE_APB,
    CMU_MIF0_QUEUE7_SFRQUEUE_APB,
    CMU_MIF0_DDRPHY_MODE_CMU_PHY_CLKDIV,
    CMU_MIF0_SHORTSTOP_CMU_CUSTOM_EMASHORTSTOP_MIF,
    CMU_MIF0_PLL_CON0_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF0_PLL_CON1_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF0_DBG_NFO_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF0_UNDEFINED_CLK_SHS__CLK_MIF_SHORTSTOP,
    CMU_MIF0_DBG_NFO_CLK_SHS__CLK_MIF_SHORTSTOP,
    CMU_MIF0_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_DUALRAIL,
    CMU_MIF0_CLKOUT_CON_CMU_MIF_CLKOUT0,
    CMU_MIF0_DBG_NFO_CMU_MIF_CLKOUT0,
    CMU_MIF0_DMYQCH_CON_CMU_MIF_CMUREF_QCH,
    CMU_MIF0_DBG_NFO_CMU_MIF_CMUREF_QCH,
    CMU_MIF0_CLK_CON_DIV_CLK_MIF_NOCD,
    CMU_MIF0_DBG_NFO_DIV_CLK_MIF_NOCD,
    CMU_MIF0_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF0_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF0_DBG_NFO_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF0_CLK_CON_MUX_MIF_CMUREF,
    CMU_MIF0_DBG_NFO_MUX_MIF_CMUREF,
    CMU_MIF0_PLL_CON3_PLL_MIF_MAIN,
    CMU_MIF0_PLL_CON6_PLL_MIF_MAIN,
    CMU_MIF0_PLL_CON7_PLL_MIF_MAIN,
    CMU_MIF0_PLL_CON4_PLL_MIF_MAIN,
    CMU_MIF0_PLL_CON0_PLL_MIF_MAIN,
    CMU_MIF0_PLL_LOCKTIME_PLL_MIF_MAIN,
    CMU_MIF0_PLL_CON1_PLL_MIF_MAIN,
    CMU_MIF0_PLL_CON2_PLL_MIF_MAIN,
    CMU_MIF0_PLL_LOCKTIME_REG_PLL_MIF_MAIN,
    CMU_MIF0_DBG_NFO_PLL_MIF_MAIN,
    CMU_MIF0_PLL_CON3_PLL_MIF_SUB,
    CMU_MIF0_PLL_CON6_PLL_MIF_SUB,
    CMU_MIF0_PLL_CON7_PLL_MIF_SUB,
    CMU_MIF0_PLL_CON4_PLL_MIF_SUB,
    CMU_MIF0_PLL_CON0_PLL_MIF_SUB,
    CMU_MIF0_PLL_LOCKTIME_PLL_MIF_SUB,
    CMU_MIF0_PLL_CON1_PLL_MIF_SUB,
    CMU_MIF0_PLL_CON2_PLL_MIF_SUB,
    CMU_MIF0_PLL_LOCKTIME_REG_PLL_MIF_SUB,
    CMU_MIF0_DBG_NFO_PLL_MIF_SUB,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK,
    CMU_MIF0_QCH_CON_DMC_QCH,
    CMU_MIF0_DBG_NFO_DMC_QCH,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_LH_MPACE_MI_D_MIF_IPCLKPORT_I_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_LH_MPACE_MI_D_MIF_IPCLKPORT_I_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_CMU_MIF0_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_CMU_MIF0_IPCLKPORT_PCLK,
    CMU_MIF0_QCH_CON_CMU_MIF0_QCH,
    CMU_MIF0_DBG_NFO_CMU_MIF0_QCH,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_QCH_CON_D_TZPC_MIF_QCH,
    CMU_MIF0_DBG_NFO_D_TZPC_MIF_QCH,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_QCH_CON_ECU_MIF_QCH,
    CMU_MIF0_DBG_NFO_ECU_MIF_QCH,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    CMU_MIF0_QCH_CON_QCH_ADAPTER_DDRPHY_QCH,
    CMU_MIF0_DBG_NFO_QCH_ADAPTER_DDRPHY_QCH,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    CMU_MIF0_QCH_CON_QCH_ADAPTER_DMC_QCH,
    CMU_MIF0_DBG_NFO_QCH_ADAPTER_DMC_QCH,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    CMU_MIF0_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH,
    CMU_MIF0_DBG_NFO_QCH_ADAPTER_PPC_DEBUG_QCH,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    CMU_MIF0_QCH_CON_SLH_AXI_MI_P_MIF_QCH,
    CMU_MIF0_DBG_NFO_SLH_AXI_MI_P_MIF_QCH,
    CMU_MIF0_PCH_CON_SLH_AXI_MI_P_MIF_PCH,
    CMU_MIF0_DBG_NFO_SLH_AXI_MI_P_MIF_PCH,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_QCH_CON_SPC_MIF_QCH,
    CMU_MIF0_DBG_NFO_SPC_MIF_QCH,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_QCH_CON_SYSREG_MIF_QCH,
    CMU_MIF0_DBG_NFO_SYSREG_MIF_QCH,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    CMU_MIF0_QCH_CON_SYSREG_PRIVATE_MIF_QCH,
    CMU_MIF0_DBG_NFO_SYSREG_PRIVATE_MIF_QCH,
    CMU_MIF0_CLK_CON_GAT_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MIF0_DBG_NFO_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    /*CMU_MIF1*/
    CMU_MIF1_SPARE0_SPARE,
    CMU_MIF1_SPARE1_SPARE,
    CMU_MIF1_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MIF1_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MIF1_QUEUE_CTRL_SFRQUEUE_APB,
    CMU_MIF1_QUEUE0_SFRQUEUE_APB,
    CMU_MIF1_QUEUE1_SFRQUEUE_APB,
    CMU_MIF1_QUEUE2_SFRQUEUE_APB,
    CMU_MIF1_QUEUE3_SFRQUEUE_APB,
    CMU_MIF1_QUEUE4_SFRQUEUE_APB,
    CMU_MIF1_QUEUE5_SFRQUEUE_APB,
    CMU_MIF1_QUEUE6_SFRQUEUE_APB,
    CMU_MIF1_QUEUE7_SFRQUEUE_APB,
    CMU_MIF1_DDRPHY_MODE_CMU_PHY_CLKDIV,
    CMU_MIF1_SHORTSTOP_CMU_CUSTOM_EMASHORTSTOP_MIF,
    CMU_MIF1_PLL_CON0_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF1_PLL_CON1_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF1_DBG_NFO_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF1_UNDEFINED_CLK_SHS__CLK_MIF_SHORTSTOP,
    CMU_MIF1_DBG_NFO_CLK_SHS__CLK_MIF_SHORTSTOP,
    CMU_MIF1_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_DUALRAIL,
    CMU_MIF1_CLKOUT_CON_CMU_MIF_CLKOUT0,
    CMU_MIF1_DBG_NFO_CMU_MIF_CLKOUT0,
    CMU_MIF1_DMYQCH_CON_CMU_MIF_CMUREF_QCH,
    CMU_MIF1_DBG_NFO_CMU_MIF_CMUREF_QCH,
    CMU_MIF1_CLK_CON_DIV_CLK_MIF_NOCD,
    CMU_MIF1_DBG_NFO_DIV_CLK_MIF_NOCD,
    CMU_MIF1_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF1_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF1_DBG_NFO_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF1_CLK_CON_MUX_MIF_CMUREF,
    CMU_MIF1_DBG_NFO_MUX_MIF_CMUREF,
    CMU_MIF1_PLL_CON3_PLL_MIF_MAIN,
    CMU_MIF1_PLL_CON6_PLL_MIF_MAIN,
    CMU_MIF1_PLL_CON7_PLL_MIF_MAIN,
    CMU_MIF1_PLL_CON4_PLL_MIF_MAIN,
    CMU_MIF1_PLL_CON0_PLL_MIF_MAIN,
    CMU_MIF1_PLL_LOCKTIME_PLL_MIF_MAIN,
    CMU_MIF1_PLL_CON1_PLL_MIF_MAIN,
    CMU_MIF1_PLL_CON2_PLL_MIF_MAIN,
    CMU_MIF1_PLL_LOCKTIME_REG_PLL_MIF_MAIN,
    CMU_MIF1_DBG_NFO_PLL_MIF_MAIN,
    CMU_MIF1_PLL_CON3_PLL_MIF_SUB,
    CMU_MIF1_PLL_CON6_PLL_MIF_SUB,
    CMU_MIF1_PLL_CON7_PLL_MIF_SUB,
    CMU_MIF1_PLL_CON4_PLL_MIF_SUB,
    CMU_MIF1_PLL_CON0_PLL_MIF_SUB,
    CMU_MIF1_PLL_LOCKTIME_PLL_MIF_SUB,
    CMU_MIF1_PLL_CON1_PLL_MIF_SUB,
    CMU_MIF1_PLL_CON2_PLL_MIF_SUB,
    CMU_MIF1_PLL_LOCKTIME_REG_PLL_MIF_SUB,
    CMU_MIF1_DBG_NFO_PLL_MIF_SUB,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK,
    CMU_MIF1_QCH_CON_DMC_QCH,
    CMU_MIF1_DBG_NFO_DMC_QCH,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_LH_MPACE_MI_D_MIF_IPCLKPORT_I_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_LH_MPACE_MI_D_MIF_IPCLKPORT_I_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_CMU_MIF1_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_CMU_MIF1_IPCLKPORT_PCLK,
    CMU_MIF1_QCH_CON_CMU_MIF1_QCH,
    CMU_MIF1_DBG_NFO_CMU_MIF1_QCH,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_QCH_CON_D_TZPC_MIF_QCH,
    CMU_MIF1_DBG_NFO_D_TZPC_MIF_QCH,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_QCH_CON_ECU_MIF_QCH,
    CMU_MIF1_DBG_NFO_ECU_MIF_QCH,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    CMU_MIF1_QCH_CON_QCH_ADAPTER_DDRPHY_QCH,
    CMU_MIF1_DBG_NFO_QCH_ADAPTER_DDRPHY_QCH,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    CMU_MIF1_QCH_CON_QCH_ADAPTER_DMC_QCH,
    CMU_MIF1_DBG_NFO_QCH_ADAPTER_DMC_QCH,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    CMU_MIF1_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH,
    CMU_MIF1_DBG_NFO_QCH_ADAPTER_PPC_DEBUG_QCH,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    CMU_MIF1_QCH_CON_SLH_AXI_MI_P_MIF_QCH,
    CMU_MIF1_DBG_NFO_SLH_AXI_MI_P_MIF_QCH,
    CMU_MIF1_PCH_CON_SLH_AXI_MI_P_MIF_PCH,
    CMU_MIF1_DBG_NFO_SLH_AXI_MI_P_MIF_PCH,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_QCH_CON_SPC_MIF_QCH,
    CMU_MIF1_DBG_NFO_SPC_MIF_QCH,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_QCH_CON_SYSREG_MIF_QCH,
    CMU_MIF1_DBG_NFO_SYSREG_MIF_QCH,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    CMU_MIF1_QCH_CON_SYSREG_PRIVATE_MIF_QCH,
    CMU_MIF1_DBG_NFO_SYSREG_PRIVATE_MIF_QCH,
    CMU_MIF1_CLK_CON_GAT_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MIF1_DBG_NFO_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,

    CMU_CSIS_SPARE0_SPARE,
    CMU_CSIS_SPARE1_SPARE,
    CMU_CSIS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CSIS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CSIS_UNDEFINED_SFRNOQUEUE_APB,
    CMU_CSIS_CLKOUT_CON_CMU_CSIS_CLKOUT0,
    CMU_CSIS_DBG_NFO_CMU_CSIS_CLKOUT0,
    CMU_CSIS_CLK_CON_DIV_CLK_CSIS_DCPHY,
    CMU_CSIS_DBG_NFO_DIV_CLK_CSIS_DCPHY,
    CMU_CSIS_CLK_CON_DIV_CLK_CSIS_NOCP,
    CMU_CSIS_DBG_NFO_DIV_CLK_CSIS_NOCP,
    CMU_CSIS_PLL_CON0_MUX_CLKCMU_CSIS_DCPHY_USER,
    CMU_CSIS_PLL_CON1_MUX_CLKCMU_CSIS_DCPHY_USER,
    CMU_CSIS_DBG_NFO_MUX_CLKCMU_CSIS_DCPHY_USER,
    CMU_CSIS_PLL_CON0_MUX_CLKCMU_CSIS_NOC_USER,
    CMU_CSIS_PLL_CON1_MUX_CLKCMU_CSIS_NOC_USER,
    CMU_CSIS_DBG_NFO_MUX_CLKCMU_CSIS_NOC_USER,
    CMU_CSIS_PLL_CON0_MUX_CLKCMU_CSIS_OIS_USER,
    CMU_CSIS_PLL_CON1_MUX_CLKCMU_CSIS_OIS_USER,
    CMU_CSIS_DBG_NFO_MUX_CLKCMU_CSIS_OIS_USER,
    CMU_CSIS_CLK_CON_MUX_CLK_CSIS_DCPHY,
    CMU_CSIS_DBG_NFO_MUX_CLK_CSIS_DCPHY,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_DMA,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_DMA,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP_TOP,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_PDP_TOP,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_TOP,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_TOP,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_VOTF,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF0,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_VOTF0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_SI_OTF0_CSIS_CSTAT_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF0_CSIS_CSTAT_QCH,
    CMU_CSIS_PCH_CON_LH_AST_SI_OTF0_CSIS_CSTAT_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF0_CSIS_CSTAT_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_SI_OTF1_CSIS_CSTAT_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF1_CSIS_CSTAT_QCH,
    CMU_CSIS_PCH_CON_LH_AST_SI_OTF1_CSIS_CSTAT_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF1_CSIS_CSTAT_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_SI_OTF2_CSIS_CSTAT_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF2_CSIS_CSTAT_QCH,
    CMU_CSIS_PCH_CON_LH_AST_SI_OTF2_CSIS_CSTAT_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF2_CSIS_CSTAT_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_LD0_CSIS_RGBP_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_LD0_CSIS_RGBP_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_SI_LD0_CSIS_RGBP_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_LD0_CSIS_RGBP_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_SI_LD0_CSIS_RGBP_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_LD0_CSIS_RGBP_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_LD1_CSIS_RGBP_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_LD1_CSIS_RGBP_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_SI_LD1_CSIS_RGBP_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_LD1_CSIS_RGBP_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_SI_LD1_CSIS_RGBP_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_LD1_CSIS_RGBP_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_SYSMMU_S0_CSIS_QCH_S0,
    CMU_CSIS_DBG_NFO_SYSMMU_S0_CSIS_QCH_S0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU0_CSIS_QCH_S0,
    CMU_CSIS_DBG_NFO_SYSMMU_S0_PMMU0_CSIS_QCH_S0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU1_CSIS_QCH_S0,
    CMU_CSIS_DBG_NFO_SYSMMU_S0_PMMU1_CSIS_QCH_S0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_VGEN_LITE0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_VGEN_LITE0_CSIS_QCH,
    CMU_CSIS_DBG_NFO_VGEN_LITE0_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_CMU_CSIS_QCH,
    CMU_CSIS_DBG_NFO_CMU_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_D_TZPC_CSIS_QCH,
    CMU_CSIS_DBG_NFO_D_TZPC_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_ECU_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_ECU_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_ECU_CSIS_QCH,
    CMU_CSIS_DBG_NFO_ECU_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_IP_POIS_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_IP_POIS_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_SI_IP_POIS_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_IP_POIS_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_SI_IP_POIS_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_IP_POIS_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4,
    CMU_CSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0,
    CMU_CSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS0,
    CMU_CSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1,
    CMU_CSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS1,
    CMU_CSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2,
    CMU_CSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS2,
    CMU_CSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3,
    CMU_CSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS3,
    CMU_CSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4,
    CMU_CSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS4,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_PPMU_D0_CSIS_QCH,
    CMU_CSIS_DBG_NFO_PPMU_D0_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_PPMU_D1_CSIS_QCH,
    CMU_CSIS_DBG_NFO_PPMU_D1_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_CSIS0_QCH,
    CMU_CSIS_DBG_NFO_QE_CSIS0_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_CSIS1_QCH,
    CMU_CSIS_DBG_NFO_QE_CSIS1_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_CSIS2_QCH,
    CMU_CSIS_DBG_NFO_QE_CSIS2_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_CSIS3_QCH,
    CMU_CSIS_DBG_NFO_QE_CSIS3_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_PDP_M0_QCH,
    CMU_CSIS_DBG_NFO_QE_PDP_M0_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_SLH_AXI_MI_P_CSIS_QCH,
    CMU_CSIS_DBG_NFO_SLH_AXI_MI_P_CSIS_QCH,
    CMU_CSIS_PCH_CON_SLH_AXI_MI_P_CSIS_PCH,
    CMU_CSIS_DBG_NFO_SLH_AXI_MI_P_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_SYSREG_CSIS_QCH,
    CMU_CSIS_DBG_NFO_SYSREG_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_MI_IP_POIS_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_MI_IP_POIS_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_MI_IP_POIS_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_MI_IP_POIS_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_MI_IP_POIS_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_MI_IP_POIS_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK,
    CMU_CSIS_QCH_CON_OIS_MCU_TOP_QCH,
    CMU_CSIS_DBG_NFO_OIS_MCU_TOP_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH,
    CMU_CSIS_DBG_NFO_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_SLH_AXI_SI_LP_CSIS_PERIC_QCH,
    CMU_CSIS_DBG_NFO_SLH_AXI_SI_LP_CSIS_PERIC_QCH,
    CMU_CSIS_PCH_CON_SLH_AXI_SI_LP_CSIS_PERIC_PCH,
    CMU_CSIS_DBG_NFO_SLH_AXI_SI_LP_CSIS_PERIC_PCH,
    CMU_CMGP_SPARE0_SPARE,
    CMU_CMGP_SPARE1_SPARE,
    CMU_CMGP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CMGP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CMGP_UNDEFINED_SFRNOQUEUE_APB,
    CMU_CMGP_CLKOUT_CON_CMU_CMGP_CLKOUT0,
    CMU_CMGP_DBG_NFO_CMU_CMGP_CLKOUT0,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI00_USI,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI00_USI,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI01_USI,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI01_USI,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI02_USI,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI02_USI,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI03_USI,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI03_USI,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI04_USI,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI04_USI,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI_I2C,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI_I2C,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI_I3C,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI_I3C,
    CMU_CMGP_PLL_CON0_MUX_CLKCMU_CMGP_NOC_USER,
    CMU_CMGP_PLL_CON1_MUX_CLKCMU_CMGP_NOC_USER,
    CMU_CMGP_DBG_NFO_MUX_CLKCMU_CMGP_NOC_USER,
    CMU_CMGP_PLL_CON0_MUX_CLKCMU_CMGP_PERI_USER,
    CMU_CMGP_PLL_CON1_MUX_CLKCMU_CMGP_PERI_USER,
    CMU_CMGP_DBG_NFO_MUX_CLKCMU_CMGP_PERI_USER,
    CMU_CMGP_PLL_CON0_MUX_CLKCMU_CMGP_RCO_USER,
    CMU_CMGP_PLL_CON1_MUX_CLKCMU_CMGP_RCO_USER,
    CMU_CMGP_DBG_NFO_MUX_CLKCMU_CMGP_RCO_USER,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I2C,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_I2C,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I3C,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_I3C,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_NOC,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_NOC,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI0,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI0,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI1,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI1,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI2,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI2,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI3,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI3,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI4,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI4,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK,
    CMU_CMGP_QCH_CON_I3C_CMGP0_QCH_P,
    CMU_CMGP_DBG_NFO_I3C_CMGP0_QCH_P,
    CMU_CMGP_QCH_CON_I3C_CMGP0_QCH_S,
    CMU_CMGP_DBG_NFO_I3C_CMGP0_QCH_S,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK,
    CMU_CMGP_QCH_CON_I3C_CMGP1_QCH_P,
    CMU_CMGP_DBG_NFO_I3C_CMGP1_QCH_P,
    CMU_CMGP_QCH_CON_I3C_CMGP1_QCH_S,
    CMU_CMGP_DBG_NFO_I3C_CMGP1_QCH_S,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_APBIF_GPIO_CMGP_QCH,
    CMU_CMGP_DBG_NFO_APBIF_GPIO_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_CMU_CMGP_QCH,
    CMU_CMGP_DBG_NFO_CMU_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_D_TZPC_CMGP_QCH,
    CMU_CMGP_DBG_NFO_D_TZPC_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_I2C_CMGP0_QCH,
    CMU_CMGP_DBG_NFO_I2C_CMGP0_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_I2C_CMGP1_QCH,
    CMU_CMGP_DBG_NFO_I2C_CMGP1_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_I2C_CMGP2_QCH,
    CMU_CMGP_DBG_NFO_I2C_CMGP2_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_I2C_CMGP3_QCH,
    CMU_CMGP_DBG_NFO_I2C_CMGP3_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_I2C_CMGP4_QCH,
    CMU_CMGP_DBG_NFO_I2C_CMGP4_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK,
    CMU_CMGP_QCH_CON_SLH_AXI_MI_LP_ALIVE_CMGP_QCH,
    CMU_CMGP_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CMGP_QCH,
    CMU_CMGP_PCH_CON_SLH_AXI_MI_LP_ALIVE_CMGP_PCH,
    CMU_CMGP_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CMGP_PCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2APM_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2APM_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2CHUB_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2CHUB_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2CP_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2CP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2GNSS_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2GNSS_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2PMU_AP_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2PMU_AP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2WLBT_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2WLBT_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP0_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP0_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP1_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP1_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP2_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP2_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP3_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP3_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP4_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP4_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK,
    CMU_CHUB_SPARE0_SPARE,
    CMU_CHUB_SPARE1_SPARE,
    CMU_CHUB_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CHUB_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CHUB_UNDEFINED_SFRNOQUEUE_APB,
    CMU_CHUB_CLKOUT_CON_CMU_CHUB_CLKOUT0,
    CMU_CHUB_DBG_NFO_CMU_CHUB_CLKOUT0,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_I2C,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_I2C,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_NOC,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_NOC,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI0,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI0,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI1,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI1,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI2,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI2,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI3,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI3,
    CMU_CHUB_PLL_CON0_MUX_CLKCMU_CHUB_NOC_USER,
    CMU_CHUB_PLL_CON1_MUX_CLKCMU_CHUB_NOC_USER,
    CMU_CHUB_DBG_NFO_MUX_CLKCMU_CHUB_NOC_USER,
    CMU_CHUB_PLL_CON0_MUX_CLKCMU_CHUB_RCO_USER,
    CMU_CHUB_PLL_CON1_MUX_CLKCMU_CHUB_RCO_USER,
    CMU_CHUB_DBG_NFO_MUX_CLKCMU_CHUB_RCO_USER,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_I2C,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_I2C,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_NOC,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_NOC,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_TIMER,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_TIMER,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI0,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI0,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI1,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI1,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI2,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI2,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI3,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI3,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK,
    CMU_CHUB_QCH_CON_I3C_CHUB_QCH_P,
    CMU_CHUB_DBG_NFO_I3C_CHUB_QCH_P,
    CMU_CHUB_QCH_CON_I3C_CHUB_QCH_S,
    CMU_CHUB_DBG_NFO_I3C_CHUB_QCH_S,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK,
    CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_0,
    CMU_CHUB_DBG_NFO_AHB_BUSMATRIX_CHUB_0,
    CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_1,
    CMU_CHUB_DBG_NFO_AHB_BUSMATRIX_CHUB_1,
    CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_2,
    CMU_CHUB_DBG_NFO_AHB_BUSMATRIX_CHUB_2,
    CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_3,
    CMU_CHUB_DBG_NFO_AHB_BUSMATRIX_CHUB_3,
    CMU_CHUB_MEMPG_CON_AHB_BUSMATRIX_CHUB_4,
    CMU_CHUB_DBG_NFO_AHB_BUSMATRIX_CHUB_4,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH,
    CMU_CHUB_DBG_NFO_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_APBIF_GPIO_CHUB_QCH,
    CMU_CHUB_DBG_NFO_APBIF_GPIO_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_APBIF_GPIO_CHUBEINT_QCH,
    CMU_CHUB_DBG_NFO_APBIF_GPIO_CHUBEINT_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK,
    CMU_CHUB_QCH_CON_CHUB_ALV_QCH,
    CMU_CHUB_DBG_NFO_CHUB_ALV_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK,
    CMU_CHUB_ASYNCREQ_MANAGER_QCH_CM4_CHUB_QCH_CPU,
    CMU_CHUB_DBG_NFO_CM4_CHUB_QCH_CPU,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_CMU_CHUB_QCH,
    CMU_CHUB_DBG_NFO_CMU_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_I2C_CHUB1_QCH,
    CMU_CHUB_DBG_NFO_I2C_CHUB1_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_I2C_CHUB2_QCH,
    CMU_CHUB_DBG_NFO_I2C_CHUB2_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_MI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_LH_AXI_MI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUB_QCH_CON_LH_AXI_MI_IP_MCHUB_CHUBVTS_QCH,
    CMU_CHUB_DBG_NFO_LH_AXI_MI_IP_MCHUB_CHUBVTS_QCH,
    CMU_CHUB_PCH_CON_LH_AXI_MI_IP_MCHUB_CHUBVTS_PCH,
    CMU_CHUB_DBG_NFO_LH_AXI_MI_IP_MCHUB_CHUBVTS_PCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_SI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_LH_AXI_SI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUB_QCH_CON_LH_AXI_SI_IP_SCHUB_CHUBVTS_QCH,
    CMU_CHUB_DBG_NFO_LH_AXI_SI_IP_SCHUB_CHUBVTS_QCH,
    CMU_CHUB_PCH_CON_LH_AXI_SI_IP_SCHUB_CHUBVTS_PCH,
    CMU_CHUB_DBG_NFO_LH_AXI_SI_IP_SCHUB_CHUBVTS_PCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0,
    CMU_CHUB_QCH_CON_PWM_CHUB_QCH,
    CMU_CHUB_DBG_NFO_PWM_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SYSREG_CHUB_QCH,
    CMU_CHUB_DBG_NFO_SYSREG_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2AP_QCH,
    CMU_CHUB_DBG_NFO_SYSREG_COMBINE_CHUB2AP_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2APM_QCH,
    CMU_CHUB_DBG_NFO_SYSREG_COMBINE_CHUB2APM_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2WLBT_QCH,
    CMU_CHUB_DBG_NFO_SYSREG_COMBINE_CHUB2WLBT_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_TIMER_CHUB_QCH,
    CMU_CHUB_DBG_NFO_TIMER_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_USI_CHUB0_QCH,
    CMU_CHUB_DBG_NFO_USI_CHUB0_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_USI_CHUB1_QCH,
    CMU_CHUB_DBG_NFO_USI_CHUB1_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_USI_CHUB2_QCH,
    CMU_CHUB_DBG_NFO_USI_CHUB2_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_USI_CHUB3_QCH,
    CMU_CHUB_DBG_NFO_USI_CHUB3_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_WDT_CHUB_QCH,
    CMU_CHUB_DBG_NFO_WDT_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SS_CHUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SS_CHUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK,
    CMU_CHUBVTS_SPARE0_SPARE,
    CMU_CHUBVTS_SPARE1_SPARE,
    CMU_CHUBVTS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CHUBVTS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CHUBVTS_UNDEFINED_SFRNOQUEUE_APB,
    CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_NOC,
    CMU_CHUBVTS_DBG_NFO_DIV_CLK_CHUBVTS_NOC,
    CMU_CHUBVTS_CLKOUT_CON_MUX_CHUBVTS_CLKOUT0,
    CMU_CHUBVTS_DBG_NFO_MUX_CHUBVTS_CLKOUT0,
    CMU_CHUBVTS_PLL_CON0_MUX_CLKCMU_CHUBVTS_NOC_USER,
    CMU_CHUBVTS_PLL_CON1_MUX_CLKCMU_CHUBVTS_NOC_USER,
    CMU_CHUBVTS_DBG_NFO_MUX_CLKCMU_CHUBVTS_NOC_USER,
    CMU_CHUBVTS_PLL_CON0_MUX_CLKCMU_CHUBVTS_RCO_USER,
    CMU_CHUBVTS_PLL_CON1_MUX_CLKCMU_CHUBVTS_RCO_USER,
    CMU_CHUBVTS_DBG_NFO_MUX_CLKCMU_CHUBVTS_RCO_USER,
    CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_NOC,
    CMU_CHUBVTS_DBG_NFO_MUX_CLK_CHUBVTS_NOC,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK,
    CMU_CHUBVTS_QCH_CON_BAAW_CHUB_QCH,
    CMU_CHUBVTS_DBG_NFO_BAAW_CHUB_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK,
    CMU_CHUBVTS_QCH_CON_BAAW_VTS_QCH,
    CMU_CHUBVTS_DBG_NFO_BAAW_VTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BPS_LP_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BPS_LP_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_CMU_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_CMU_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_D_TZPC_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_D_TZPC_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_ECU_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_ECU_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_MI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_LH_AXI_MI_IP_SCHUB_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_IP_SCHUB_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_LH_AXI_MI_IP_SCHUB_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_IP_SCHUB_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_MI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_LH_AXI_MI_IP_SVTS_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_IP_SVTS_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_LH_AXI_MI_IP_SVTS_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_IP_SVTS_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_SI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_LH_AXI_SI_IP_MCHUB_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_MCHUB_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_LH_AXI_SI_IP_MCHUB_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_MCHUB_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_SI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_LH_AXI_SI_IP_MVTS_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_MVTS_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_LH_AXI_SI_IP_MVTS_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_MVTS_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_MAILBOX_VTS_CHUB_QCH,
    CMU_CHUBVTS_DBG_NFO_MAILBOX_VTS_CHUB_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_S2PC_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_S2PC_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_SLH_AXI_MI_LP_ALIVE_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH,
    CMU_CHUBVTS_PCH_CON_SLH_AXI_SI_LD_CHUBVTS_ALIVE_PCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_SI_LD_CHUBVTS_ALIVE_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SWEEPER_C_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SWEEPER_C_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_QCH_CON_SWEEPER_C_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_SWEEPER_C_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_SYSREG_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_SYSREG_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK,
    CMU_CHUBVTS_QCH_CON_VGEN_LITE_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_VGEN_LITE_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK,
    CMU_CHUBVTS_QCH_CON_CHUB_RTC_QCH,
    CMU_CHUBVTS_DBG_NFO_CHUB_RTC_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_VTS_SPARE0_SPARE,
    CMU_VTS_SPARE1_SPARE,
    CMU_VTS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_VTS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_VTS_UNDEFINED_SFRNOQUEUE_APB,
    CMU_VTS_CLKOUT_CON_CMU_VTS_CLKOUT0,
    CMU_VTS_DBG_NFO_CMU_VTS_CLKOUT0,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_AUD,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_DMIC_AUD,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_DMIC_IF,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_DMIC_IF_DIV2,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_NOC,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_NOC,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF_CORE,
    CMU_VTS_PLL_CON0_MUX_CLKCMU_AUD_DMIC_BUS_USER,
    CMU_VTS_PLL_CON1_MUX_CLKCMU_AUD_DMIC_BUS_USER,
    CMU_VTS_DBG_NFO_MUX_CLKCMU_AUD_DMIC_BUS_USER,
    CMU_VTS_PLL_CON0_MUX_CLKCMU_VTS_NOC_USER,
    CMU_VTS_PLL_CON1_MUX_CLKCMU_VTS_NOC_USER,
    CMU_VTS_DBG_NFO_MUX_CLKCMU_VTS_NOC_USER,
    CMU_VTS_PLL_CON0_MUX_CLKCMU_VTS_RCO_USER,
    CMU_VTS_PLL_CON1_MUX_CLKCMU_VTS_RCO_USER,
    CMU_VTS_DBG_NFO_MUX_CLKCMU_VTS_RCO_USER,
    CMU_VTS_CLK_CON_MUX_CLK_VTS_DMIC_AUD,
    CMU_VTS_DBG_NFO_MUX_CLK_VTS_DMIC_AUD,
    CMU_VTS_CLK_CON_MUX_CLK_VTS_NOC,
    CMU_VTS_DBG_NFO_MUX_CLK_VTS_NOC,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DMYQCH_CON_DMIC_IF0_QCH_DMIC,
    CMU_VTS_DBG_NFO_DMIC_IF0_QCH_DMIC,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DMYQCH_CON_DMIC_IF1_QCH_DMIC,
    CMU_VTS_DBG_NFO_DMIC_IF1_QCH_DMIC,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK,
    CMU_VTS_DMYQCH_CON_PDM_DELAY_REMOVER_QCH,
    CMU_VTS_DBG_NFO_PDM_DELAY_REMOVER_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1,
    CMU_VTS_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0,
    CMU_VTS_DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD0,
    CMU_VTS_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1,
    CMU_VTS_DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD1,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK,
    CMU_VTS_MEMPG_CON_AHB_BUSMATRIX_VTS_0,
    CMU_VTS_DBG_NFO_AHB_BUSMATRIX_VTS_0,
    CMU_VTS_MEMPG_CON_AHB_BUSMATRIX_VTS_1,
    CMU_VTS_DBG_NFO_AHB_BUSMATRIX_VTS_1,
    CMU_VTS_MEMPG_CON_AHB_BUSMATRIX_VTS_2,
    CMU_VTS_DBG_NFO_AHB_BUSMATRIX_VTS_2,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK,
    CMU_VTS_ASYNCREQ_MANAGER_QCH_CM4_VTS_QCH_CPU,
    CMU_VTS_DBG_NFO_CM4_VTS_QCH_CPU,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_CMU_VTS_QCH,
    CMU_VTS_DBG_NFO_CMU_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_DMIC_AHB0_QCH_PCLK,
    CMU_VTS_DBG_NFO_DMIC_AHB0_QCH_PCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_DMIC_AHB2_QCH_PCLK,
    CMU_VTS_DBG_NFO_DMIC_AHB2_QCH_PCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_DMIC_IF0_QCH_PCLK,
    CMU_VTS_DBG_NFO_DMIC_IF0_QCH_PCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_DMIC_IF1_QCH_PCLK,
    CMU_VTS_DBG_NFO_DMIC_IF1_QCH_PCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_GPIO_VTS_QCH,
    CMU_VTS_DBG_NFO_GPIO_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS,
    CMU_VTS_QCH_CON_HWACG_SYS_DMIC0_QCH,
    CMU_VTS_DBG_NFO_HWACG_SYS_DMIC0_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS,
    CMU_VTS_QCH_CON_HWACG_SYS_DMIC2_QCH,
    CMU_VTS_DBG_NFO_HWACG_SYS_DMIC2_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_MI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_LH_AXI_MI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_VTS_QCH_CON_LH_AXI_MI_IP_MVTS_CHUBVTS_QCH,
    CMU_VTS_DBG_NFO_LH_AXI_MI_IP_MVTS_CHUBVTS_QCH,
    CMU_VTS_PCH_CON_LH_AXI_MI_IP_MVTS_CHUBVTS_PCH,
    CMU_VTS_DBG_NFO_LH_AXI_MI_IP_MVTS_CHUBVTS_PCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_SI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_LH_AXI_SI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_VTS_QCH_CON_LH_AXI_SI_IP_SVTS_CHUBVTS_QCH,
    CMU_VTS_DBG_NFO_LH_AXI_SI_IP_SVTS_CHUBVTS_QCH,
    CMU_VTS_PCH_CON_LH_AXI_SI_IP_SVTS_CHUBVTS_PCH,
    CMU_VTS_DBG_NFO_LH_AXI_SI_IP_SVTS_CHUBVTS_PCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_MAILBOX_ABOX_VTS_QCH,
    CMU_VTS_DBG_NFO_MAILBOX_ABOX_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_MAILBOX_AP_VTS_QCH,
    CMU_VTS_DBG_NFO_MAILBOX_AP_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_ACLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_DEBUG_QCH_ACLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_PCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_DEBUG_QCH_PCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_SYSREG_VTS_QCH,
    CMU_VTS_DBG_NFO_SYSREG_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_TIMER_VTS_QCH,
    CMU_VTS_DBG_NFO_TIMER_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_WDT_VTS_QCH,
    CMU_VTS_DBG_NFO_WDT_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_RX_BCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_DEBUG_QCH_RX_BCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_TX_BCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_DEBUG_QCH_TX_BCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_DEBUG_QCH_CCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_DEBUG_QCH_CCLK,
    CMU_DBGCORE_SPARE0_SPARE,
    CMU_DBGCORE_SPARE1_SPARE,
    CMU_DBGCORE_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DBGCORE_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DBGCORE_UNDEFINED_SFRNOQUEUE_APB,
    CMU_DBGCORE_CLKOUT_CON_CMU_DBGCORE_CLKOUT0,
    CMU_DBGCORE_DBG_NFO_CMU_DBGCORE_CLKOUT0,
    CMU_DBGCORE_CLK_CON_DIV_CLK_DBGCORE_NOC_DIV,
    CMU_DBGCORE_DBG_NFO_DIV_CLK_DBGCORE_NOC_DIV,
    CMU_DBGCORE_CLK_CON_MUX_CLK_DBGCORE_NOC,
    CMU_DBGCORE_DBG_NFO_MUX_CLK_DBGCORE_NOC,
    CMU_DBGCORE_PLL_CON0_MUX_CLKCMU_DBGCORE_USER,
    CMU_DBGCORE_PLL_CON1_MUX_CLKCMU_DBGCORE_USER,
    CMU_DBGCORE_DBG_NFO_MUX_CLKCMU_DBGCORE_USER,
    CMU_DBGCORE_CLK_CON_MUX_FREE_OSCCLK_DBGCORE,
    CMU_DBGCORE_DBG_NFO_MUX_FREE_OSCCLK_DBGCORE,
    CMU_DBGCORE_CLK_CON_MUX_OSCCLK_CMU_DBGCORE,
    CMU_DBGCORE_DBG_NFO_MUX_OSCCLK_CMU_DBGCORE,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_APBIF_CSSYS_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_APBIF_CSSYS_ALIVE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK,
    CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH_OSC,
    CMU_DBGCORE_DBG_NFO_MDIS_DBGCORE_QCH_OSC,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK,
    CMU_DBGCORE_MEMPG_CON_AHB_BUSMATRIX_DBGCORE_0,
    CMU_DBGCORE_DBG_NFO_AHB_BUSMATRIX_DBGCORE_0,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK,
    CMU_DBGCORE_QCH_CON_APBIF_S2D_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_APBIF_S2D_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_CMU_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_CMU_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_D_TZPC_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_D_TZPC_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK,
    CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_S_DBG,
    CMU_DBGCORE_DBG_NFO_GREBEINTEGRATION_DBGCORE_QCH_S_DBG,
    CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE,
    CMU_DBGCORE_DBG_NFO_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IP_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_MI_IP_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IP_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_ID_DBGCORE_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK,
    CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_MDIS_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK,
    CMU_DBGCORE_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH,
    CMU_DBGCORE_DBG_NFO_RSTNSYNC_CLK_DBGCORE_GREBE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_SYSREG_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_CORE_QCH,
    CMU_DBGCORE_DBG_NFO_SYSREG_DBGCORE_CORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_WDT_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_WDT_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH,
    CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH,
    CMU_DBGCORE_PCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_PCH,
    CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_QCH,
    CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_QCH,
    CMU_DBGCORE_PCH_CON_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_PCH,
    CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DPU_SPARE0_SPARE,
    CMU_DPU_SPARE1_SPARE,
    CMU_DPU_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DPU_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DPU_UNDEFINED_SFRNOQUEUE_APB,
    CMU_DPU_CLKOUT_CON_CMU_DPU_CLKOUT0,
    CMU_DPU_DBG_NFO_CMU_DPU_CLKOUT0,
    CMU_DPU_CLK_CON_DIV_CLK_DPU_NOCP,
    CMU_DPU_DBG_NFO_DIV_CLK_DPU_NOCP,
    CMU_DPU_PLL_CON0_MUX_CLKCMU_DPU_DSIM_USER,
    CMU_DPU_PLL_CON1_MUX_CLKCMU_DPU_DSIM_USER,
    CMU_DPU_DBG_NFO_MUX_CLKCMU_DPU_DSIM_USER,
    CMU_DPU_PLL_CON0_MUX_CLKCMU_DPU_NOC_USER,
    CMU_DPU_PLL_CON1_MUX_CLKCMU_DPU_NOC_USER,
    CMU_DPU_DBG_NFO_MUX_CLKCMU_DPU_NOC_USER,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK,
    CMU_DPU_QCH_CON_DPU_QCH_DPU_DSIM0,
    CMU_DPU_DBG_NFO_DPU_QCH_DPU_DSIM0,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON,
    CMU_DPU_MEMPG_CON_DPU_0,
    CMU_DPU_DBG_NFO_DPU_0,
    CMU_DPU_MEMPG_CON_DPU_7,
    CMU_DPU_DBG_NFO_DPU_7,
    CMU_DPU_MEMPG_CON_DPU_8,
    CMU_DPU_DBG_NFO_DPU_8,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA,
    CMU_DPU_MEMPG_CON_DPU_2,
    CMU_DPU_DBG_NFO_DPU_2,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP,
    CMU_DPU_MEMPG_CON_DPU_1,
    CMU_DPU_DBG_NFO_DPU_1,
    CMU_DPU_QCH_CON_DPU_QCH_DPU,
    CMU_DPU_DBG_NFO_DPU_QCH_DPU,
    CMU_DPU_QCH_CON_DPU_QCH_DPU_C2SERV,
    CMU_DPU_DBG_NFO_DPU_QCH_DPU_C2SERV,
    CMU_DPU_QCH_CON_DPU_QCH_DPU_DMA,
    CMU_DPU_DBG_NFO_DPU_QCH_DPU_DMA,
    CMU_DPU_QCH_CON_DPU_QCH_DPU_DPP,
    CMU_DPU_DBG_NFO_DPU_QCH_DPU_DPP,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK,
    CMU_DPU_QCH_CON_LH_AXI_SI_D0_DPU_QCH,
    CMU_DPU_DBG_NFO_LH_AXI_SI_D0_DPU_QCH,
    CMU_DPU_PCH_CON_LH_AXI_SI_D0_DPU_PCH,
    CMU_DPU_DBG_NFO_LH_AXI_SI_D0_DPU_PCH,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK,
    CMU_DPU_QCH_CON_LH_AXI_SI_D1_DPU_QCH,
    CMU_DPU_DBG_NFO_LH_AXI_SI_D1_DPU_QCH,
    CMU_DPU_PCH_CON_LH_AXI_SI_D1_DPU_PCH,
    CMU_DPU_DBG_NFO_LH_AXI_SI_D1_DPU_PCH,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_S0_DPU_IPCLKPORT_CLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_SYSMMU_S0_DPU_IPCLKPORT_CLK,
    CMU_DPU_MEMPG_CON_SYSMMU_S0_DPU_4,
    CMU_DPU_DBG_NFO_SYSMMU_S0_DPU_4,
    CMU_DPU_QCH_CON_SYSMMU_S0_DPU_QCH_S0,
    CMU_DPU_DBG_NFO_SYSMMU_S0_DPU_QCH_S0,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_S0_PMMU0_DPU_IPCLKPORT_CLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_SYSMMU_S0_PMMU0_DPU_IPCLKPORT_CLK,
    CMU_DPU_MEMPG_CON_SYSMMU_S0_PMMU0_DPU_5,
    CMU_DPU_DBG_NFO_SYSMMU_S0_PMMU0_DPU_5,
    CMU_DPU_QCH_CON_SYSMMU_S0_PMMU0_DPU_QCH_S0,
    CMU_DPU_DBG_NFO_SYSMMU_S0_PMMU0_DPU_QCH_S0,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSMMU_S0_PMMU1_DPU_IPCLKPORT_CLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_SYSMMU_S0_PMMU1_DPU_IPCLKPORT_CLK,
    CMU_DPU_MEMPG_CON_SYSMMU_S0_PMMU1_DPU_6,
    CMU_DPU_DBG_NFO_SYSMMU_S0_PMMU1_DPU_6,
    CMU_DPU_QCH_CON_SYSMMU_S0_PMMU1_DPU_QCH_S0,
    CMU_DPU_DBG_NFO_SYSMMU_S0_PMMU1_DPU_QCH_S0,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_XIU_MMU_DPU_IPCLKPORT_ACLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_XIU_MMU_DPU_IPCLKPORT_ACLK,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK,
    CMU_DPU_QCH_CON_CMU_DPU_QCH,
    CMU_DPU_DBG_NFO_CMU_DPU_QCH,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK,
    CMU_DPU_QCH_CON_D_TZPC_DPU_QCH,
    CMU_DPU_DBG_NFO_D_TZPC_DPU_QCH,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK,
    CMU_DPU_QCH_CON_ECU_DPU_QCH,
    CMU_DPU_DBG_NFO_ECU_DPU_QCH,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK,
    CMU_DPU_QCH_CON_PPMU_D0_DPU_QCH,
    CMU_DPU_DBG_NFO_PPMU_D0_DPU_QCH,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK,
    CMU_DPU_QCH_CON_PPMU_D1_DPU_QCH,
    CMU_DPU_DBG_NFO_PPMU_D1_DPU_QCH,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK,
    CMU_DPU_QCH_CON_SLH_AXI_MI_P_DPU_QCH,
    CMU_DPU_DBG_NFO_SLH_AXI_MI_P_DPU_QCH,
    CMU_DPU_PCH_CON_SLH_AXI_MI_P_DPU_PCH,
    CMU_DPU_DBG_NFO_SLH_AXI_MI_P_DPU_PCH,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK,
    CMU_DPU_QCH_CON_SYSREG_DPU_QCH,
    CMU_DPU_DBG_NFO_SYSREG_DPU_QCH,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0,
    CMU_DPU_QCH_CON_DPU_QCH_DPU_OSDDSIM0,
    CMU_DPU_DBG_NFO_DPU_QCH_DPU_OSDDSIM0,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
    CMU_DPU_CLK_CON_GAT_BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DPU_DBG_NFO_BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_GNPU0_SPARE0_SPARE,
    CMU_GNPU0_SPARE1_SPARE,
    CMU_GNPU0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_GNPU0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_GNPU0_UNDEFINED_SFRNOQUEUE_APB,
    CMU_GNPU0_CLK_CON_CLKBUF_CLK_GNPU0_XMAA0,
    CMU_GNPU0_DBG_NFO_CLKBUF_CLK_GNPU0_XMAA0,
    CMU_GNPU0_CLK_CON_CLKBUF_CLK_GNPU0_XMAA1,
    CMU_GNPU0_DBG_NFO_CLKBUF_CLK_GNPU0_XMAA1,
    CMU_GNPU0_CLKOUT_CON_CMU_GNPU0_CLKOUT0,
    CMU_GNPU0_DBG_NFO_CMU_GNPU0_CLKOUT0,
    CMU_GNPU0_UNDEFINED_DIV_CLK_GNPU0_NOC,
    CMU_GNPU0_CLKDIVSTEP_CON_DIV_CLK_GNPU0_NOC,
    CMU_GNPU0_CLKDIVSTEP_DIV_CLK_GNPU0_NOC,
    CMU_GNPU0_DBG_NFO_DIV_CLK_GNPU0_NOC,
    CMU_GNPU0_CLKDIVSTEP_STAT_DIV_CLK_GNPU0_NOC,
    CMU_GNPU0_CLK_CON_DIV_CLK_GNPU0_NOCP,
    CMU_GNPU0_DBG_NFO_DIV_CLK_GNPU0_NOCP,
    CMU_GNPU0_UNDEFINED_DIV_CLK_GNPU0_XMAA,
    CMU_GNPU0_CLKDIVSTEP_CON_DIV_CLK_GNPU0_XMAA,
    CMU_GNPU0_CLKDIVSTEP_DIV_CLK_GNPU0_XMAA,
    CMU_GNPU0_DBG_NFO_DIV_CLK_GNPU0_XMAA,
    CMU_GNPU0_CLKDIVSTEP_STAT_DIV_CLK_GNPU0_XMAA,
    CMU_GNPU0_PLL_CON0_MUX_CLKCMU_GNPU0_NOC_USER,
    CMU_GNPU0_PLL_CON1_MUX_CLKCMU_GNPU0_NOC_USER,
    CMU_GNPU0_DBG_NFO_MUX_CLKCMU_GNPU0_NOC_USER,
    CMU_GNPU0_PLL_CON0_MUX_CLKCMU_GNPU0_XMAA_USER,
    CMU_GNPU0_PLL_CON1_MUX_CLKCMU_GNPU0_XMAA_USER,
    CMU_GNPU0_DBG_NFO_MUX_CLKCMU_GNPU0_XMAA_USER,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_HTU_GNPU0_QCH_CLK,
    CMU_GNPU0_DBG_NFO_HTU_GNPU0_QCH_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_HTU_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_HTU_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_QCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_QCH,
    CMU_GNPU0_PCH_CON_LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_PCH,
    CMU_GNPU0_DBG_NFO_LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU0_QCH,
    CMU_GNPU0_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU0_QCH,
    CMU_GNPU0_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU0_PCH,
    CMU_GNPU0_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU0_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU0_DNC_QCH,
    CMU_GNPU0_DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU0_DNC_QCH,
    CMU_GNPU0_PCH_CON_LH_AXI_SI_LD_CTRL_GNPU0_DNC_PCH,
    CMU_GNPU0_DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU0_DNC_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU0_DNC_QCH,
    CMU_GNPU0_DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU0_DNC_QCH,
    CMU_GNPU0_PCH_CON_LH_AXI_SI_LD_DRAM_GNPU0_DNC_PCH,
    CMU_GNPU0_DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU0_DNC_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCD_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCD_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCD_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCD_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_CMU_GNPU0_IPCLKPORT_PCLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_CMU_GNPU0_IPCLKPORT_PCLK,
    CMU_GNPU0_QCH_CON_CMU_GNPU0_QCH,
    CMU_GNPU0_DBG_NFO_CMU_GNPU0_QCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_D_TZPC_GNPU0_IPCLKPORT_PCLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_D_TZPC_GNPU0_IPCLKPORT_PCLK,
    CMU_GNPU0_QCH_CON_D_TZPC_GNPU0_QCH,
    CMU_GNPU0_DBG_NFO_D_TZPC_GNPU0_QCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_PCLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_PCLK,
    CMU_GNPU0_QCH_CON_HTU_GNPU0_QCH_PCLK,
    CMU_GNPU0_DBG_NFO_HTU_GNPU0_QCH_PCLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCP_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCP_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCP_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCP_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_GNPU0_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU0_QCH,
    CMU_GNPU0_DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU0_QCH,
    CMU_GNPU0_PCH_CON_SLH_AXI_MI_LP_DNC_GNPU0_PCH,
    CMU_GNPU0_DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU0_PCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_SYSREG_GNPU0_IPCLKPORT_PCLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_SYSREG_GNPU0_IPCLKPORT_PCLK,
    CMU_GNPU0_QCH_CON_SYSREG_GNPU0_QCH,
    CMU_GNPU0_DBG_NFO_SYSREG_GNPU0_QCH,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA0_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA0_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1,
    CMU_GNPU0_QCH_CON_IP_NPUCORE_QCH_CORE,
    CMU_GNPU0_DBG_NFO_IP_NPUCORE_QCH_CORE,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA1_IPCLKPORT_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA1_IPCLKPORT_CLK,
    CMU_GNPU0_CLK_CON_GAT_BLK_GNPU0_UID_BLK_GNPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_GNPU0_DBG_NFO_BLK_GNPU0_UID_BLK_GNPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_SDMA_SPARE0_SPARE,
    CMU_SDMA_SPARE1_SPARE,
    CMU_SDMA_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_SDMA_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_SDMA_UNDEFINED_SFRNOQUEUE_APB,
    CMU_SDMA_CLKOUT_CON_CMU_SDMA_CLKOUT0,
    CMU_SDMA_DBG_NFO_CMU_SDMA_CLKOUT0,
    CMU_SDMA_UNDEFINED_DIV_CLK_SDMA_NOCD,
    CMU_SDMA_CLKDIVSTEP_CON_DIV_CLK_SDMA_NOCD,
    CMU_SDMA_CLKDIVSTEP_DIV_CLK_SDMA_NOCD,
    CMU_SDMA_DBG_NFO_DIV_CLK_SDMA_NOCD,
    CMU_SDMA_CLKDIVSTEP_STAT_DIV_CLK_SDMA_NOCD,
    CMU_SDMA_CLK_CON_DIV_CLK_SDMA_NOCP,
    CMU_SDMA_DBG_NFO_DIV_CLK_SDMA_NOCP,
    CMU_SDMA_PLL_CON0_MUC_CLKCMU_SDMA_NOC_USER,
    CMU_SDMA_PLL_CON1_MUC_CLKCMU_SDMA_NOC_USER,
    CMU_SDMA_DBG_NFO_MUC_CLKCMU_SDMA_NOC_USER,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_IP_SDMA_WRAP_QCH,
    CMU_SDMA_DBG_NFO_IP_SDMA_WRAP_QCH,
    CMU_SDMA_QCH_CON_IP_SDMA_WRAP_QCH_2,
    CMU_SDMA_DBG_NFO_IP_SDMA_WRAP_QCH_2,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AXI_MI_LD_SRAM_DNC_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_SRAM_DNC_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_SI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AXI_SI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AXI_SI_LD_MMU0_SDMA_DNC_QCH,
    CMU_SDMA_DBG_NFO_LH_AXI_SI_LD_MMU0_SDMA_DNC_QCH,
    CMU_SDMA_PCH_CON_LH_AXI_SI_LD_MMU0_SDMA_DNC_PCH,
    CMU_SDMA_DBG_NFO_LH_AXI_SI_LD_MMU0_SDMA_DNC_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_SI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AXI_SI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AXI_SI_LD_MMU1_SDMA_DNC_QCH,
    CMU_SDMA_DBG_NFO_LH_AXI_SI_LD_MMU1_SDMA_DNC_QCH,
    CMU_SDMA_PCH_CON_LH_AXI_SI_LD_MMU1_SDMA_DNC_PCH,
    CMU_SDMA_DBG_NFO_LH_AXI_SI_LD_MMU1_SDMA_DNC_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_CMU_SDMA_QCH,
    CMU_SDMA_DBG_NFO_CMU_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_D_TZPC_SDMA_QCH,
    CMU_SDMA_DBG_NFO_D_TZPC_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH,
    CMU_SDMA_DBG_NFO_SLH_AXI_MI_LP_DNC_SDMA_QCH,
    CMU_SDMA_PCH_CON_SLH_AXI_MI_LP_DNC_SDMA_PCH,
    CMU_SDMA_DBG_NFO_SLH_AXI_MI_LP_DNC_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_SYSREG_SDMA_QCH,
    CMU_SDMA_DBG_NFO_SYSREG_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DNC_SPARE0_SPARE,
    CMU_DNC_SPARE1_SPARE,
    CMU_DNC_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DNC_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DNC_UNDEFINED_SFRNOQUEUE_APB,
    CMU_DNC_CLKOUT_CON_CMU_DNC_CLKOUT0,
    CMU_DNC_DBG_NFO_CMU_DNC_CLKOUT0,
    CMU_DNC_UNDEFINED_DIV_CLK_DNC_NOCD,
    CMU_DNC_CLKDIVSTEP_CON_DIV_CLK_DNC_NOCD,
    CMU_DNC_CLKDIVSTEP_DIV_CLK_DNC_NOCD,
    CMU_DNC_DBG_NFO_DIV_CLK_DNC_NOCD,
    CMU_DNC_CLKDIVSTEP_STAT_DIV_CLK_DNC_NOCD,
    CMU_DNC_CLK_CON_DIV_CLK_DNC_NOCP,
    CMU_DNC_DBG_NFO_DIV_CLK_DNC_NOCP,
    CMU_DNC_PLL_CON0_MUX_CLKCMU_DNC_HTU_USER,
    CMU_DNC_PLL_CON1_MUX_CLKCMU_DNC_HTU_USER,
    CMU_DNC_DBG_NFO_MUX_CLKCMU_DNC_HTU_USER,
    CMU_DNC_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER,
    CMU_DNC_PLL_CON1_MUX_CLKCMU_DNC_NOC_USER,
    CMU_DNC_DBG_NFO_MUX_CLKCMU_DNC_NOC_USER,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_HTU_DNC_QCH_CLK,
    CMU_DNC_DBG_NFO_HTU_DNC_QCH_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_HTU_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_HTU_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM,
    CMU_DNC_DMYQCH_CON_ADM_DAP_DNC_QCH,
    CMU_DNC_DBG_NFO_ADM_DAP_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_AS_APB_VGEN_D_DNC_IPCLKPORT_PCLKM,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_AS_APB_VGEN_D_DNC_IPCLKPORT_PCLKM,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK,
    CMU_DNC_QCH_CON_IP_DNC_QCH,
    CMU_DNC_DBG_NFO_IP_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_ID_IPDNC_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_ID_IPDNC_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_ID_IPDNC_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_ID_IPDNC_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU0_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU0_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_MMU0_SDMA_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_MMU0_SDMA_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_MMU0_SDMA_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_MMU0_SDMA_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_MMU1_SDMA_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_MMU1_SDMA_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_MMU1_SDMA_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_MMU1_SDMA_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_D0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_D0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_D0_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_D0_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_D0_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_D0_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_D1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_D1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_D1_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_D1_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_D1_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_D1_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU0_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SDMA_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_SRAM_DNC_SDMA_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_SRAM_DNC_SDMA_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_ACLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_ACLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_ACLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_ACLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_ACLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_ACLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK,
    CMU_DNC_QCH_CON_SYSMMU_S0_DNC_QCH_S0,
    CMU_DNC_DBG_NFO_SYSMMU_S0_DNC_QCH_S0,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK,
    CMU_DNC_QCH_CON_SYSMMU_S0_PMMU0_DNC_QCH_S0,
    CMU_DNC_DBG_NFO_SYSMMU_S0_PMMU0_DNC_QCH_S0,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK,
    CMU_DNC_QCH_CON_SYSMMU_S0_PMMU1_DNC_QCH_S0,
    CMU_DNC_DBG_NFO_SYSMMU_S0_PMMU1_DNC_QCH_S0,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK,
    CMU_DNC_QCH_CON_SYSMMU_S1_DNC_QCH_S0,
    CMU_DNC_DBG_NFO_SYSMMU_S1_DNC_QCH_S0,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK,
    CMU_DNC_QCH_CON_SYSMMU_S1_PMMU0_DNC_QCH_S0,
    CMU_DNC_DBG_NFO_SYSMMU_S1_PMMU0_DNC_QCH_S0,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_VGEN_D_DNC_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_VGEN_D_DNC_IPCLKPORT_CLK,
    CMU_DNC_QCH_CON_VGEN_D_DNC_QCH,
    CMU_DNC_DBG_NFO_VGEN_D_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_VGEN_LITE_D_DNC_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_VGEN_LITE_D_DNC_IPCLKPORT_CLK,
    CMU_DNC_QCH_CON_VGEN_LITE_D_DNC_QCH,
    CMU_DNC_DBG_NFO_VGEN_LITE_D_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_XIU_MMU_DNC_IPCLKPORT_ACLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_XIU_MMU_DNC_IPCLKPORT_ACLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK,
    CMU_DNC_QCH_CON_CMU_DNC_QCH,
    CMU_DNC_DBG_NFO_CMU_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK,
    CMU_DNC_QCH_CON_D_TZPC_DNC_QCH,
    CMU_DNC_DBG_NFO_D_TZPC_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK,
    CMU_DNC_QCH_CON_HTU_DNC_QCH_PCLK,
    CMU_DNC_DBG_NFO_HTU_DNC_QCH_PCLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_ID_IPDNC_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_ID_IPDNC_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_ID_IPDNC_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_ID_IPDNC_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_PCLK,
    CMU_DNC_QCH_CON_PPMU_D_DNC0_QCH,
    CMU_DNC_DBG_NFO_PPMU_D_DNC0_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_PCLK,
    CMU_DNC_QCH_CON_PPMU_D_DNC1_QCH,
    CMU_DNC_DBG_NFO_PPMU_D_DNC1_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_PCLK,
    CMU_DNC_QCH_CON_PPMU_D_IPDNC_QCH,
    CMU_DNC_DBG_NFO_PPMU_D_IPDNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_MI_P_DNC_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_MI_P_DNC_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_MI_P_DNC_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_MI_P_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU0_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU0_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SDMA_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_SDMA_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SDMA_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK,
    CMU_DNC_QCH_CON_SYSREG_DNC_QCH,
    CMU_DNC_DBG_NFO_SYSREG_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_PSP_SPARE0_SPARE,
    CMU_PSP_SPARE1_SPARE,
    CMU_PSP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_PSP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_PSP_UNDEFINED_SFRNOQUEUE_APB,
    CMU_PSP_CLKOUT_CON_CMU_PSP_CLKOUT0,
    CMU_PSP_DBG_NFO_CMU_PSP_CLKOUT0,
    CMU_PSP_CLK_CON_DIV_CLK_PSP_NOCP,
    CMU_PSP_DBG_NFO_DIV_CLK_PSP_NOCP,
    CMU_PSP_PLL_CON0_MUX_CLKCMU_PSP_NOC_USER,
    CMU_PSP_PLL_CON1_MUX_CLKCMU_PSP_NOC_USER,
    CMU_PSP_DBG_NFO_MUX_CLKCMU_PSP_NOC_USER,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_AD_APB_S2MPU_PSP_IPCLKPORT_PCLKM,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_AD_APB_S2MPU_PSP_IPCLKPORT_PCLKM,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_AD_APB_VGEN_LITE_PSP_IPCLKPORT_PCLKM,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_AD_APB_VGEN_LITE_PSP_IPCLKPORT_PCLKM,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_LH_AXI_MI_ID_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_LH_AXI_MI_ID_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_QCH_CON_LH_AXI_MI_ID_PSP_QCH,
    CMU_PSP_DBG_NFO_LH_AXI_MI_ID_PSP_QCH,
    CMU_PSP_PCH_CON_LH_AXI_MI_ID_PSP_PCH,
    CMU_PSP_DBG_NFO_LH_AXI_MI_ID_PSP_PCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_LH_AXI_SI_D_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_LH_AXI_SI_D_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_QCH_CON_LH_AXI_SI_D_PSP_QCH,
    CMU_PSP_DBG_NFO_LH_AXI_SI_D_PSP_QCH,
    CMU_PSP_PCH_CON_LH_AXI_SI_D_PSP_PCH,
    CMU_PSP_DBG_NFO_LH_AXI_SI_D_PSP_PCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK,
    CMU_PSP_DMYQCH_CON_OTP_DESERIAL_PUF_QCH,
    CMU_PSP_DBG_NFO_OTP_DESERIAL_PUF_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_PPMU_PSP_IPCLKPORT_ACLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_PPMU_PSP_IPCLKPORT_ACLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_IPCLKPORT_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_CPU_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_CPU_IPCLKPORT_CLK,
    CMU_PSP_QCH_CON_RSTNSYNC_CLK_PSP_NOCD_CPU_QCH,
    CMU_PSP_DBG_NFO_RSTNSYNC_CLK_PSP_NOCD_CPU_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_IPCLKPORT_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_PUF_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_PUF_IPCLKPORT_CLK,
    CMU_PSP_QCH_CON_RSTNSYNC_SR_CLK_PSP_PUF_QCH,
    CMU_PSP_DBG_NFO_RSTNSYNC_SR_CLK_PSP_PUF_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RTIC_IPCLKPORT_I_ACLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RTIC_IPCLKPORT_I_ACLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_S2MPU_S0_PMMU0_PSP_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_S2MPU_S0_PMMU0_PSP_IPCLKPORT_CLK,
    CMU_PSP_QCH_CON_S2MPU_S0_PMMU0_PSP_QCH_S0,
    CMU_PSP_DBG_NFO_S2MPU_S0_PMMU0_PSP_QCH_S0,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_S2MPU_S0_PSP_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_S2MPU_S0_PSP_IPCLKPORT_CLK,
    CMU_PSP_MEMPG_CON_S2MPU_S0_PSP_0,
    CMU_PSP_DBG_NFO_S2MPU_S0_PSP_0,
    CMU_PSP_QCH_CON_S2MPU_S0_PSP_QCH_S0,
    CMU_PSP_DBG_NFO_S2MPU_S0_PSP_QCH_S0,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_DS_ACLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_DS_ACLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK,
    CMU_PSP_QCH_CON_SS_PSP_QCH_BAAW,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_BAAW,
    CMU_PSP_QCH_CON_SS_PSP_QCH_CM35P,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_CM35P,
    CMU_PSP_QCH_CON_SS_PSP_QCH_DBG,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_DBG,
    CMU_PSP_QCH_CON_SS_PSP_QCH_FPU,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_FPU,
    CMU_PSP_QCH_CON_SS_PSP_QCH_LH_D,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_LH_D,
    CMU_PSP_QCH_CON_SS_PSP_QCH_LH_P,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_LH_P,
    CMU_PSP_QCH_CON_SS_PSP_QCH_MB_AP,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_MB_AP,
    CMU_PSP_QCH_CON_SS_PSP_QCH_MB_CP,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_MB_CP,
    CMU_PSP_QCH_CON_SS_PSP_QCH_SC,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_SC,
    CMU_PSP_QCH_CON_SS_PSP_QCH_SYSREG,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_SYSREG,
    CMU_PSP_PCH_CON_SS_PSP_PCH_LH_D,
    CMU_PSP_DBG_NFO_SS_PSP_PCH_LH_D,
    CMU_PSP_PCH_CON_SS_PSP_PCH_LH_P,
    CMU_PSP_DBG_NFO_SS_PSP_PCH_LH_P,
    CMU_PSP_DMYQCH_CON_SS_PSP_QCH_DAP,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_DAP,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_VGEN_LITE_PSP_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_VGEN_LITE_PSP_IPCLKPORT_CLK,
    CMU_PSP_QCH_CON_VGEN_LITE_PSP_QCH,
    CMU_PSP_DBG_NFO_VGEN_LITE_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_XIU_D_PSP_BLK_IPCLKPORT_ACLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_XIU_D_PSP_BLK_IPCLKPORT_ACLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_XIU_MMU_PSP_IPCLKPORT_ACLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_XIU_MMU_PSP_IPCLKPORT_ACLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_CMU_PSP_IPCLKPORT_PCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_CMU_PSP_IPCLKPORT_PCLK,
    CMU_PSP_QCH_CON_CMU_PSP_QCH,
    CMU_PSP_DBG_NFO_CMU_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_D_TZPC_PSP_IPCLKPORT_PCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_D_TZPC_PSP_IPCLKPORT_PCLK,
    CMU_PSP_QCH_CON_D_TZPC_PSP_QCH,
    CMU_PSP_DBG_NFO_D_TZPC_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_LH_AXI_SI_IP_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_LH_AXI_SI_IP_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_QCH_CON_LH_AXI_SI_IP_PSP_QCH,
    CMU_PSP_DBG_NFO_LH_AXI_SI_IP_PSP_QCH,
    CMU_PSP_PCH_CON_LH_AXI_SI_IP_PSP_PCH,
    CMU_PSP_DBG_NFO_LH_AXI_SI_IP_PSP_PCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_PPMU_PSP_IPCLKPORT_PCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_PPMU_PSP_IPCLKPORT_PCLK,
    CMU_PSP_QCH_CON_PPMU_PSP_QCH,
    CMU_PSP_DBG_NFO_PPMU_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCP_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCP_IPCLKPORT_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCP_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCP_IPCLKPORT_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RTIC_IPCLKPORT_I_PCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RTIC_IPCLKPORT_I_PCLK,
    CMU_PSP_QCH_CON_RTIC_QCH,
    CMU_PSP_DBG_NFO_RTIC_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SLH_AXI_MI_P_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SLH_AXI_MI_P_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_QCH_CON_SLH_AXI_MI_P_PSP_QCH,
    CMU_PSP_DBG_NFO_SLH_AXI_MI_P_PSP_QCH,
    CMU_PSP_PCH_CON_SLH_AXI_MI_P_PSP_PCH,
    CMU_PSP_DBG_NFO_SLH_AXI_MI_P_PSP_PCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SYSREG_PSP_BLK_IPCLKPORT_PCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SYSREG_PSP_BLK_IPCLKPORT_PCLK,
    CMU_PSP_QCH_CON_SYSREG_PSP_BLK_QCH,
    CMU_PSP_DBG_NFO_SYSREG_PSP_BLK_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_BLK_PSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_BLK_PSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_FREE_OSCCLK_PSP_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_FREE_OSCCLK_PSP_IPCLKPORT_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_SR_FREE_OSCCLK_PSP_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_SR_FREE_OSCCLK_PSP_IPCLKPORT_CLK,
    CMU_RGBP_SPARE0_SPARE,
    CMU_RGBP_SPARE1_SPARE,
    CMU_RGBP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_RGBP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_RGBP_UNDEFINED_SFRNOQUEUE_APB,
    CMU_RGBP_CLKOUT_CON_CMU_RGBP_CLKOUT0,
    CMU_RGBP_DBG_NFO_CMU_RGBP_CLKOUT0,
    CMU_RGBP_DMYQCH_CON_CMU_RGBP_CMUREF,
    CMU_RGBP_DBG_NFO_CMU_RGBP_CMUREF,
    CMU_RGBP_UNDEFINED_CMU_RGBP_HCHGEN_CLKMUX_CMUREF,
    CMU_RGBP_CLK_CON_DIV_CLK_RGBP_NOCL0,
    CMU_RGBP_DBG_NFO_DIV_CLK_RGBP_NOCL0,
    CMU_RGBP_CLK_CON_DIV_CLK_RGBP_NOCP,
    CMU_RGBP_DBG_NFO_DIV_CLK_RGBP_NOCP,
    CMU_RGBP_PLL_CON0_MUX_CLKCMU_RGBP_NOCL0_USER,
    CMU_RGBP_PLL_CON1_MUX_CLKCMU_RGBP_NOCL0_USER,
    CMU_RGBP_DBG_NFO_MUX_CLKCMU_RGBP_NOCL0_USER,
    CMU_RGBP_PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER,
    CMU_RGBP_PLL_CON1_MUX_CLKCMU_RGBP_NOC_USER,
    CMU_RGBP_DBG_NFO_MUX_CLKCMU_RGBP_NOC_USER,
    CMU_RGBP_CLK_CON_MUX_RGBP_CMUREF,
    CMU_RGBP_DBG_NFO_MUX_RGBP_CMUREF,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_MI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_MI_OTF_CSTAT_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_MI_OTF_CSTAT_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AST_MI_OTF_CSTAT_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_MI_OTF_CSTAT_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_MI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_MI_OTF_YUVP_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_MI_OTF_YUVP_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AST_MI_OTF_YUVP_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_MI_OTF_YUVP_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_SI_OTF_RGBP_YUVP_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF_RGBP_YUVP_QCH,
    CMU_RGBP_PCH_CON_LH_AST_SI_OTF_RGBP_YUVP_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF_RGBP_YUVP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_ID0_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_SI_ID0_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_SI_ID0_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_SI_ID0_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_SI_ID0_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_SI_ID0_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_ID1_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_SI_ID1_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_SI_ID1_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_SI_ID1_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_SI_ID1_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_SI_ID1_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_ID2_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_SI_ID2_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_SI_ID2_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_SI_ID2_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_SI_ID2_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_SI_ID2_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_SI_ID3_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_SI_ID3_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_SI_ID3_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_SI_ID3_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_SI_ID3_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_SI_ID3_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_MCFP_QCH,
    CMU_RGBP_DBG_NFO_MCFP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1,
    CMU_RGBP_QCH_CON_RGBP_QCH,
    CMU_RGBP_DBG_NFO_RGBP_QCH,
    CMU_RGBP_QCH_CON_RGBP_QCH_VOTF0,
    CMU_RGBP_DBG_NFO_RGBP_QCH_VOTF0,
    CMU_RGBP_QCH_CON_RGBP_QCH_VOTF1,
    CMU_RGBP_DBG_NFO_RGBP_QCH_VOTF1,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0,
    CMU_RGBP_DBG_NFO_SYSMMU_S0_PMMU0_RGBP_QCH_S0,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0,
    CMU_RGBP_DBG_NFO_SYSMMU_S0_PMMU1_RGBP_QCH_S0,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU2_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_S0_PMMU2_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU2_RGBP_QCH_S0,
    CMU_RGBP_DBG_NFO_SYSMMU_S0_PMMU2_RGBP_QCH_S0,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU3_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_S0_PMMU3_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU3_RGBP_QCH_S0,
    CMU_RGBP_DBG_NFO_SYSMMU_S0_PMMU3_RGBP_QCH_S0,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_SYSMMU_S0_RGBP_QCH_S0,
    CMU_RGBP_DBG_NFO_SYSMMU_S0_RGBP_QCH_S0,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_VGEN_LITE_D0_RGBP_QCH,
    CMU_RGBP_DBG_NFO_VGEN_LITE_D0_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_VGEN_LITE_D1_RGBP_QCH,
    CMU_RGBP_DBG_NFO_VGEN_LITE_D1_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_VGEN_LITE_D2_RGBP_QCH,
    CMU_RGBP_DBG_NFO_VGEN_LITE_D2_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_G_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_SI_G_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_SI_G_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_G_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AST_SI_G_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_G_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_ID0_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_ID0_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_MI_ID0_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_ID0_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_MI_ID0_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_ID0_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_ID1_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_ID1_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_MI_ID1_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_ID1_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_MI_ID1_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_ID1_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_ID2_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_ID2_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_MI_ID2_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_ID2_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_MI_ID2_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_ID2_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_ID3_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_ID3_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_MI_ID3_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_ID3_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_MI_ID3_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_ID3_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD0_CSIS_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_LD0_CSIS_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_MI_LD0_CSIS_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD0_CSIS_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_MI_LD0_CSIS_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD0_CSIS_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD0_CSTAT_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_LD0_CSTAT_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_MI_LD0_CSTAT_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD0_CSTAT_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_MI_LD0_CSTAT_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD0_CSTAT_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD1_CSIS_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_LD1_CSIS_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_MI_LD1_CSIS_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD1_CSIS_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_MI_LD1_CSIS_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD1_CSIS_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD1_CSTAT_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_LD1_CSTAT_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_MI_LD1_CSTAT_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD1_CSTAT_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_MI_LD1_CSTAT_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD1_CSTAT_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD_ICPU_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_LD_ICPU_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_MI_LD_ICPU_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD_ICPU_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_MI_LD_ICPU_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD_ICPU_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AXI_MI_LD_YUVP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AXI_MI_LD_YUVP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AXI_MI_LD_YUVP_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD_YUVP_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AXI_MI_LD_YUVP_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AXI_MI_LD_YUVP_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_TAXI_SI_D0_RGBP_NOCL0_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_TAXI_SI_D0_RGBP_NOCL0_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_TAXI_SI_D0_RGBP_NOCL0_QCH,
    CMU_RGBP_DBG_NFO_LH_TAXI_SI_D0_RGBP_NOCL0_QCH,
    CMU_RGBP_PCH_CON_LH_TAXI_SI_D0_RGBP_NOCL0_PCH,
    CMU_RGBP_DBG_NFO_LH_TAXI_SI_D0_RGBP_NOCL0_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_TAXI_SI_D1_RGBP_NOCL0_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_TAXI_SI_D1_RGBP_NOCL0_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_TAXI_SI_D1_RGBP_NOCL0_QCH,
    CMU_RGBP_DBG_NFO_LH_TAXI_SI_D1_RGBP_NOCL0_QCH,
    CMU_RGBP_PCH_CON_LH_TAXI_SI_D1_RGBP_NOCL0_PCH,
    CMU_RGBP_DBG_NFO_LH_TAXI_SI_D1_RGBP_NOCL0_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCL0_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCL0_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCL0_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCL0_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_CMU_RGBP_QCH,
    CMU_RGBP_DBG_NFO_CMU_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_D_TZPC_RGBP_QCH,
    CMU_RGBP_DBG_NFO_D_TZPC_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_ECU_RGBP_QCH,
    CMU_RGBP_DBG_NFO_ECU_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_PPMU_D0_RGBP_QCH,
    CMU_RGBP_DBG_NFO_PPMU_D0_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_PPMU_D1_RGBP_QCH,
    CMU_RGBP_DBG_NFO_PPMU_D1_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_PPMU_D2_RGBP_QCH,
    CMU_RGBP_DBG_NFO_PPMU_D2_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_PPMU_D3_RGBP_QCH,
    CMU_RGBP_DBG_NFO_PPMU_D3_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_SLH_AXI_MI_P_RGBP_QCH,
    CMU_RGBP_DBG_NFO_SLH_AXI_MI_P_RGBP_QCH,
    CMU_RGBP_PCH_CON_SLH_AXI_MI_P_RGBP_PCH,
    CMU_RGBP_DBG_NFO_SLH_AXI_MI_P_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_SYSREG_RGBP_QCH,
    CMU_RGBP_DBG_NFO_SYSREG_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_TREX_D_CAM_QCH,
    CMU_RGBP_DBG_NFO_TREX_D_CAM_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_TREX_PPMU_D0_CAM_QCH,
    CMU_RGBP_DBG_NFO_TREX_PPMU_D0_CAM_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_TREX_PPMU_D1_CAM_QCH,
    CMU_RGBP_DBG_NFO_TREX_PPMU_D1_CAM_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_G3D_SPARE0_SPARE,
    CMU_G3D_SPARE1_SPARE,
    CMU_G3D_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_G3D_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_G3D_UNDEFINED_SFRNOQUEUE_APB,
    CMU_G3D_CLKOUT_CON_CMU_G3D_CLKOUT0,
    CMU_G3D_DBG_NFO_CMU_G3D_CLKOUT0,
    CMU_G3D_CLK_CON_DIV_CLK_G3D_NOCP,
    CMU_G3D_DBG_NFO_DIV_CLK_G3D_NOCP,
    CMU_G3D_PLL_CON0_MUX_CLKCMU_G3D_NOCP,
    CMU_G3D_PLL_CON1_MUX_CLKCMU_G3D_NOCP,
    CMU_G3D_DBG_NFO_MUX_CLKCMU_G3D_NOCP,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK,
    CMU_G3D_DMYQCH_CON_BG3D_PWRCTL_QCH,
    CMU_G3D_DBG_NFO_BG3D_PWRCTL_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_CMU_G3D_QCH,
    CMU_G3D_DBG_NFO_CMU_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_D_TZPC_G3D_QCH,
    CMU_G3D_DBG_NFO_D_TZPC_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_ECU_G3D_QCH,
    CMU_G3D_DBG_NFO_ECU_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LH_AXI_SI_IP_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_AXI_SI_IP_G3D_QCH,
    CMU_G3D_PCH_CON_LH_AXI_SI_IP_G3D_PCH,
    CMU_G3D_DBG_NFO_LH_AXI_SI_IP_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_NOCP_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_CLK_G3D_NOCP_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_NOCP_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_SR_CLK_G3D_NOCP_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_SLH_AXI_MI_P_G3D_QCH,
    CMU_G3D_DBG_NFO_SLH_AXI_MI_P_G3D_QCH,
    CMU_G3D_PCH_CON_SLH_AXI_MI_P_G3D_PCH,
    CMU_G3D_DBG_NFO_SLH_AXI_MI_P_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_SYSREG_G3D_QCH,
    CMU_G3D_DBG_NFO_SYSREG_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_OSCCLK_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_CLK_G3D_OSCCLK_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK,
    CMU_G3DCORE_SPARE0_SPARE,
    CMU_G3DCORE_SPARE1_SPARE,
    CMU_G3DCORE_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_G3DCORE_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_G3DCORE_UNDEFINED_SFRNOQUEUE_APB,
    CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH0,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH0,
    CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH_P,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH_P,
    CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH0,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH0,
    CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH_P,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH_P,
    CMU_G3DCORE_CLK_CON_CLKBUF__CLK_G3DCORE_HTU,
    CMU_G3DCORE_DBG_NFO_CLKBUF__CLK_G3DCORE_HTU,
    CMU_G3DCORE_CLK_CON_CLKBUF__CLK_G3DCORE_NOCP,
    CMU_G3DCORE_DBG_NFO_CLKBUF__CLK_G3DCORE_NOCP,
    CMU_G3DCORE_CLK_CON_GAT_CLK_SHS__CLK_G3DCORE_SHORTSTOP,
    CMU_G3DCORE_DBG_NFO_CLK_SHS__CLK_G3DCORE_SHORTSTOP,
    CMU_G3DCORE_HCHGEN_CLKMUX_GPU_CMU_CUSTOM_HCHGEN_CLKMUX_GPU,
    CMU_G3DCORE_HCHGEN_CLKMUX_GPU_SW_CMU_CUSTOM_HCHGEN_CLKMUX_GPU,
    CMU_G3DCORE_CLKOUT_CON_CMU_G3DCORE_CLKOUT0,
    CMU_G3DCORE_DBG_NFO_CMU_G3DCORE_CLKOUT0,
    CMU_G3DCORE_UNDEFINED_DIV_CLK_G3DCORE_PLL_G3D,
    CMU_G3DCORE_CLKDIVSTEP_CON_DIV_CLK_G3DCORE_PLL_G3D,
    CMU_G3DCORE_CLKDIVSTEP_DIV_CLK_G3DCORE_PLL_G3D,
    CMU_G3DCORE_DBG_NFO_DIV_CLK_G3DCORE_PLL_G3D,
    CMU_G3DCORE_CLKDIVSTEP_STAT_DIV_CLK_G3DCORE_PLL_G3D,
    CMU_G3DCORE_SHORTSTOP_G3DCORE_SHORTSTOP,
    CMU_G3DCORE_PLL_CON0_MUX_CLKCMU_G3DCORE_SWITCH_USER,
    CMU_G3DCORE_PLL_CON1_MUX_CLKCMU_G3DCORE_SWITCH_USER,
    CMU_G3DCORE_DBG_NFO_MUX_CLKCMU_G3DCORE_SWITCH_USER,
    CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_PLL,
    CMU_G3DCORE_DBG_NFO_MUX_CLK_G3DCORE_PLL,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_QCH_NOCD,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_QCH_NOCD,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_QCH_NOCP,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_QCH_NOCP,
    CMU_G3DCORE_PLL_CON3_RPLL_CTRL_PLL_G3D,
    CMU_G3DCORE_PLL_CON6_RPLL_CTRL_PLL_G3D,
    CMU_G3DCORE_PLL_CON7_RPLL_CTRL_PLL_G3D,
    CMU_G3DCORE_PLL_CON4_RPLL_CTRL_PLL_G3D,
    CMU_G3DCORE_PLL_CON8_RPLL_CTRL_PLL_G3D,
    CMU_G3DCORE_PLL_CON5_RPLL_CTRL_PLL_G3D,
    CMU_G3DCORE_PLL_CON0_RPLL_CTRL_PLL_G3D,
    CMU_G3DCORE_PLL_LOCKTIME_RPLL_CTRL_PLL_G3D,
    CMU_G3DCORE_PLL_CON1_RPLL_CTRL_PLL_G3D,
    CMU_G3DCORE_PLL_CON2_RPLL_CTRL_PLL_G3D,
    CMU_G3DCORE_PLL_LOCKTIME_REG_RPLL_CTRL_PLL_G3D,
    CMU_G3DCORE_DBG_NFO_RPLL_CTRL_PLL_G3D,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM,
    CMU_G3DCORE_DMYQCH_CON_ADM_DAP_G_G3D_QCH,
    CMU_G3DCORE_DBG_NFO_ADM_DAP_G_G3D_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK,
    CMU_G3DCORE_DMYQCH_CON_ASB_G3D_QCH_PCLK,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_PCLK,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK,
    CMU_G3DCORE_QCH_CON_CMU_G3DCORE_QCH,
    CMU_G3DCORE_DBG_NFO_CMU_G3DCORE_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK,
    CMU_G3DCORE_QCH_CON_HTU_G3D_QCH_PCLK,
    CMU_G3DCORE_DBG_NFO_HTU_G3D_QCH_PCLK,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_NOCP_QCH,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_CLK_G3DCORE_NOCP_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_CLK,
    CMU_G3DCORE_DMYQCH_CON_ASB_G3D_QCH_CLK,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_CLK,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_PLL_G3D_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_PLL_G3D_IPCLKPORT_CLK,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_PLL_G3D_QCH,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_CLK_G3DCORE_PLL_G3D_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_PLL_G3D_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_PLL_G3D_IPCLKPORT_CLK,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_PLL_G3D_QCH,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_SR_CLK_G3DCORE_PLL_G3D_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK,
    CMU_G3DCORE_QCH_CON_HTU_G3D_QCH_CLK,
    CMU_G3DCORE_DBG_NFO_HTU_G3D_QCH_CLK,
    CMU_CPUCL0_GLB_SPARE0_SPARE,
    CMU_CPUCL0_GLB_SPARE1_SPARE,
    CMU_CPUCL0_GLB_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CPUCL0_GLB_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CPUCL0_GLB_UNDEFINED_SFRNOQUEUE_APB,
    CMU_CPUCL0_GLB_CLK_CON_CLKBUF_CPUCL0_GLB_NOCP,
    CMU_CPUCL0_GLB_DBG_NFO_CLKBUF_CPUCL0_GLB_NOCP,
    CMU_CPUCL0_GLB_CLK_CON_CLKBUF_CPUCL0_GLB_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_CLKBUF_CPUCL0_GLB_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_CLK_SHS__CLK_CPUCL0_GLB_SHORTSTOP,
    CMU_CPUCL0_GLB_DBG_NFO_CLK_SHS__CLK_CPUCL0_GLB_SHORTSTOP,
    CMU_CPUCL0_GLB_CLKOUT_CON_CMU_CPUCL0_GLB_CLKOUT0,
    CMU_CPUCL0_GLB_DBG_NFO_CMU_CPUCL0_GLB_CLKOUT0,
    CMU_CPUCL0_GLB_CPUCL0_GLB_SHORTSTOP_CPUCL0_GLB_SHORTSTOP_DBG,
    CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_DBG_PCLKDBG,
    CMU_CPUCL0_GLB_DBG_NFO_DIV_CLK_CPUCL0_DBG_PCLKDBG,
    CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER,
    CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_NOC_USER,
    CMU_CPUCL0_GLB_DBG_NFO_MUX_CLKCMU_CPUCL0_DBG_NOC_USER,
    CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_NOCP_USER,
    CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_NOCP_USER,
    CMU_CPUCL0_GLB_DBG_NFO_MUX_CLKCMU_CPUCL0_NOCP_USER,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
    CMU_CPUCL0_GLB_DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_ADM_APB_G_CLUSTER0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG,
    CMU_CPUCL0_GLB_DMYQCH_CON_CSSYS_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_CSSYS_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_SECJTAG_SM_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SECJTAG_SM_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_SI_G_CSSYS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_SI_G_CSSYS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_SLH_AXI_SI_G_CSSYS_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_SI_G_CSSYS_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_BPS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_BPS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_IPCLKPORT_PCLK_S0,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_IPCLKPORT_PCLK_S0,
    CMU_CPUCL0_GLB_QCH_CON_BUSIF_DDC_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_BUSIF_DDC_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_CFM_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_CFM_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_CMU_CPUCL0_GLB_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_CMU_CPUCL0_GLB_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_D_TZPC_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_D_TZPC_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_ECU_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_P_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_SLH_AXI_MI_P_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_P_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_SYSREG_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SYSREG_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_SPARE0_SPARE,
    CMU_CPUCL0_SPARE1_SPARE,
    CMU_CPUCL0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CPUCL0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CPUCL0_UNDEFINED_SFRNOQUEUE_APB,
    CMU_CPUCL0_CLK_CON_CLKBUF_CPUCL0_NOCP,
    CMU_CPUCL0_DBG_NFO_CLKBUF_CPUCL0_NOCP,
    CMU_CPUCL0_CLK_CON_GAT_CLK_SHS__CLK_CPUCL0_SHORTSTOP,
    CMU_CPUCL0_DBG_NFO_CLK_SHS__CLK_CPUCL0_SHORTSTOP,
    CMU_CPUCL0_CLKOUT_CON_CMU_CPUCL0_CLKOUT0,
    CMU_CPUCL0_DBG_NFO_CMU_CPUCL0_CLKOUT0,
    CMU_CPUCL0_DMYQCH_CON_CMU_CPUCL0_CMUREF,
    CMU_CPUCL0_DBG_NFO_CMU_CPUCL0_CMUREF,
    CMU_CPUCL0_UNDEFINED_CMU_CPUCL0_HCHGEN_CLKMUX_CMUREF,
    CMU_CPUCL0_HCHGEN_CLKMUX_CPU_CMU_CPUCL0_HCHGEN_CLKMUX_CPU,
    CMU_CPUCL0_HCHGEN_CLKMUX_CPU_SW_CMU_CPUCL0_HCHGEN_CLKMUX_CPU,
    CMU_CPUCL0_CPUCL0_SHORTSTOP_CMU_CPUCL0_SHORTSTOP,
    CMU_CPUCL0_SHORTSTOP_QCH_CMU_CPUCL0_SHORTSTOP,
    CMU_CPUCL0_DBG_NFO_CMU_CPUCL0_SHORTSTOP,
    CMU_CPUCL0_UNDEFINED_DIV_CLK_CPUCL0_CPU,
    CMU_CPUCL0_CLKDIVSTEP_CON_DIV_CLK_CPUCL0_CPU,
    CMU_CPUCL0_CLKDIVSTEP_DIV_CLK_CPUCL0_CPU,
    CMU_CPUCL0_DBG_NFO_DIV_CLK_CPUCL0_CPU,
    CMU_CPUCL0_CLKDIVSTEP_STAT_DIV_CLK_CPUCL0_CPU,
    CMU_CPUCL0_CLK_CON_DIV_CLK_CPUCL0_SHORTSTOP,
    CMU_CPUCL0_DBG_NFO_DIV_CLK_CPUCL0_SHORTSTOP,
    CMU_CPUCL0_CLK_CON_GAT_GAT_CLK_CPUCL0_SHORTSTOP,
    CMU_CPUCL0_DBG_GAT_CLK_CPUCL0_SHORTSTOP,
    CMU_CPUCL0_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
    CMU_CPUCL0_PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER,
    CMU_CPUCL0_DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH_USER,
    CMU_CPUCL0_CLK_CON_MUX_CLK_CPUCL0_PLL,
    CMU_CPUCL0_DBG_NFO_MUX_CLK_CPUCL0_PLL,
    CMU_CPUCL0_CLK_CON_MUX_CPUCL0_CMUREF,
    CMU_CPUCL0_DBG_NFO_MUX_CPUCL0_CMUREF,
    CMU_CPUCL0_PLL_CON3_RPLL_CTRL_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON6_RPLL_CTRL_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON7_RPLL_CTRL_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON4_RPLL_CTRL_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON8_RPLL_CTRL_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON5_RPLL_CTRL_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON0_RPLL_CTRL_PLL_CPUCL0,
    CMU_CPUCL0_PLL_LOCKTIME_RPLL_CTRL_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON1_RPLL_CTRL_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON2_RPLL_CTRL_PLL_CPUCL0,
    CMU_CPUCL0_PLL_LOCKTIME_REG_RPLL_CTRL_PLL_CPUCL0,
    CMU_CPUCL0_DBG_NFO_RPLL_CTRL_PLL_CPUCL0,
    CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_QCH_CON_CMU_CPUCL0_QCH,
    CMU_CPUCL0_DBG_NFO_CMU_CPUCL0_QCH,
    CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_QCH_CON_HTU_CPUCL0_QCH_PCLK,
    CMU_CPUCL0_DBG_NFO_HTU_CPUCL0_QCH_PCLK,
    CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_CORECLK_AN,
    CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_CORECLK_AN,
    CMU_CPUCL0_DMYQCH_CON_CLUSTER0_QCH,
    CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH,
    CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_QCH_CON_HTU_CPUCL0_QCH_CLK,
    CMU_CPUCL0_DBG_NFO_HTU_CPUCL0_QCH_CLK,
    CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK,
    CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK,
    CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL1_SPARE0_SPARE,
    CMU_CPUCL1_SPARE1_SPARE,
    CMU_CPUCL1_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CPUCL1_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CPUCL1_UNDEFINED_SFRNOQUEUE_APB,
    CMU_CPUCL1_CLK_CON_CLKBUF_CLK_CPUCL1_NOCP,
    CMU_CPUCL1_DBG_NFO_CLKBUF_CLK_CPUCL1_NOCP,
    CMU_CPUCL1_UNDEFINED_CLK_CPUCL1_SHORTSTOP_CORE,
    CMU_CPUCL1_DBG_NFO_CLK_CPUCL1_SHORTSTOP_CORE,
    CMU_CPUCL1_DMYQCH_CON_CLUSTER_QCH_CORE,
    CMU_CPUCL1_DBG_NFO_CLUSTER_QCH_CORE,
    CMU_CPUCL1_CLKOUT_CON_CMU_CPUCL1_CLKOUT0,
    CMU_CPUCL1_DBG_NFO_CMU_CPUCL1_CLKOUT0,
    CMU_CPUCL1_DMYQCH_CON_CMU_CPUCL1_CMUREF,
    CMU_CPUCL1_DBG_NFO_CMU_CPUCL1_CMUREF,
    CMU_CPUCL1_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_CMUREF,
    CMU_CPUCL1_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_HTU,
    CMU_CPUCL1_CLK_CON_GAT_CPUCL1_CPM,
    CMU_CPUCL1_DBG_NFO_CPUCL1_CPM,
    CMU_CPUCL1_CLK_CON_GAT_CPUCL1_GCPM,
    CMU_CPUCL1_DBG_NFO_CPUCL1_GCPM,
    CMU_CPUCL1_UNDEFINED_CPUCL1_HCHGEN_CLKMUX_CORE,
    CMU_CPUCL1_SW_CPUCL1_HCHGEN_CLKMUX_CORE,
    CMU_CPUCL1_CPUCL1_SHORTSTOP_CPUCL1_SHORTSTOP,
    CMU_CPUCL1_SHORTSTOP_QCH_CPUCL1_SHORTSTOP,
    CMU_CPUCL1_DBG_NFO_CPUCL1_SHORTSTOP,
    CMU_CPUCL1_QCH_CON_DDC_CPUCL1_ATB_QCH,
    CMU_CPUCL1_DBG_NFO_DDC_CPUCL1_ATB_QCH,
    CMU_CPUCL1_QCH_CON_DDC_QCH_GCPM_CORE,
    CMU_CPUCL1_DBG_NFO_DDC_QCH_GCPM_CORE,
    CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_ATB,
    CMU_CPUCL1_DBG_NFO_DIV_CLK_CPUCL1_ATB,
    CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_CORE,
    CMU_CPUCL1_DBG_NFO_DIV_CLK_CPUCL1_CORE,
    CMU_CPUCL1_PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER,
    CMU_CPUCL1_PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER,
    CMU_CPUCL1_DBG_NFO_MUX_CLKCMU_CPUCL1_SWITCH_USER,
    CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_ATB,
    CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_ATB,
    CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_HTU,
    CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_HTU,
    CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_IDLECLKDOWN,
    CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_IDLECLKDOWN,
    CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_PLL3,
    CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_PLL3,
    CMU_CPUCL1_CLK_CON_MUX_CPUCL1_CMUREF,
    CMU_CPUCL1_DBG_NFO_MUX_CPUCL1_CMUREF,
    CMU_CPUCL1_PLL_CON3_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON6_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON7_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON4_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON8_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON5_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON0_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_PLL_LOCKTIME_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON1_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON2_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_PLL_LOCKTIME_REG_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_CLDVFS_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_CLDVFS_MDIV_RANGE_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_CLDVFS_MDIV_ADJ_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_CLDVFS_DPMADJ_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_CLDVFS_INTR_STATUS_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_CLDVFS_INTR_CLR_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_DBG_NFO_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_CLDVFS_DEBUG_PLL_CTRL_PLL_CPUCL1,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK,
    CMU_CPUCL1_QCH_CON_CMU_CPUCL1_QCH,
    CMU_CPUCL1_DBG_NFO_CMU_CPUCL1_QCH,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK,
    CMU_CPUCL1_QCH_CON_HTU_CPUCL1_QCH_PCLK,
    CMU_CPUCL1_DBG_NFO_HTU_CPUCL1_QCH_PCLK,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK,
    CMU_CPUCL1_QCH_CON_HTU_CPUCL1_QCH_CLK,
    CMU_CPUCL1_DBG_NFO_HTU_CPUCL1_QCH_CLK,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK,
    CMU_DSU_SPARE0_SPARE,
    CMU_DSU_SPARE1_SPARE,
    CMU_DSU_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DSU_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DSU_UNDEFINED_SFRNOQUEUE_APB,
    CMU_DSU_CLK_CON_BUF_CLK_CLUSTER0_SCLK,
    CMU_DSU_DBG_NFO_BUF_CLK_CLUSTER0_SCLK,
    CMU_DSU_CLK_CON_CLKBUF_CLUSTER0_PCLK,
    CMU_DSU_DBG_NFO_CLKBUF_CLUSTER0_PCLK,
    CMU_DSU_CLK_CON_CLKBUF_DSU_NOCP,
    CMU_DSU_DBG_NFO_CLKBUF_DSU_NOCP,
    CMU_DSU_CLK_CON_GAT_CLK_SHS__CLK_DSU_SHORTSTOP,
    CMU_DSU_DBG_NFO_CLK_SHS__CLK_DSU_SHORTSTOP,
    CMU_DSU_CLKOUT_CON_CMU_DSU_CLKOUT0,
    CMU_DSU_DBG_NFO_CMU_DSU_CLKOUT0,
    CMU_DSU_DMYQCH_CON_CMU_DSU_CMUREF,
    CMU_DSU_DBG_NFO_CMU_DSU_CMUREF,
    CMU_DSU_UNDEFINED_CMU_DSU_HCHGEN_CLKMUX_CMUREF,
    CMU_DSU_HCHGEN_CLKMUX_CPU_CMU_DSU_HCHGEN_CLKMUX_CPU,
    CMU_DSU_HCHGEN_CLKMUX_CPU_SW_CMU_DSU_HCHGEN_CLKMUX_CPU,
    CMU_DSU_QCH_CON_CMU_DSU_QCH_MANAGER_DBG_PD,
    CMU_DSU_DBG_NFO_CMU_DSU_QCH_MANAGER_DBG_PD,
    CMU_DSU_DSU_SHORTSTOP_CMU_DSU_SHORTSTOP,
    CMU_DSU_SHORTSTOP_QCH_CMU_DSU_SHORTSTOP,
    CMU_DSU_DBG_NFO_CMU_DSU_SHORTSTOP,
    CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ACLK,
    CMU_DSU_DBG_NFO_DIV_CLK_CLUSTER_ACLK,
    CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ATCLK,
    CMU_DSU_DBG_NFO_DIV_CLK_CLUSTER_ATCLK,
    CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_PCLK,
    CMU_DSU_DBG_NFO_DIV_CLK_CLUSTER_PCLK,
    CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_PERIPHCLK,
    CMU_DSU_DBG_NFO_DIV_CLK_CLUSTER_PERIPHCLK,
    CMU_DSU_UNDEFINED_DIV_CLK_DSU_CLUSTER,
    CMU_DSU_CLKDIVSTEP_CON_DIV_CLK_DSU_CLUSTER,
    CMU_DSU_CLKDIVSTEP_DIV_CLK_DSU_CLUSTER,
    CMU_DSU_DBG_NFO_DIV_CLK_DSU_CLUSTER,
    CMU_DSU_CLKDIVSTEP_STAT_DIV_CLK_DSU_CLUSTER,
    CMU_DSU_CLK_CON_DIV_CLK_DSU_SHORTSTOP,
    CMU_DSU_DBG_NFO_DIV_CLK_DSU_SHORTSTOP,
    CMU_DSU_PLL_CON0_MUX_CLKCMU_DSU_SWITCH_USER,
    CMU_DSU_PLL_CON1_MUX_CLKCMU_DSU_SWITCH_USER,
    CMU_DSU_DBG_NFO_MUX_CLKCMU_DSU_SWITCH_USER,
    CMU_DSU_CLK_CON_MUX_CLK_DSU_PLL,
    CMU_DSU_DBG_NFO_MUX_CLK_DSU_PLL,
    CMU_DSU_CLK_CON_MUX_DSU_CMUREF,
    CMU_DSU_DBG_NFO_MUX_DSU_CMUREF,
    CMU_DSU_PLL_CON3_RPLL_CTRL_PLL_DSU,
    CMU_DSU_PLL_CON6_RPLL_CTRL_PLL_DSU,
    CMU_DSU_PLL_CON7_RPLL_CTRL_PLL_DSU,
    CMU_DSU_PLL_CON4_RPLL_CTRL_PLL_DSU,
    CMU_DSU_PLL_CON8_RPLL_CTRL_PLL_DSU,
    CMU_DSU_PLL_CON5_RPLL_CTRL_PLL_DSU,
    CMU_DSU_PLL_CON0_RPLL_CTRL_PLL_DSU,
    CMU_DSU_PLL_LOCKTIME_RPLL_CTRL_PLL_DSU,
    CMU_DSU_PLL_CON1_RPLL_CTRL_PLL_DSU,
    CMU_DSU_PLL_CON2_RPLL_CTRL_PLL_DSU,
    CMU_DSU_PLL_LOCKTIME_REG_RPLL_CTRL_PLL_DSU,
    CMU_DSU_DBG_NFO_RPLL_CTRL_PLL_DSU,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_GICCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_GICCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_ATCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_ATCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_GIC,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_GIC,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_PCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_PCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_PDBGCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_PDBGCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PERIPHCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PERIPHCLK,
    CMU_DSU_DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_PERIPHCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_SCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_SCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_SCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_SCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK,
    CMU_DSU_QCH_CON_CMU_DSU_QCH,
    CMU_DSU_DBG_NFO_CMU_DSU_QCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK,
    CMU_DSU_QCH_CON_HTU_DSU_QCH_PCLK,
    CMU_DSU_DBG_NFO_HTU_DSU_QCH_PCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_SI_D0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_AXI_SI_D0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_AXI_SI_D0_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_AXI_SI_D0_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_AXI_SI_D0_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_AXI_SI_D0_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_SI_D1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_AXI_SI_D1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_AXI_SI_D1_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_AXI_SI_D1_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_AXI_SI_D1_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_AXI_SI_D1_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK,
    CMU_DSU_QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH,
    CMU_DSU_DBG_NFO_PPC_INSTRRET_CLUSTER0_0_QCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK,
    CMU_DSU_QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH,
    CMU_DSU_DBG_NFO_PPC_INSTRRET_CLUSTER0_1_QCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK,
    CMU_DSU_QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH,
    CMU_DSU_DBG_NFO_PPC_INSTRRUN_CLUSTER0_0_QCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK,
    CMU_DSU_QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH,
    CMU_DSU_DBG_NFO_PPC_INSTRRUN_CLUSTER0_1_QCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_HTU_DSU_QCH_CLK,
    CMU_DSU_DBG_NFO_HTU_DSU_QCH_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK,
    CMU_MFC_SPARE0_SPARE,
    CMU_MFC_SPARE1_SPARE,
    CMU_MFC_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MFC_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MFC_UNDEFINED_SFRNOQUEUE_APB,
    CMU_MFC_CLKOUT_CON_CMU_MFC_CLKOUT0,
    CMU_MFC_DBG_NFO_CMU_MFC_CLKOUT0,
    CMU_MFC_CLK_CON_DIV_CLK_MFC_NOCP,
    CMU_MFC_DBG_NFO_DIV_CLK_MFC_NOCP,
    CMU_MFC_PLL_CON0_MUX_CLKCMU_MFC_FG_USER,
    CMU_MFC_PLL_CON1_MUX_CLKCMU_MFC_FG_USER,
    CMU_MFC_DBG_NFO_MUX_CLKCMU_MFC_FG_USER,
    CMU_MFC_PLL_CON0_MUX_CLKCMU_MFC_NOC_USER,
    CMU_MFC_PLL_CON1_MUX_CLKCMU_MFC_NOC_USER,
    CMU_MFC_DBG_NFO_MUX_CLKCMU_MFC_NOC_USER,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_FG_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_FG_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_MFC_VGEN_LITE_D_FG_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_MFC_VGEN_LITE_D_FG_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFC_S1_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFC_S1_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_SYSMMU_S2_MFC_S1_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_SYSMMU_S2_MFC_S1_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFC_S1_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_SYSMMU_S_MFC_S1_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_FG_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_FG_IPCLKPORT_CLK,
    CMU_MFC_MEMPG_CON_FG_3,
    CMU_MFC_DBG_NFO_FG_3,
    CMU_MFC_QCH_CON_FG_QCH,
    CMU_MFC_DBG_NFO_FG_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AXI_SI_D1_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_D1_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AXI_SI_D1_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_D1_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_FG_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_FG_IPCLKPORT_CLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_FG_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_FG_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_FG_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_FG_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_FG_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_FG_IPCLKPORT_CLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S1_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSMMU_S1_MFC_IPCLKPORT_CLK,
    CMU_MFC_MEMPG_CON_SYSMMU_S1_MFC_5,
    CMU_MFC_DBG_NFO_SYSMMU_S1_MFC_5,
    CMU_MFC_QCH_CON_SYSMMU_S1_MFC_QCH_S0,
    CMU_MFC_DBG_NFO_SYSMMU_S1_MFC_QCH_S0,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S1_PMMU0_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSMMU_S1_PMMU0_MFC_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_SYSMMU_S1_PMMU0_MFC_QCH_S0,
    CMU_MFC_DBG_NFO_SYSMMU_S1_PMMU0_MFC_QCH_S0,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_VGEN_LITE_D_FG_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_VGEN_LITE_D_FG_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_VGEN_LITE_D_FG_QCH,
    CMU_MFC_DBG_NFO_VGEN_LITE_D_FG_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_MMU1_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_XIU_MMU1_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_MFC_DRM_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_MFC_DRM_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_MFC_VGEN_LITE_D_MFC_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_MFC_VGEN_LITE_D_MFC_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_MFC_VOTF_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_MFC_VOTF_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFC_S0_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_SYSMMU_NS_MFC_S0_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_SYSMMU_S2_MFC_S0_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_SYSMMU_S2_MFC_S0_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_SYSMMU_S_MFC_S0_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_SYSMMU_S_MFC_S0_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF0_M2M_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF0_M2M_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_MI_OTF0_M2M_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF0_M2M_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AST_MI_OTF0_M2M_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF0_M2M_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF1_M2M_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF1_M2M_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_MI_OTF1_M2M_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF1_M2M_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AST_MI_OTF1_M2M_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF1_M2M_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AXI_SI_D0_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_D0_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AXI_SI_D0_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_D0_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
    CMU_MFC_MEMPG_CON_MFC_0,
    CMU_MFC_DBG_NFO_MFC_0,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK,
    CMU_MFC_QCH_CON_MFC_QCH,
    CMU_MFC_DBG_NFO_MFC_QCH,
    CMU_MFC_QCH_CON_MFC_QCH_VOTF,
    CMU_MFC_DBG_NFO_MFC_QCH_VOTF,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK,
    CMU_MFC_MEMPG_CON_SYSMMU_S0_MFC_2,
    CMU_MFC_DBG_NFO_SYSMMU_S0_MFC_2,
    CMU_MFC_QCH_CON_SYSMMU_S0_MFC_QCH_S0,
    CMU_MFC_DBG_NFO_SYSMMU_S0_MFC_QCH_S0,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0,
    CMU_MFC_DBG_NFO_SYSMMU_S0_PMMU0_MFC_QCH_S0,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_VGEN_LITE_D_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_VGEN_LITE_D_MFC_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_VGEN_LITE_D_MFC_QCH,
    CMU_MFC_DBG_NFO_VGEN_LITE_D_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_MMU0_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_XIU_MMU0_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_CMU_MFC_QCH,
    CMU_MFC_DBG_NFO_CMU_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_D_TZPC_MFC_QCH,
    CMU_MFC_DBG_NFO_D_TZPC_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_ECU_MFC_QCH,
    CMU_MFC_DBG_NFO_ECU_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_PPMU_D0_MFC_QCH,
    CMU_MFC_DBG_NFO_PPMU_D0_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_PPMU_D1_MFC_QCH,
    CMU_MFC_DBG_NFO_PPMU_D1_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_SLH_AXI_MI_P_MFC_QCH,
    CMU_MFC_DBG_NFO_SLH_AXI_MI_P_MFC_QCH,
    CMU_MFC_PCH_CON_SLH_AXI_MI_P_MFC_PCH,
    CMU_MFC_DBG_NFO_SLH_AXI_MI_P_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_SYSREG_MFC_QCH,
    CMU_MFC_DBG_NFO_SYSREG_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CSTAT_SPARE0_SPARE,
    CMU_CSTAT_SPARE1_SPARE,
    CMU_CSTAT_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CSTAT_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CSTAT_UNDEFINED_SFRNOQUEUE_APB,
    CMU_CSTAT_CLKOUT_CON_CMU_CSTAT_CLKOUT0,
    CMU_CSTAT_DBG_NFO_CMU_CSTAT_CLKOUT0,
    CMU_CSTAT_CLK_CON_DIV_CLK_CSTAT_NOCP,
    CMU_CSTAT_DBG_NFO_DIV_CLK_CSTAT_NOCP,
    CMU_CSTAT_PLL_CON0_MUX_CLKCMU_CSTAT_BYRP_USER,
    CMU_CSTAT_PLL_CON1_MUX_CLKCMU_CSTAT_BYRP_USER,
    CMU_CSTAT_DBG_NFO_MUX_CLKCMU_CSTAT_BYRP_USER,
    CMU_CSTAT_PLL_CON0_MUX_CLKCMU_CSTAT_NOC_USER,
    CMU_CSTAT_PLL_CON1_MUX_CLKCMU_CSTAT_NOC_USER,
    CMU_CSTAT_DBG_NFO_MUX_CLKCMU_CSTAT_NOC_USER,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_NS_IPCLKPORT_PCLKM,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_NS_IPCLKPORT_PCLKM,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_S_IPCLKPORT_PCLKM,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_S_IPCLKPORT_PCLKM,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S2_IPCLKPORT_PCLKM,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S2_IPCLKPORT_PCLKM,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_BYRP_IPCLKPORT_PCLKM,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_BYRP_IPCLKPORT_PCLKM,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_VOTF_ZSL_IPCLKPORT_PCLKM,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_VOTF_ZSL_IPCLKPORT_PCLKM,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_LH_AST_MI_ID_PMMUSWALKER_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_ID_PMMUSWALKER_CSTAT_QCH,
    CMU_CSTAT_PCH_CON_LH_AST_MI_ID_PMMUSWALKER_CSTAT_PCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_ID_PMMUSWALKER_CSTAT_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_SI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_SI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_LH_AST_SI_ID_SWALKERPMMU_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_LH_AST_SI_ID_SWALKERPMMU_CSTAT_QCH,
    CMU_CSTAT_PCH_CON_LH_AST_SI_ID_SWALKERPMMU_CSTAT_PCH,
    CMU_CSTAT_DBG_NFO_LH_AST_SI_ID_SWALKERPMMU_CSTAT_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_SI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_SI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_LH_AST_SI_OTF_CSTAT_RGBP_QCH,
    CMU_CSTAT_DBG_NFO_LH_AST_SI_OTF_CSTAT_RGBP_QCH,
    CMU_CSTAT_PCH_CON_LH_AST_SI_OTF_CSTAT_RGBP_PCH,
    CMU_CSTAT_DBG_NFO_LH_AST_SI_OTF_CSTAT_RGBP_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AXI_SI_LD1_CSTAT_RGBP_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AXI_SI_LD1_CSTAT_RGBP_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_LH_AXI_SI_LD1_CSTAT_RGBP_QCH,
    CMU_CSTAT_DBG_NFO_LH_AXI_SI_LD1_CSTAT_RGBP_QCH,
    CMU_CSTAT_PCH_CON_LH_AXI_SI_LD1_CSTAT_RGBP_PCH,
    CMU_CSTAT_DBG_NFO_LH_AXI_SI_LD1_CSTAT_RGBP_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1,
    CMU_CSTAT_QCH_CON_SIPU_BYRP_QCH,
    CMU_CSTAT_DBG_NFO_SIPU_BYRP_QCH,
    CMU_CSTAT_QCH_CON_SIPU_BYRP_QCH_VOTF1,
    CMU_CSTAT_DBG_NFO_SIPU_BYRP_QCH_VOTF1,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK,
    CMU_CSTAT_QCH_CON_SYSMMU_S0_CSTAT_QCH_S0,
    CMU_CSTAT_DBG_NFO_SYSMMU_S0_CSTAT_QCH_S0,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_S0_PMMU1_CSTAT_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SYSMMU_S0_PMMU1_CSTAT_IPCLKPORT_CLK,
    CMU_CSTAT_QCH_CON_SYSMMU_S0_PMMU1_CSTAT_QCH_S0,
    CMU_CSTAT_DBG_NFO_SYSMMU_S0_PMMU1_CSTAT_QCH_S0,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_D_BYRP_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_VGEN_LITE_D_BYRP_IPCLKPORT_CLK,
    CMU_CSTAT_QCH_CON_VGEN_LITE_D_BYRP_QCH,
    CMU_CSTAT_DBG_NFO_VGEN_LITE_D_BYRP_QCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_C2DS_IPCLKPORT_PCLKM,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_C2DS_IPCLKPORT_PCLKM,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_C2RD_IPCLKPORT_PCLKM,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_C2RD_IPCLKPORT_PCLKM,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_CSTAT1_IPCLKPORT_PCLKM,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_CSTAT1_IPCLKPORT_PCLKM,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_CSTAT2_IPCLKPORT_PCLKM,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_CSTAT2_IPCLKPORT_PCLKM,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT0_IPCLKPORT_PCLKM,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT0_IPCLKPORT_PCLKM,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT1_IPCLKPORT_PCLKM,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT1_IPCLKPORT_PCLKM,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_LH_AST_MI_ID_SWALKERPMMU_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_ID_SWALKERPMMU_CSTAT_QCH,
    CMU_CSTAT_PCH_CON_LH_AST_MI_ID_SWALKERPMMU_CSTAT_PCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_ID_SWALKERPMMU_CSTAT_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_LH_AST_MI_OTF0_CSIS_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF0_CSIS_CSTAT_QCH,
    CMU_CSTAT_PCH_CON_LH_AST_MI_OTF0_CSIS_CSTAT_PCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF0_CSIS_CSTAT_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_LH_AST_MI_OTF1_CSIS_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF1_CSIS_CSTAT_QCH,
    CMU_CSTAT_PCH_CON_LH_AST_MI_OTF1_CSIS_CSTAT_PCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF1_CSIS_CSTAT_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_LH_AST_MI_OTF2_CSIS_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF2_CSIS_CSTAT_QCH,
    CMU_CSTAT_PCH_CON_LH_AST_MI_OTF2_CSIS_CSTAT_PCH,
    CMU_CSTAT_DBG_NFO_LH_AST_MI_OTF2_CSIS_CSTAT_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AST_SI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AST_SI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_LH_AST_SI_ID_PMMUSWALKER_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_LH_AST_SI_ID_PMMUSWALKER_CSTAT_QCH,
    CMU_CSTAT_PCH_CON_LH_AST_SI_ID_PMMUSWALKER_CSTAT_PCH,
    CMU_CSTAT_DBG_NFO_LH_AST_SI_ID_PMMUSWALKER_CSTAT_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_LH_AXI_SI_LD0_CSTAT_RGBP_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_LH_AXI_SI_LD0_CSTAT_RGBP_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_LH_AXI_SI_LD0_CSTAT_RGBP_QCH,
    CMU_CSTAT_DBG_NFO_LH_AXI_SI_LD0_CSTAT_RGBP_QCH,
    CMU_CSTAT_PCH_CON_LH_AXI_SI_LD0_CSTAT_RGBP_PCH,
    CMU_CSTAT_DBG_NFO_LH_AXI_SI_LD0_CSTAT_RGBP_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD,
    CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_SIPU_CSTAT_QCH,
    CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_C2DS,
    CMU_CSTAT_DBG_NFO_SIPU_CSTAT_QCH_C2DS,
    CMU_CSTAT_QCH_CON_SIPU_CSTAT_QCH_C2RD,
    CMU_CSTAT_DBG_NFO_SIPU_CSTAT_QCH_C2RD,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK,
    CMU_CSTAT_QCH_CON_SYSMMU_S0_PMMU0_CSTAT_QCH_S0,
    CMU_CSTAT_DBG_NFO_SYSMMU_S0_PMMU0_CSTAT_QCH_S0,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_D_CSTAT0_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_VGEN_LITE_D_CSTAT0_IPCLKPORT_CLK,
    CMU_CSTAT_QCH_CON_VGEN_LITE_D_CSTAT0_QCH,
    CMU_CSTAT_DBG_NFO_VGEN_LITE_D_CSTAT0_QCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_VGEN_LITE_D_CSTAT1_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_VGEN_LITE_D_CSTAT1_IPCLKPORT_CLK,
    CMU_CSTAT_QCH_CON_VGEN_LITE_D_CSTAT1_QCH,
    CMU_CSTAT_DBG_NFO_VGEN_LITE_D_CSTAT1_QCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_QCH_CON_CMU_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_CMU_CSTAT_QCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_QCH_CON_D_TZPC_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_D_TZPC_CSTAT_QCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_QCH_CON_PPMU_D0_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_PPMU_D0_CSTAT_QCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_QCH_CON_PPMU_D1_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_PPMU_D1_CSTAT_QCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK,
    CMU_CSTAT_QCH_CON_SLH_AXI_MI_P_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_SLH_AXI_MI_P_CSTAT_QCH,
    CMU_CSTAT_PCH_CON_SLH_AXI_MI_P_CSTAT_PCH,
    CMU_CSTAT_DBG_NFO_SLH_AXI_MI_P_CSTAT_PCH,
    CMU_CSTAT_CLK_CON_GAT_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_DBG_NFO_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK,
    CMU_CSTAT_QCH_CON_SYSREG_CSTAT_QCH,
    CMU_CSTAT_DBG_NFO_SYSREG_CSTAT_QCH,
    CMU_YUVP_SPARE0_SPARE,
    CMU_YUVP_SPARE1_SPARE,
    CMU_YUVP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_YUVP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_YUVP_UNDEFINED_SFRNOQUEUE_APB,
    CMU_YUVP_CLKOUT_CON_CMU_YUVP_CLKOUT0,
    CMU_YUVP_DBG_NFO_CMU_YUVP_CLKOUT0,
    CMU_YUVP_CLK_CON_DIV_CLK_YUVP_NOCP,
    CMU_YUVP_DBG_NFO_DIV_CLK_YUVP_NOCP,
    CMU_YUVP_PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER,
    CMU_YUVP_PLL_CON1_MUX_CLKCMU_YUVP_NOC_USER,
    CMU_YUVP_DBG_NFO_MUX_CLKCMU_YUVP_NOC_USER,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_MI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AST_MI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LH_AST_MI_OTF_RGBP_YUVP_QCH,
    CMU_YUVP_DBG_NFO_LH_AST_MI_OTF_RGBP_YUVP_QCH,
    CMU_YUVP_PCH_CON_LH_AST_MI_OTF_RGBP_YUVP_PCH,
    CMU_YUVP_DBG_NFO_LH_AST_MI_OTF_RGBP_YUVP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVP_RGBP_QCH,
    CMU_YUVP_DBG_NFO_LH_AST_SI_OTF_YUVP_RGBP_QCH,
    CMU_YUVP_PCH_CON_LH_AST_SI_OTF_YUVP_RGBP_PCH,
    CMU_YUVP_DBG_NFO_LH_AST_SI_OTF_YUVP_RGBP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_SI_LD_YUVP_RGBP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AXI_SI_LD_YUVP_RGBP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LH_AXI_SI_LD_YUVP_RGBP_QCH,
    CMU_YUVP_DBG_NFO_LH_AXI_SI_LD_YUVP_RGBP_QCH,
    CMU_YUVP_PCH_CON_LH_AXI_SI_LD_YUVP_RGBP_PCH,
    CMU_YUVP_DBG_NFO_LH_AXI_SI_LD_YUVP_RGBP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_MCSC_IPCLKPORT_C2R_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_MCSC_IPCLKPORT_C2R_CLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_MCSC_IPCLKPORT_C2W_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_MCSC_IPCLKPORT_C2W_CLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_MCSC_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_MCSC_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_MCSC_QCH,
    CMU_YUVP_DBG_NFO_MCSC_QCH,
    CMU_YUVP_QCH_CON_MCSC_QCH_C2R,
    CMU_YUVP_DBG_NFO_MCSC_QCH_C2R,
    CMU_YUVP_QCH_CON_MCSC_QCH_C2W,
    CMU_YUVP_DBG_NFO_MCSC_QCH_C2W,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0,
    CMU_YUVP_DBG_NFO_SYSMMU_S0_PMMU0_YUVP_QCH_S0,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_SYSMMU_S0_YUVP_QCH_S0,
    CMU_YUVP_DBG_NFO_SYSMMU_S0_YUVP_QCH_S0,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_VGEN_LITE_D0_YUVP_QCH,
    CMU_YUVP_DBG_NFO_VGEN_LITE_D0_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_D1_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_VGEN_LITE_D1_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_VGEN_LITE_D1_YUVP_QCH,
    CMU_YUVP_DBG_NFO_VGEN_LITE_D1_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0,
    CMU_YUVP_QCH_CON_YUVP_QCH,
    CMU_YUVP_DBG_NFO_YUVP_QCH,
    CMU_YUVP_QCH_CON_YUVP_QCH_VOTF0,
    CMU_YUVP_DBG_NFO_YUVP_QCH_VOTF0,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_CMU_YUVP_QCH,
    CMU_YUVP_DBG_NFO_CMU_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_D_TZPC_YUVP_QCH,
    CMU_YUVP_DBG_NFO_D_TZPC_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_PPMU_D_YUVP_QCH,
    CMU_YUVP_DBG_NFO_PPMU_D_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_SLH_AXI_MI_P_YUVP_QCH,
    CMU_YUVP_DBG_NFO_SLH_AXI_MI_P_YUVP_QCH,
    CMU_YUVP_PCH_CON_SLH_AXI_MI_P_YUVP_PCH,
    CMU_YUVP_DBG_NFO_SLH_AXI_MI_P_YUVP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_SYSREG_YUVP_QCH,
    CMU_YUVP_DBG_NFO_SYSREG_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_HSI_SPARE0_SPARE,
    CMU_HSI_SPARE1_SPARE,
    CMU_HSI_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_HSI_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_HSI_UNDEFINED_SFRNOQUEUE_APB,
    CMU_HSI_CLKOUT_CON_CMU_HSI_CLKOUT0,
    CMU_HSI_DBG_NFO_CMU_HSI_CLKOUT0,
    CMU_HSI_PLL_CON0_MUX_CLKCMU_HSI_NOC_USER,
    CMU_HSI_PLL_CON1_MUX_CLKCMU_HSI_NOC_USER,
    CMU_HSI_DBG_NFO_MUX_CLKCMU_HSI_NOC_USER,
    CMU_HSI_PLL_CON0_MUX_CLKCMU_HSI_UFS_EMBD_USER,
    CMU_HSI_PLL_CON1_MUX_CLKCMU_HSI_UFS_EMBD_USER,
    CMU_HSI_DBG_NFO_MUX_CLKCMU_HSI_UFS_EMBD_USER,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK,
    CMU_HSI_QCH_CON_CMU_HSI_QCH,
    CMU_HSI_DBG_NFO_CMU_HSI_QCH,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK,
    CMU_HSI_QCH_CON_D_TZPC_HSI_QCH,
    CMU_HSI_DBG_NFO_D_TZPC_HSI_QCH,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK,
    CMU_HSI_QCH_CON_ECU_HSI_QCH,
    CMU_HSI_DBG_NFO_ECU_HSI_QCH,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK,
    CMU_HSI_QCH_CON_GPIO_HSI_UFS_QCH,
    CMU_HSI_DBG_NFO_GPIO_HSI_UFS_QCH,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK,
    CMU_HSI_QCH_CON_LH_AXI_SI_D_HSI_QCH,
    CMU_HSI_DBG_NFO_LH_AXI_SI_D_HSI_QCH,
    CMU_HSI_PCH_CON_LH_AXI_SI_D_HSI_PCH,
    CMU_HSI_DBG_NFO_LH_AXI_SI_D_HSI_PCH,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_ACLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_ACLK,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_PCLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_PCLK,
    CMU_HSI_QCH_CON_PPMU_D_HSI_QCH,
    CMU_HSI_DBG_NFO_PPMU_D_HSI_QCH,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_S2MPU_S0_HSI_IPCLKPORT_CLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_S2MPU_S0_HSI_IPCLKPORT_CLK,
    CMU_HSI_MEMPG_CON_S2MPU_S0_HSI_2,
    CMU_HSI_DBG_NFO_S2MPU_S0_HSI_2,
    CMU_HSI_QCH_CON_S2MPU_S0_HSI_QCH_S0,
    CMU_HSI_DBG_NFO_S2MPU_S0_HSI_QCH_S0,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_S2MPU_S0_PMMU0_HSI_IPCLKPORT_CLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_S2MPU_S0_PMMU0_HSI_IPCLKPORT_CLK,
    CMU_HSI_QCH_CON_S2MPU_S0_PMMU0_HSI_QCH_S0,
    CMU_HSI_DBG_NFO_S2MPU_S0_PMMU0_HSI_QCH_S0,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK,
    CMU_HSI_QCH_CON_SLH_AXI_MI_P_HSI_QCH,
    CMU_HSI_DBG_NFO_SLH_AXI_MI_P_HSI_QCH,
    CMU_HSI_PCH_CON_SLH_AXI_MI_P_HSI_PCH,
    CMU_HSI_DBG_NFO_SLH_AXI_MI_P_HSI_PCH,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_SPC_HSI_IPCLKPORT_PCLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_SPC_HSI_IPCLKPORT_PCLK,
    CMU_HSI_QCH_CON_SPC_HSI_QCH,
    CMU_HSI_DBG_NFO_SPC_HSI_QCH,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK,
    CMU_HSI_QCH_CON_SYSREG_HSI_QCH,
    CMU_HSI_DBG_NFO_SYSREG_HSI_QCH,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
    CMU_HSI_MEMPG_CON_UFS_EMBD_0,
    CMU_HSI_DBG_NFO_UFS_EMBD_0,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
    CMU_HSI_MEMPG_CON_UFS_EMBD_1,
    CMU_HSI_DBG_NFO_UFS_EMBD_1,
    CMU_HSI_QCH_CON_UFS_EMBD_QCH,
    CMU_HSI_DBG_NFO_UFS_EMBD_QCH,
    CMU_HSI_QCH_CON_UFS_EMBD_QCH_FMP,
    CMU_HSI_DBG_NFO_UFS_EMBD_QCH_FMP,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK,
    CMU_HSI_QCH_CON_VGEN_LITE_HSI_QCH,
    CMU_HSI_DBG_NFO_VGEN_LITE_HSI_QCH,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_XIU_MMU_HSI_IPCLKPORT_ACLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_XIU_MMU_HSI_IPCLKPORT_ACLK,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK,
    CMU_HSI_CLK_CON_GAT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
    CMU_HSI_DBG_NFO_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
    CMU_M2M_SPARE0_SPARE,
    CMU_M2M_SPARE1_SPARE,
    CMU_M2M_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_M2M_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_M2M_UNDEFINED_SFRNOQUEUE_APB,
    CMU_M2M_CLKOUT_CON_CMU_M2M_CLKOUT0,
    CMU_M2M_DBG_NFO_CMU_M2M_CLKOUT0,
    CMU_M2M_CLK_CON_DIV_CLK_M2M_NOCP,
    CMU_M2M_DBG_NFO_DIV_CLK_M2M_NOCP,
    CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_GDC_USER,
    CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_GDC_USER,
    CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_GDC_USER,
    CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER,
    CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_JPEG_USER,
    CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_JPEG_USER,
    CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER,
    CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_NOC_USER,
    CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_NOC_USER,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_GDC_L_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_GDC_L_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_GDC_O_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_GDC_O_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_NS_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_NS_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_S_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_S_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S2_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S2_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_VGEN_LITE_D2_M2M_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_VGEN_LITE_D2_M2M_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_GDC_L_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_GDC_L_IPCLKPORT_CLK,
    CMU_M2M_MEMPG_CON_GDC_L_7,
    CMU_M2M_DBG_NFO_GDC_L_7,
    CMU_M2M_QCH_CON_GDC_L_QCH,
    CMU_M2M_DBG_NFO_GDC_L_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_GDC_O_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_GDC_O_IPCLKPORT_CLK,
    CMU_M2M_MEMPG_CON_GDC_O_2,
    CMU_M2M_DBG_NFO_GDC_O_2,
    CMU_M2M_QCH_CON_GDC_O_QCH,
    CMU_M2M_DBG_NFO_GDC_O_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AST_MI_ID_LM_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AST_MI_ID_LM_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AST_MI_ID_LM_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AST_MI_ID_LM_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AST_MI_ID_LM_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AST_MI_ID_LM_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AST_SI_ID_ML_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AST_SI_ID_ML_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AST_SI_ID_ML_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AST_SI_ID_ML_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AST_SI_ID_ML_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AST_SI_ID_ML_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AST_SI_OTF0_M2M_MFC_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AST_SI_OTF0_M2M_MFC_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AST_SI_OTF0_M2M_MFC_QCH,
    CMU_M2M_DBG_NFO_LH_AST_SI_OTF0_M2M_MFC_QCH,
    CMU_M2M_PCH_CON_LH_AST_SI_OTF0_M2M_MFC_PCH,
    CMU_M2M_DBG_NFO_LH_AST_SI_OTF0_M2M_MFC_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AST_SI_OTF1_M2M_MFC_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AST_SI_OTF1_M2M_MFC_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AST_SI_OTF1_M2M_MFC_QCH,
    CMU_M2M_DBG_NFO_LH_AST_SI_OTF1_M2M_MFC_QCH,
    CMU_M2M_PCH_CON_LH_AST_SI_OTF1_M2M_MFC_PCH,
    CMU_M2M_DBG_NFO_LH_AST_SI_OTF1_M2M_MFC_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_SI_D1_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_D1_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_SI_D1_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_D1_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_GDCL0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_ID_GDCL0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_SI_ID_GDCL0_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_GDCL0_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_SI_ID_GDCL0_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_GDCL0_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_GDCL1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_ID_GDCL1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_SI_ID_GDCL1_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_GDCL1_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_SI_ID_GDCL1_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_GDCL1_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LME_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LME_IPCLKPORT_CLK,
    CMU_M2M_MEMPG_CON_LME_3,
    CMU_M2M_DBG_NFO_LME_3,
    CMU_M2M_QCH_CON_LME_QCH,
    CMU_M2M_DBG_NFO_LME_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK,
    CMU_M2M_MEMPG_CON_SYSMMU_S0_M2M_4,
    CMU_M2M_DBG_NFO_SYSMMU_S0_M2M_4,
    CMU_M2M_QCH_CON_SYSMMU_S0_M2M_QCH_S0,
    CMU_M2M_DBG_NFO_SYSMMU_S0_M2M_QCH_S0,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK,
    CMU_M2M_MEMPG_CON_SYSMMU_S0_PMMU1_M2M_6,
    CMU_M2M_DBG_NFO_SYSMMU_S0_PMMU1_M2M_6,
    CMU_M2M_QCH_CON_SYSMMU_S0_PMMU1_M2M_QCH_S0,
    CMU_M2M_DBG_NFO_SYSMMU_S0_PMMU1_M2M_QCH_S0,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK,
    CMU_M2M_QCH_CON_VGEN_LITE_D1_M2M_QCH,
    CMU_M2M_DBG_NFO_VGEN_LITE_D1_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_D2_M2M_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_VGEN_LITE_D2_M2M_IPCLKPORT_CLK,
    CMU_M2M_QCH_CON_VGEN_LITE_D2_M2M_QCH,
    CMU_M2M_DBG_NFO_VGEN_LITE_D2_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK,
    CMU_M2M_MEMPG_CON_JPEG_0,
    CMU_M2M_DBG_NFO_JPEG_0,
    CMU_M2M_QCH_CON_JPEG_QCH,
    CMU_M2M_DBG_NFO_JPEG_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JPEG_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_ID_JPEG_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_SI_ID_JPEG_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JPEG_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_SI_ID_JPEG_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JPEG_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AST_MI_ID_ML_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AST_MI_ID_ML_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AST_MI_ID_ML_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AST_MI_ID_ML_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AST_MI_ID_ML_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AST_MI_ID_ML_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AST_SI_ID_LM_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AST_SI_ID_LM_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AST_SI_ID_LM_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AST_SI_ID_LM_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AST_SI_ID_LM_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AST_SI_ID_LM_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_GDCL0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_ID_GDCL0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_MI_ID_GDCL0_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_GDCL0_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_MI_ID_GDCL0_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_GDCL0_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_GDCL1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_ID_GDCL1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_MI_ID_GDCL1_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_GDCL1_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_MI_ID_GDCL1_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_GDCL1_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JPEG_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_ID_JPEG_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_MI_ID_JPEG_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JPEG_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_MI_ID_JPEG_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JPEG_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_SI_D0_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_D0_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_SI_D0_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_D0_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_M2M_IPCLKPORT_ACLK,
    CMU_M2M_MEMPG_CON_M2M_1,
    CMU_M2M_DBG_NFO_M2M_1,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF,
    CMU_M2M_QCH_CON_M2M_QCH_S1,
    CMU_M2M_DBG_NFO_M2M_QCH_S1,
    CMU_M2M_QCH_CON_M2M_QCH_S2,
    CMU_M2M_DBG_NFO_M2M_QCH_S2,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK,
    CMU_M2M_MEMPG_CON_SYSMMU_S0_PMMU0_M2M_5,
    CMU_M2M_DBG_NFO_SYSMMU_S0_PMMU0_M2M_5,
    CMU_M2M_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH_S0,
    CMU_M2M_DBG_NFO_SYSMMU_S0_PMMU0_M2M_QCH_S0,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK,
    CMU_M2M_QCH_CON_VGEN_LITE_D0_M2M_QCH,
    CMU_M2M_DBG_NFO_VGEN_LITE_D0_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_CMU_M2M_QCH,
    CMU_M2M_DBG_NFO_CMU_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_D_TZPC_M2M_QCH,
    CMU_M2M_DBG_NFO_D_TZPC_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_PPMU_D0_M2M_QCH,
    CMU_M2M_DBG_NFO_PPMU_D0_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_PPMU_D1_M2M_QCH,
    CMU_M2M_DBG_NFO_PPMU_D1_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_SLH_AXI_MI_P_M2M_QCH,
    CMU_M2M_DBG_NFO_SLH_AXI_MI_P_M2M_QCH,
    CMU_M2M_PCH_CON_SLH_AXI_MI_P_M2M_PCH,
    CMU_M2M_DBG_NFO_SLH_AXI_MI_P_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_SYSREG_M2M_QCH,
    CMU_M2M_DBG_NFO_SYSREG_M2M_QCH,
    CMU_PERIC_SPARE0_SPARE,
    CMU_PERIC_SPARE1_SPARE,
    CMU_PERIC_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_PERIC_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_PERIC_UNDEFINED_SFRNOQUEUE_APB,
    CMU_PERIC_CLKOUT_CON_CMU_PERIC_CLKOUT0,
    CMU_PERIC_DBG_NFO_CMU_PERIC_CLKOUT0,
    CMU_PERIC_CLK_CON_DIV_CLK_PERIC_NOCP,
    CMU_PERIC_DBG_NFO_DIV_CLK_PERIC_NOCP,
    CMU_PERIC_CLK_CON_DIV_CLK_PERIC_UART_DBG,
    CMU_PERIC_DBG_NFO_DIV_CLK_PERIC_UART_DBG,
    CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI00_USI,
    CMU_PERIC_DBG_NFO_DIV_CLK_PERIC_USI00_USI,
    CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI01_USI,
    CMU_PERIC_DBG_NFO_DIV_CLK_PERIC_USI01_USI,
    CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI02_USI,
    CMU_PERIC_DBG_NFO_DIV_CLK_PERIC_USI02_USI,
    CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI03_USI,
    CMU_PERIC_DBG_NFO_DIV_CLK_PERIC_USI03_USI,
    CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI04_USI,
    CMU_PERIC_DBG_NFO_DIV_CLK_PERIC_USI04_USI,
    CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI09_USI_OIS,
    CMU_PERIC_DBG_NFO_DIV_CLK_PERIC_USI09_USI_OIS,
    CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI10_USI_OIS,
    CMU_PERIC_DBG_NFO_DIV_CLK_PERIC_USI10_USI_OIS,
    CMU_PERIC_CLK_CON_DIV_CLK_PERIC_USI_I2C,
    CMU_PERIC_DBG_NFO_DIV_CLK_PERIC_USI_I2C,
    CMU_PERIC_PLL_CON0_MUX_CLKCMU_PERIC_IP_USER,
    CMU_PERIC_PLL_CON1_MUX_CLKCMU_PERIC_IP_USER,
    CMU_PERIC_DBG_NFO_MUX_CLKCMU_PERIC_IP_USER,
    CMU_PERIC_PLL_CON0_MUX_CLKCMU_PERIC_MMC_CARD_USER,
    CMU_PERIC_PLL_CON1_MUX_CLKCMU_PERIC_MMC_CARD_USER,
    CMU_PERIC_DBG_NFO_MUX_CLKCMU_PERIC_MMC_CARD_USER,
    CMU_PERIC_PLL_CON0_MUX_CLKCMU_PERIC_NOC_USER,
    CMU_PERIC_PLL_CON1_MUX_CLKCMU_PERIC_NOC_USER,
    CMU_PERIC_DBG_NFO_MUX_CLKCMU_PERIC_NOC_USER,
    CMU_PERIC_CLK_CON_MUX_CLK_PERIC_I2C,
    CMU_PERIC_DBG_NFO_MUX_CLK_PERIC_I2C,
    CMU_PERIC_CLK_CON_MUX_CLK_PERIC_UART_DBG,
    CMU_PERIC_DBG_NFO_MUX_CLK_PERIC_UART_DBG,
    CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI00,
    CMU_PERIC_DBG_NFO_MUX_CLK_PERIC_USI00,
    CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI01,
    CMU_PERIC_DBG_NFO_MUX_CLK_PERIC_USI01,
    CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI02,
    CMU_PERIC_DBG_NFO_MUX_CLK_PERIC_USI02,
    CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI03,
    CMU_PERIC_DBG_NFO_MUX_CLK_PERIC_USI03,
    CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI04,
    CMU_PERIC_DBG_NFO_MUX_CLK_PERIC_USI04,
    CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI09_USI_OIS,
    CMU_PERIC_DBG_NFO_MUX_CLK_PERIC_USI09_USI_OIS,
    CMU_PERIC_CLK_CON_MUX_CLK_PERIC_USI10_USI_OIS,
    CMU_PERIC_DBG_NFO_MUX_CLK_PERIC_USI10_USI_OIS,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
    CMU_PERIC_QCH_CON_MMC_CARD_QCH,
    CMU_PERIC_DBG_NFO_MMC_CARD_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_CMU_PERIC_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_CMU_PERIC_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_CMU_PERIC_QCH,
    CMU_PERIC_DBG_NFO_CMU_PERIC_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_D_TZPC_PERIC_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_D_TZPC_PERIC_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_D_TZPC_PERIC_QCH,
    CMU_PERIC_DBG_NFO_D_TZPC_PERIC_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_GPIO_PERIC_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_GPIO_PERIC_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_GPIO_PERIC_QCH_GPIO,
    CMU_PERIC_DBG_NFO_GPIO_PERIC_QCH_GPIO,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_GPIO_PERICMMC_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_GPIO_PERICMMC_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_GPIO_PERICMMC_QCH_GPIO,
    CMU_PERIC_DBG_NFO_GPIO_PERICMMC_QCH_GPIO,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_PCLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_MMC_CARD_IPCLKPORT_I_ACLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_MMC_CARD_IPCLKPORT_I_ACLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_PDMA_PERIC_IPCLKPORT_ACLK_PDMA0,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_PDMA_PERIC_IPCLKPORT_ACLK_PDMA0,
    CMU_PERIC_QCH_CON_PDMA_PERIC_QCH,
    CMU_PERIC_DBG_NFO_PDMA_PERIC_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_ACLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_ACLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_PPMU_D_PERIC_QCH,
    CMU_PERIC_DBG_NFO_PPMU_D_PERIC_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_ACLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_ACLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_QE_D_PDMA_QCH,
    CMU_PERIC_DBG_NFO_QE_D_PDMA_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_ACLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_ACLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_QE_D_SPDMA_QCH,
    CMU_PERIC_DBG_NFO_QE_D_SPDMA_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_NOCP_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_NOCP_IPCLKPORT_CLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_NOCP_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_NOCP_IPCLKPORT_CLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_S2MPU_S0_PERIC_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_S2MPU_S0_PERIC_IPCLKPORT_CLK,
    CMU_PERIC_QCH_CON_S2MPU_S0_PERIC_QCH_S0,
    CMU_PERIC_DBG_NFO_S2MPU_S0_PERIC_QCH_S0,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_S2MPU_S0_PMMU0_PERIC_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_S2MPU_S0_PMMU0_PERIC_IPCLKPORT_CLK,
    CMU_PERIC_QCH_CON_S2MPU_S0_PMMU0_PERIC_QCH_S0,
    CMU_PERIC_DBG_NFO_S2MPU_S0_PMMU0_PERIC_QCH_S0,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_SLH_AXI_MI_LP_CSIS_PERIC_IPCLKPORT_I_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_SLH_AXI_MI_LP_CSIS_PERIC_IPCLKPORT_I_CLK,
    CMU_PERIC_QCH_CON_SLH_AXI_MI_LP_CSIS_PERIC_QCH,
    CMU_PERIC_DBG_NFO_SLH_AXI_MI_LP_CSIS_PERIC_QCH,
    CMU_PERIC_PCH_CON_SLH_AXI_MI_LP_CSIS_PERIC_PCH,
    CMU_PERIC_DBG_NFO_SLH_AXI_MI_LP_CSIS_PERIC_PCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_SLH_AXI_MI_P_PERIC_IPCLKPORT_I_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_SLH_AXI_MI_P_PERIC_IPCLKPORT_I_CLK,
    CMU_PERIC_QCH_CON_SLH_AXI_MI_P_PERIC_QCH,
    CMU_PERIC_DBG_NFO_SLH_AXI_MI_P_PERIC_QCH,
    CMU_PERIC_PCH_CON_SLH_AXI_MI_P_PERIC_PCH,
    CMU_PERIC_DBG_NFO_SLH_AXI_MI_P_PERIC_PCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_SLH_AXI_SI_D_PERIC_IPCLKPORT_I_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_SLH_AXI_SI_D_PERIC_IPCLKPORT_I_CLK,
    CMU_PERIC_QCH_CON_SLH_AXI_SI_D_PERIC_QCH,
    CMU_PERIC_DBG_NFO_SLH_AXI_SI_D_PERIC_QCH,
    CMU_PERIC_PCH_CON_SLH_AXI_SI_D_PERIC_PCH,
    CMU_PERIC_DBG_NFO_SLH_AXI_SI_D_PERIC_PCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_SPC_PERIC_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_SPC_PERIC_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_SPC_PERIC_QCH,
    CMU_PERIC_DBG_NFO_SPC_PERIC_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_SPDMA_PERIC_IPCLKPORT_ACLK_PDMA1,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_SPDMA_PERIC_IPCLKPORT_ACLK_PDMA1,
    CMU_PERIC_QCH_CON_SPDMA_PERIC_QCH,
    CMU_PERIC_DBG_NFO_SPDMA_PERIC_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_SYSREG_PERIC_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_SYSREG_PERIC_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_SYSREG_PERIC_QCH,
    CMU_PERIC_DBG_NFO_SYSREG_PERIC_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_UART_DBG_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_UART_DBG_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_UART_DBG_QCH,
    CMU_PERIC_DBG_NFO_UART_DBG_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI00_I2C_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI00_I2C_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_USI00_I2C_QCH,
    CMU_PERIC_DBG_NFO_USI00_I2C_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI00_USI_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI00_USI_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_USI00_USI_QCH,
    CMU_PERIC_DBG_NFO_USI00_USI_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI01_I2C_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI01_I2C_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_USI01_I2C_QCH,
    CMU_PERIC_DBG_NFO_USI01_I2C_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI01_USI_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI01_USI_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_USI01_USI_QCH,
    CMU_PERIC_DBG_NFO_USI01_USI_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI02_I2C_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI02_I2C_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_USI02_I2C_QCH,
    CMU_PERIC_DBG_NFO_USI02_I2C_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI02_USI_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI02_USI_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_USI02_USI_QCH,
    CMU_PERIC_DBG_NFO_USI02_USI_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI03_I2C_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI03_I2C_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_USI03_I2C_QCH,
    CMU_PERIC_DBG_NFO_USI03_I2C_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI03_USI_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI03_USI_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_USI03_USI_QCH,
    CMU_PERIC_DBG_NFO_USI03_USI_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI04_I2C_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI04_I2C_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_USI04_I2C_QCH,
    CMU_PERIC_DBG_NFO_USI04_I2C_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI04_USI_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI04_USI_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_USI04_USI_QCH,
    CMU_PERIC_DBG_NFO_USI04_USI_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI05_I2C_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI05_I2C_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_USI05_I2C_QCH,
    CMU_PERIC_DBG_NFO_USI05_I2C_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_USI09_USI_OIS_QCH,
    CMU_PERIC_DBG_NFO_USI09_USI_OIS_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_PCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_PCLK,
    CMU_PERIC_QCH_CON_USI10_USI_OIS_QCH,
    CMU_PERIC_DBG_NFO_USI10_USI_OIS_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_VGEN_D_PDMA_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_VGEN_D_PDMA_IPCLKPORT_CLK,
    CMU_PERIC_QCH_CON_VGEN_D_PDMA_QCH,
    CMU_PERIC_DBG_NFO_VGEN_D_PDMA_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_VGEN_D_SPDMA_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_VGEN_D_SPDMA_IPCLKPORT_CLK,
    CMU_PERIC_QCH_CON_VGEN_D_SPDMA_QCH,
    CMU_PERIC_DBG_NFO_VGEN_D_SPDMA_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_VGEN_LITE_D_PERIC_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_VGEN_LITE_D_PERIC_IPCLKPORT_CLK,
    CMU_PERIC_QCH_CON_VGEN_LITE_D_PERIC_QCH,
    CMU_PERIC_DBG_NFO_VGEN_LITE_D_PERIC_QCH,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_XIU_D0_PERIC_IPCLKPORT_ACLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_XIU_D0_PERIC_IPCLKPORT_ACLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_XIU_D1_PERIC_IPCLKPORT_ACLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_XIU_D1_PERIC_IPCLKPORT_ACLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_XIU_MMU_PERIC_IPCLKPORT_ACLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_XIU_MMU_PERIC_IPCLKPORT_ACLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_XIU_P_PERIC_IPCLKPORT_ACLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_XIU_P_PERIC_IPCLKPORT_ACLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_BLK_PERIC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_BLK_PERIC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_UART_DBG_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_UART_DBG_IPCLKPORT_CLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_UART_DBG_IPCLKPORT_IPCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_UART_DBG_IPCLKPORT_IPCLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI00_USI_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI00_USI_IPCLKPORT_CLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI00_USI_IPCLKPORT_IPCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI00_USI_IPCLKPORT_IPCLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI01_USI_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI01_USI_IPCLKPORT_CLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI01_USI_IPCLKPORT_IPCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI01_USI_IPCLKPORT_IPCLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI02_USI_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI02_USI_IPCLKPORT_CLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI02_USI_IPCLKPORT_IPCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI02_USI_IPCLKPORT_IPCLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI03_USI_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI03_USI_IPCLKPORT_CLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI03_USI_IPCLKPORT_IPCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI03_USI_IPCLKPORT_IPCLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI04_USI_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI04_USI_IPCLKPORT_CLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI04_USI_IPCLKPORT_IPCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI04_USI_IPCLKPORT_IPCLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI09_USI_OIS_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI09_USI_OIS_IPCLKPORT_CLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_IPCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_IPCLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI10_USI_OIS_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI10_USI_OIS_IPCLKPORT_CLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_IPCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_IPCLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_SCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_SCLK,
    CMU_PERIC_QCH_CON_I3C00_OIS_QCH_P,
    CMU_PERIC_DBG_NFO_I3C00_OIS_QCH_P,
    CMU_PERIC_QCH_CON_I3C00_OIS_QCH_S,
    CMU_PERIC_DBG_NFO_I3C00_OIS_QCH_S,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_USI_I2C_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_USI_I2C_IPCLKPORT_CLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI_I2C_IPCLKPORT_CLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI_I2C_IPCLKPORT_CLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI00_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI00_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI01_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI01_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI02_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI02_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI03_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI03_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI04_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI04_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC_CLK_CON_GAT_BLK_PERIC_UID_USI05_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC_DBG_NFO_BLK_PERIC_UID_USI05_I2C_IPCLKPORT_IPCLK,
    CMU_PERIS_SPARE0_SPARE,
    CMU_PERIS_SPARE1_SPARE,
    CMU_PERIS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_PERIS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_PERIS_UNDEFINED_SFRNOQUEUE_APB,
    CMU_PERIS_CLKOUT_CON_CMU_PERIS_CLKOUT0,
    CMU_PERIS_DBG_NFO_CMU_PERIS_CLKOUT0,
    CMU_PERIS_CLK_CON_DIV_CLK_PERIS_NOCP,
    CMU_PERIS_DBG_NFO_DIV_CLK_PERIS_NOCP,
    CMU_PERIS_CLK_CON_DIV_CLK_PERIS_OTP,
    CMU_PERIS_DBG_NFO_DIV_CLK_PERIS_OTP,
    CMU_PERIS_PLL_CON0_MUX_CLKCMU_PERIS_NOC_USER,
    CMU_PERIS_PLL_CON1_MUX_CLKCMU_PERIS_NOC_USER,
    CMU_PERIS_DBG_NFO_MUX_CLKCMU_PERIS_NOC_USER,
    CMU_PERIS_CLK_CON_MUX_CLK_PERIS_GIC,
    CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_GIC,
    CMU_PERIS_PLL_CON0_MUX_CLK_PERIS_GIC_USER,
    CMU_PERIS_PLL_CON1_MUX_CLK_PERIS_GIC_USER,
    CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_GIC_USER,
    CMU_PERIS_UNDEFINED_PERIS_HCHGEN_CLKMUX_GIC,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_DFTMUX_PERIS_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_DFTMUX_PERIS_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK,
    CMU_PERIS_DMYQCH_CON_DFTMUX_PERIS_QCH,
    CMU_PERIS_DBG_NFO_DFTMUX_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_GIC_IPCLKPORT_CLK,
    CMU_PERIS_QCH_CON_GIC_QCH,
    CMU_PERIS_DBG_NFO_GIC_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AXI_MI_IP_GIC_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_LH_AXI_MI_IP_GIC_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_LH_AXI_MI_IP_GIC_PERIS_QCH,
    CMU_PERIS_DBG_NFO_LH_AXI_MI_IP_GIC_PERIS_QCH,
    CMU_PERIS_PCH_CON_LH_AXI_MI_IP_GIC_PERIS_PCH,
    CMU_PERIS_DBG_NFO_LH_AXI_MI_IP_GIC_PERIS_PCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_CMU_PERIS_QCH,
    CMU_PERIS_DBG_NFO_CMU_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_D_TZPC_PERIS_QCH,
    CMU_PERIS_DBG_NFO_D_TZPC_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AXI_SI_IP_GIC_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_LH_AXI_SI_IP_GIC_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_LH_AXI_SI_IP_GIC_PERIS_QCH,
    CMU_PERIS_DBG_NFO_LH_AXI_SI_IP_GIC_PERIS_QCH,
    CMU_PERIS_PCH_CON_LH_AXI_SI_IP_GIC_PERIS_PCH,
    CMU_PERIS_DBG_NFO_LH_AXI_SI_IP_GIC_PERIS_PCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PWM_IPCLKPORT_I_PCLK_S0,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_PWM_IPCLKPORT_I_PCLK_S0,
    CMU_PERIS_QCH_CON_PWM_QCH,
    CMU_PERIS_DBG_NFO_PWM_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_SLH_AXI_MI_P_PERIS_QCH,
    CMU_PERIS_DBG_NFO_SLH_AXI_MI_P_PERIS_QCH,
    CMU_PERIS_PCH_CON_SLH_AXI_MI_P_PERIS_PCH,
    CMU_PERIS_DBG_NFO_SLH_AXI_MI_P_PERIS_PCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_SPC_PERIS_QCH,
    CMU_PERIS_DBG_NFO_SPC_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_SYSREG_PERIS_QCH,
    CMU_PERIS_DBG_NFO_SYSREG_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_TMU_QCH,
    CMU_PERIS_DBG_NFO_TMU_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_WDT0_QCH,
    CMU_PERIS_DBG_NFO_WDT0_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_WDT1_QCH,
    CMU_PERIS_DBG_NFO_WDT1_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_XIU_P_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_XIU_P_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
    CMU_PERIS_QCH_CON_OTP_CON_TOP_QCH,
    CMU_PERIS_DBG_NFO_OTP_CON_TOP_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_OSCCLK_IPCLKPORT_CLK,
    CMU_AUD_SPARE0_SPARE,
    CMU_AUD_SPARE1_SPARE,
    CMU_AUD_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_AUD_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_AUD_UNDEFINED_SFRNOQUEUE_APB,
    CMU_AUD_CLK_CON_CLKAUD__AUD_CLKBUF,
    CMU_AUD_DBG_NFO_CLKAUD__AUD_CLKBUF,
    CMU_AUD_CLKOUT_CON_CMU_AUD_CLKOUT0,
    CMU_AUD_DBG_NFO_CMU_AUD_CLKOUT0,
    CMU_AUD_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_AUD,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_ACLK,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_ACLK,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_AUDIF,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_AUDIF,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_CNT,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_CNT,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_CPU,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_ACP,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_CPU_ACP,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_PCLKDBG,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_CPU_PCLKDBG,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_DSIF,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_DSIF,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_FM,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_FM,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_FM_SPDY,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_FM_SPDY,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_MCLK,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_MCLK,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_NOCD,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_NOCD,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_NOCP,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_NOCP,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_PCMC,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_PCMC,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_SERIAL_LIF,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF_CORE,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_SERIAL_LIF_CORE,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF0,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF0,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF1,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF1,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF2,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF2,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF3,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF3,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF4,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF4,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF5,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF5,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF6,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF6,
    CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER,
    CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_CPU_USER,
    CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_CPU_USER,
    CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER,
    CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_NOC_USER,
    CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_NOC_USER,
    CMU_AUD_CLK_CON_MUX_CLKVTS_AUD_DMIC,
    CMU_AUD_DBG_NFO_MUX_CLKVTS_AUD_DMIC,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_AUDIF,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_AUDIF,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_CPU,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU_PLL,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_CPU_PLL,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_DSIF,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_DSIF,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_FM,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_FM,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_NOC,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC_PLL,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_NOC_PLL,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_PCMC,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_PCMC,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF0,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF0,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF1,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF1,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF2,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF2,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF3,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF3,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF4,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF4,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF5,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF5,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF6,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF6,
    CMU_AUD_PLL_CON0_MUX_CP_PCMC_CLK_USER,
    CMU_AUD_PLL_CON1_MUX_CP_PCMC_CLK_USER,
    CMU_AUD_DBG_NFO_MUX_CP_PCMC_CLK_USER,
    CMU_AUD_CLK_CON_MUX_HCHGEN_CLK_AUD_CPU,
    CMU_AUD_DBG_NFO_MUX_HCHGEN_CLK_AUD_CPU,
    CMU_AUD_PLL_CON3_PLL_AUD,
    CMU_AUD_PLL_CON6_PLL_AUD,
    CMU_AUD_PLL_CON7_PLL_AUD,
    CMU_AUD_PLL_CON4_PLL_AUD,
    CMU_AUD_PLL_CON8_PLL_AUD,
    CMU_AUD_PLL_CON5_PLL_AUD,
    CMU_AUD_PLL_CON0_PLL_AUD,
    CMU_AUD_PLL_LOCKTIME_PLL_AUD,
    CMU_AUD_PLL_CON1_PLL_AUD,
    CMU_AUD_PLL_CON2_PLL_AUD,
    CMU_AUD_PLL_LOCKTIME_REG_PLL_AUD,
    CMU_AUD_DBG_NFO_PLL_AUD,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
    CMU_AUD_QCH_CON_ABOX_QCH_CNT,
    CMU_AUD_DBG_NFO_ABOX_QCH_CNT,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32,
    CMU_AUD_MEMPG_CON_ABOX_1,
    CMU_AUD_DBG_NFO_ABOX_1,
    CMU_AUD_QCH_CON_ABOX_QCH_CPU0,
    CMU_AUD_DBG_NFO_ABOX_QCH_CPU0,
    CMU_AUD_QCH_CON_ABOX_QCH_CPU1,
    CMU_AUD_DBG_NFO_ABOX_QCH_CPU1,
    CMU_AUD_QCH_CON_ABOX_QCH_CPU2,
    CMU_AUD_DBG_NFO_ABOX_QCH_CPU2,
    CMU_AUD_QCH_CON_ABOX_QCH_L2,
    CMU_AUD_DBG_NFO_ABOX_QCH_L2,
    CMU_AUD_QCH_CON_ABOX_QCH_NEON0,
    CMU_AUD_DBG_NFO_ABOX_QCH_NEON0,
    CMU_AUD_QCH_CON_ABOX_QCH_NEON1,
    CMU_AUD_DBG_NFO_ABOX_QCH_NEON1,
    CMU_AUD_QCH_CON_ABOX_QCH_NEON2,
    CMU_AUD_DBG_NFO_ABOX_QCH_NEON2,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_GRAY2BIN_AUD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_GRAY2BIN_AUD_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH,
    CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH,
    CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH,
    CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB,
    CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ASB,
    CMU_AUD_DBG_NFO_ABOX_QCH_CCLK_ASB,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP,
    CMU_AUD_QCH_CON_ABOX_QCH_CCLK_ACP,
    CMU_AUD_DBG_NFO_ABOX_QCH_CCLK_ACP,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH,
    CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_MEMPG_CON_DMIC_AUD0_4,
    CMU_AUD_DBG_NFO_DMIC_AUD0_4,
    CMU_AUD_DMYQCH_CON_DMIC_AUD0_QCH_DMIC,
    CMU_AUD_DBG_NFO_DMIC_AUD0_QCH_DMIC,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_MEMPG_CON_DMIC_AUD1_5,
    CMU_AUD_DBG_NFO_DMIC_AUD1_5,
    CMU_AUD_DMYQCH_CON_DMIC_AUD1_QCH_DMIC,
    CMU_AUD_DBG_NFO_DMIC_AUD1_QCH_DMIC,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_SYS_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_SYS_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK_DSIF,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK_DSIF,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY,
    CMU_AUD_DMYQCH_CON_ABOX_QCH_CPU,
    CMU_AUD_DBG_NFO_ABOX_QCH_CPU,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
    CMU_AUD_DMYQCH_CON_DFTMUX_AUD_QCH,
    CMU_AUD_DBG_NFO_DFTMUX_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK,
    CMU_AUD_MEMPG_CON_ABOX_0,
    CMU_AUD_DBG_NFO_ABOX_0,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK,
    CMU_AUD_MEMPG_CON_ABOX_2,
    CMU_AUD_DBG_NFO_ABOX_2,
    CMU_AUD_QCH_CON_ABOX_QCH_ACLK,
    CMU_AUD_DBG_NFO_ABOX_QCH_ACLK,
    CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ACP,
    CMU_AUD_DBG_NFO_ABOX_QCH_ACLK_ACP,
    CMU_AUD_QCH_CON_ABOX_QCH_ACLK_ASB,
    CMU_AUD_DBG_NFO_ABOX_QCH_ACLK_ASB,
    CMU_AUD_QCH_CON_ABOX_QCH_C2A0,
    CMU_AUD_DBG_NFO_ABOX_QCH_C2A0,
    CMU_AUD_QCH_CON_ABOX_QCH_C2A1,
    CMU_AUD_DBG_NFO_ABOX_QCH_C2A1,
    CMU_AUD_QCH_CON_ABOX_QCH_XCLK,
    CMU_AUD_DBG_NFO_ABOX_QCH_XCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_CMU_AUD_QCH,
    CMU_AUD_DBG_NFO_CMU_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_DMIC_AUD0_QCH_PCLK,
    CMU_AUD_DBG_NFO_DMIC_AUD0_QCH_PCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_DMIC_AUD1_QCH_PCLK,
    CMU_AUD_DBG_NFO_DMIC_AUD1_QCH_PCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_IP_PERIASB_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_MI_IP_PERIASB_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_LH_AXI_MI_IP_PERIASB_AUD_QCH,
    CMU_AUD_DBG_NFO_LH_AXI_MI_IP_PERIASB_AUD_QCH,
    CMU_AUD_PCH_CON_LH_AXI_MI_IP_PERIASB_AUD_PCH,
    CMU_AUD_DBG_NFO_LH_AXI_MI_IP_PERIASB_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_LH_AXI_SI_D_AUD_QCH,
    CMU_AUD_DBG_NFO_LH_AXI_SI_D_AUD_QCH,
    CMU_AUD_PCH_CON_LH_AXI_SI_D_AUD_PCH,
    CMU_AUD_DBG_NFO_LH_AXI_SI_D_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_MAILBOX_AUD0_QCH,
    CMU_AUD_DBG_NFO_MAILBOX_AUD0_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_MAILBOX_AUD1_QCH,
    CMU_AUD_DBG_NFO_MAILBOX_AUD1_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_PPMU_D_AUD_QCH,
    CMU_AUD_DBG_NFO_PPMU_D_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_ACLK,
    CMU_AUD_DBG_NFO_SERIAL_LIF_AUD_QCH_ACLK,
    CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_PCLK,
    CMU_AUD_DBG_NFO_SERIAL_LIF_AUD_QCH_PCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK,
    CMU_AUD_MEMPG_CON_SYSMMU_S0_AUD_3,
    CMU_AUD_DBG_NFO_SYSMMU_S0_AUD_3,
    CMU_AUD_QCH_CON_SYSMMU_S0_AUD_QCH_S0,
    CMU_AUD_DBG_NFO_SYSMMU_S0_AUD_QCH_S0,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH_S0,
    CMU_AUD_DBG_NFO_SYSMMU_S0_PMMU0_AUD_QCH_S0,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_SYSREG_AUD_QCH,
    CMU_AUD_DBG_NFO_SYSREG_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_VGEN_LITE_D_AUD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_VGEN_LITE_D_AUD_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_VGEN_LITE_D_AUD_QCH,
    CMU_AUD_DBG_NFO_VGEN_LITE_D_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_WDT_AUD_QCH,
    CMU_AUD_DBG_NFO_WDT_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_D_TZPC_AUD_QCH,
    CMU_AUD_DBG_NFO_D_TZPC_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_ECU_AUD_QCH,
    CMU_AUD_DBG_NFO_ECU_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_IP_PERIASB_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_SI_IP_PERIASB_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_LH_AXI_SI_IP_PERIASB_AUD_QCH,
    CMU_AUD_DBG_NFO_LH_AXI_SI_IP_PERIASB_AUD_QCH,
    CMU_AUD_PCH_CON_LH_AXI_SI_IP_PERIASB_AUD_PCH,
    CMU_AUD_DBG_NFO_LH_AXI_SI_IP_PERIASB_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_SLH_AXI_MI_P_AUD_QCH,
    CMU_AUD_DBG_NFO_SLH_AXI_MI_P_AUD_QCH,
    CMU_AUD_PCH_CON_SLH_AXI_MI_P_AUD_PCH,
    CMU_AUD_DBG_NFO_SLH_AXI_MI_P_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK,
    CMU_AUD_QCH_CON_ABOX_QCH_PCMC_CLK,
    CMU_AUD_DBG_NFO_ABOX_QCH_PCMC_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK,
    CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_BCLK,
    CMU_AUD_DBG_NFO_SERIAL_LIF_AUD_QCH_BCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK,
    CMU_AUD_QCH_CON_SERIAL_LIF_AUD_QCH_CCLK,
    CMU_AUD_DBG_NFO_SERIAL_LIF_AUD_QCH_CCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK0,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK0,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK1,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK1,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK2,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK2,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK3,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK3,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK4,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK4,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK5,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK5,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK6,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK6,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK,
    CMU_USB_SPARE0_SPARE,
    CMU_USB_SPARE1_SPARE,
    CMU_USB_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_USB_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_USB_UNDEFINED_SFRNOQUEUE_APB,
    CMU_USB_CLKOUT_CON_CMU_USB_CLKOUT0,
    CMU_USB_DBG_NFO_CMU_USB_CLKOUT0,
    CMU_USB_CLK_CON_DIV_CLK_USB_NOC_DIV3,
    CMU_USB_DBG_NFO_DIV_CLK_USB_NOC_DIV3,
    CMU_USB_PLL_CON0_MUX_CLKCMU_USB_NOC_USER,
    CMU_USB_PLL_CON1_MUX_CLKCMU_USB_NOC_USER,
    CMU_USB_DBG_NFO_MUX_CLKCMU_USB_NOC_USER,
    CMU_USB_PLL_CON0_MUX_CLKCMU_USB_USB20DRD_USER,
    CMU_USB_PLL_CON1_MUX_CLKCMU_USB_USB20DRD_USER,
    CMU_USB_DBG_NFO_MUX_CLKCMU_USB_USB20DRD_USER,
    CMU_USB_CLK_CON_MUX_CLK_USB_USB20DRD,
    CMU_USB_DBG_NFO_MUX_CLK_USB_USB20DRD,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK,
    CMU_USB_QCH_CON_CMU_USB_QCH,
    CMU_USB_DBG_NFO_CMU_USB_QCH,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK,
    CMU_USB_QCH_CON_D_TZPC_USB_QCH,
    CMU_USB_DBG_NFO_D_TZPC_USB_QCH,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK,
    CMU_USB_QCH_CON_LH_AXI_SI_D_USB_QCH,
    CMU_USB_DBG_NFO_LH_AXI_SI_D_USB_QCH,
    CMU_USB_PCH_CON_LH_AXI_SI_D_USB_PCH,
    CMU_USB_DBG_NFO_LH_AXI_SI_D_USB_PCH,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_PPMU_USB_IPCLKPORT_ACLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_PPMU_USB_IPCLKPORT_ACLK,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_PPMU_USB_IPCLKPORT_PCLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_PPMU_USB_IPCLKPORT_PCLK,
    CMU_USB_QCH_CON_PPMU_USB_QCH,
    CMU_USB_DBG_NFO_PPMU_USB_QCH,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_S2MPU_S0_PMMU0_USB_IPCLKPORT_CLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_S2MPU_S0_PMMU0_USB_IPCLKPORT_CLK,
    CMU_USB_QCH_CON_S2MPU_S0_PMMU0_USB_QCH_S0,
    CMU_USB_DBG_NFO_S2MPU_S0_PMMU0_USB_QCH_S0,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_S2MPU_S0_USB_IPCLKPORT_CLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_S2MPU_S0_USB_IPCLKPORT_CLK,
    CMU_USB_MEMPG_CON_S2MPU_S0_USB_2,
    CMU_USB_DBG_NFO_S2MPU_S0_USB_2,
    CMU_USB_QCH_CON_S2MPU_S0_USB_QCH_S0,
    CMU_USB_DBG_NFO_S2MPU_S0_USB_QCH_S0,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK,
    CMU_USB_QCH_CON_SLH_AXI_MI_P_USB_QCH,
    CMU_USB_DBG_NFO_SLH_AXI_MI_P_USB_QCH,
    CMU_USB_PCH_CON_SLH_AXI_MI_P_USB_PCH,
    CMU_USB_DBG_NFO_SLH_AXI_MI_P_USB_PCH,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_SPC_USB_IPCLKPORT_PCLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_SPC_USB_IPCLKPORT_PCLK,
    CMU_USB_QCH_CON_SPC_USB_QCH,
    CMU_USB_DBG_NFO_SPC_USB_QCH,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK,
    CMU_USB_QCH_CON_SYSREG_USB_QCH,
    CMU_USB_DBG_NFO_SYSREG_USB_QCH,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_URAM_IPCLKPORT_ACLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_URAM_IPCLKPORT_ACLK,
    CMU_USB_MEMPG_CON_URAM_1,
    CMU_USB_DBG_NFO_URAM_1,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_CTRL_PCLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_CTRL_PCLK,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBLINK_ACLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBLINK_ACLK,
    CMU_USB_MEMPG_CON_USB20DRD_TOP_0,
    CMU_USB_DBG_NFO_USB20DRD_TOP_0,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBSUBCTL_APB_PCLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBSUBCTL_APB_PCLK,
    CMU_USB_QCH_CON_USB20DRD_TOP_QCH_S_EUSBCTL,
    CMU_USB_DBG_NFO_USB20DRD_TOP_QCH_S_EUSBCTL,
    CMU_USB_QCH_CON_USB20DRD_TOP_QCH_S_SUBCTRL,
    CMU_USB_DBG_NFO_USB20DRD_TOP_QCH_S_SUBCTRL,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK,
    CMU_USB_QCH_CON_VGEN_LITE_USB_QCH,
    CMU_USB_DBG_NFO_VGEN_LITE_USB_QCH,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_XIU_P0_USB_IPCLKPORT_ACLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_XIU_P0_USB_IPCLKPORT_ACLK,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_AS_APB_EUSBPHY_USB_IPCLKPORT_PCLKM,
    CMU_USB_DBG_NFO_BLK_USB_UID_AS_APB_EUSBPHY_USB_IPCLKPORT_PCLKM,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_APB_CLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_APB_CLK,
    CMU_USB_QCH_CON_USB20DRD_TOP_QCH_S_EUSBPHY,
    CMU_USB_DBG_NFO_USB20DRD_TOP_QCH_S_EUSBPHY,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_USB_DBG_NFO_BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_USB_CLK_CON_GAT_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_40,
    CMU_USB_DBG_NFO_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_40,
    CMU_USB_QCH_CON_USB20DRD_TOP_QCH_S_LINK,
    CMU_USB_DBG_NFO_USB20DRD_TOP_QCH_S_LINK,
    CMU_ICPU_SPARE0_SPARE,
    CMU_ICPU_SPARE1_SPARE,
    CMU_ICPU_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_ICPU_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_ICPU_UNDEFINED_SFRNOQUEUE_APB,
    CMU_ICPU_CLKOUT_CON_CMU_ICPU_CLKOUT0,
    CMU_ICPU_DBG_NFO_CMU_ICPU_CLKOUT0,
    CMU_ICPU_CLK_CON_DIV_CLK_ICPU_NOCP,
    CMU_ICPU_DBG_NFO_DIV_CLK_ICPU_NOCP,
    CMU_ICPU_CLK_CON_DIV_CLK_ICPU_PCLKDBG,
    CMU_ICPU_DBG_NFO_DIV_CLK_ICPU_PCLKDBG,
    CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOCD_1_USER,
    CMU_ICPU_PLL_CON1_MUX_CLKCMU_ICPU_NOCD_1_USER,
    CMU_ICPU_DBG_NFO_MUX_CLKCMU_ICPU_NOCD_1_USER,
    CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOC_0_USER,
    CMU_ICPU_PLL_CON1_MUX_CLKCMU_ICPU_NOC_0_USER,
    CMU_ICPU_DBG_NFO_MUX_CLKCMU_ICPU_NOC_0_USER,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK,
    CMU_ICPU_MEMPG_CON_ICPU_0,
    CMU_ICPU_DBG_NFO_ICPU_0,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK,
    CMU_ICPU_QCH_CON_ICPU_QCH_CPU0,
    CMU_ICPU_DBG_NFO_ICPU_QCH_CPU0,
    CMU_ICPU_QCH_CON_ICPU_QCH_CPU_SI,
    CMU_ICPU_DBG_NFO_ICPU_QCH_CPU_SI,
    CMU_ICPU_QCH_CON_ICPU_QCH_L2,
    CMU_ICPU_DBG_NFO_ICPU_QCH_L2,
    CMU_ICPU_QCH_CON_ICPU_QCH_NEON,
    CMU_ICPU_DBG_NFO_ICPU_QCH_NEON,
    CMU_ICPU_PCH_CON_ICPU_PCH_CPU_SI,
    CMU_ICPU_DBG_NFO_ICPU_PCH_CPU_SI,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH,
    CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CORE_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH,
    CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CPUPO_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH,
    CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKM,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKM,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK,
    CMU_ICPU_MEMPG_CON_ICPU_3,
    CMU_ICPU_DBG_NFO_ICPU_3,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK,
    CMU_ICPU_QCH_CON_ICPU_QCH_PERI,
    CMU_ICPU_DBG_NFO_ICPU_QCH_PERI,
    CMU_ICPU_QCH_CON_ICPU_QCH_PERI_MI,
    CMU_ICPU_DBG_NFO_ICPU_QCH_PERI_MI,
    CMU_ICPU_PCH_CON_ICPU_PCH_PERI_MI,
    CMU_ICPU_DBG_NFO_ICPU_PCH_PERI_MI,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_LH_AXI_MI_IP_ICPU_QCH,
    CMU_ICPU_DBG_NFO_LH_AXI_MI_IP_ICPU_QCH,
    CMU_ICPU_PCH_CON_LH_AXI_MI_IP_ICPU_PCH,
    CMU_ICPU_DBG_NFO_LH_AXI_MI_IP_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_LD_ICPU_RGBP_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_SI_LD_ICPU_RGBP_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_LH_AXI_SI_LD_ICPU_RGBP_QCH,
    CMU_ICPU_DBG_NFO_LH_AXI_SI_LD_ICPU_RGBP_QCH,
    CMU_ICPU_PCH_CON_LH_AXI_SI_LD_ICPU_RGBP_PCH,
    CMU_ICPU_DBG_NFO_LH_AXI_SI_LD_ICPU_RGBP_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_MEMPG_CON_SYSMMU_S0_ICPU_1,
    CMU_ICPU_DBG_NFO_SYSMMU_S0_ICPU_1,
    CMU_ICPU_QCH_CON_SYSMMU_S0_ICPU_QCH_S0,
    CMU_ICPU_DBG_NFO_SYSMMU_S0_ICPU_QCH_S0,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_SYSMMU_S0_PMMU0_ICPU_QCH_S0,
    CMU_ICPU_DBG_NFO_SYSMMU_S0_PMMU0_ICPU_QCH_S0,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_VGEN_LITE_ICPU_QCH,
    CMU_ICPU_DBG_NFO_VGEN_LITE_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_CMU_ICPU_QCH,
    CMU_ICPU_DBG_NFO_CMU_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_D_TZPC_ICPU_QCH,
    CMU_ICPU_DBG_NFO_D_TZPC_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_LH_AXI_SI_IP_ICPU_QCH,
    CMU_ICPU_DBG_NFO_LH_AXI_SI_IP_ICPU_QCH,
    CMU_ICPU_PCH_CON_LH_AXI_SI_IP_ICPU_PCH,
    CMU_ICPU_DBG_NFO_LH_AXI_SI_IP_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_PPMU_D_ICPU_QCH,
    CMU_ICPU_DBG_NFO_PPMU_D_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_SLH_AXI_MI_P_ICPU_QCH,
    CMU_ICPU_DBG_NFO_SLH_AXI_MI_P_ICPU_QCH,
    CMU_ICPU_PCH_CON_SLH_AXI_MI_P_ICPU_PCH,
    CMU_ICPU_DBG_NFO_SLH_AXI_MI_P_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_SYSREG_ICPU_QCH,
    CMU_ICPU_DBG_NFO_SYSREG_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK,
    CMU_ICPU_DMYQCH_CON_ICPU_QCH_DAP,
    CMU_ICPU_DBG_NFO_ICPU_QCH_DAP,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK,
    CMU_USI_SPARE0_SPARE,
    CMU_USI_SPARE1_SPARE,
    CMU_USI_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_USI_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_USI_UNDEFINED_SFRNOQUEUE_APB,
    CMU_USI_CLKOUT_CON_CMU_USI_CLKOUT0,
    CMU_USI_DBG_NFO_CMU_USI_CLKOUT0,
    CMU_USI_CLK_CON_DIV_CLK_USI_USI06_USI,
    CMU_USI_DBG_NFO_DIV_CLK_USI_USI06_USI,
    CMU_USI_CLK_CON_DIV_CLK_USI_USI07_USI,
    CMU_USI_DBG_NFO_DIV_CLK_USI_USI07_USI,
    CMU_USI_CLK_CON_DIV_CLK_USI_USI_I2C,
    CMU_USI_DBG_NFO_DIV_CLK_USI_USI_I2C,
    CMU_USI_PLL_CON0_MUX_CLKCMU_USI_IP_USER,
    CMU_USI_PLL_CON1_MUX_CLKCMU_USI_IP_USER,
    CMU_USI_DBG_NFO_MUX_CLKCMU_USI_IP_USER,
    CMU_USI_PLL_CON0_MUX_CLKCMU_USI_NOC_USER,
    CMU_USI_PLL_CON1_MUX_CLKCMU_USI_NOC_USER,
    CMU_USI_DBG_NFO_MUX_CLKCMU_USI_NOC_USER,
    CMU_USI_CLK_CON_MUX_CLK_USI_I2C,
    CMU_USI_DBG_NFO_MUX_CLK_USI_I2C,
    CMU_USI_CLK_CON_MUX_CLK_USI_USI06,
    CMU_USI_DBG_NFO_MUX_CLK_USI_USI06,
    CMU_USI_CLK_CON_MUX_CLK_USI_USI07,
    CMU_USI_DBG_NFO_MUX_CLK_USI_USI07,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_CMU_USI_IPCLKPORT_PCLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_CMU_USI_IPCLKPORT_PCLK,
    CMU_USI_QCH_CON_CMU_USI_QCH,
    CMU_USI_DBG_NFO_CMU_USI_QCH,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_D_TZPC_USI_IPCLKPORT_PCLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_D_TZPC_USI_IPCLKPORT_PCLK,
    CMU_USI_QCH_CON_D_TZPC_USI_QCH,
    CMU_USI_DBG_NFO_D_TZPC_USI_QCH,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_GPIO_USI_IPCLKPORT_PCLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_GPIO_USI_IPCLKPORT_PCLK,
    CMU_USI_QCH_CON_GPIO_USI_QCH_GPIO,
    CMU_USI_DBG_NFO_GPIO_USI_QCH_GPIO,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_RSTNSYNC_CLK_USI_NOCP_IPCLKPORT_CLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_RSTNSYNC_CLK_USI_NOCP_IPCLKPORT_CLK,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_RSTNSYNC_SR_CLK_USI_NOCP_IPCLKPORT_CLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_RSTNSYNC_SR_CLK_USI_NOCP_IPCLKPORT_CLK,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_SLH_AXI_MI_P_USI_IPCLKPORT_I_CLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_SLH_AXI_MI_P_USI_IPCLKPORT_I_CLK,
    CMU_USI_QCH_CON_SLH_AXI_MI_P_USI_QCH,
    CMU_USI_DBG_NFO_SLH_AXI_MI_P_USI_QCH,
    CMU_USI_PCH_CON_SLH_AXI_MI_P_USI_PCH,
    CMU_USI_DBG_NFO_SLH_AXI_MI_P_USI_PCH,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_SYSREG_USI_IPCLKPORT_PCLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_SYSREG_USI_IPCLKPORT_PCLK,
    CMU_USI_QCH_CON_SYSREG_USI_QCH,
    CMU_USI_DBG_NFO_SYSREG_USI_QCH,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_USI06_I2C_IPCLKPORT_PCLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_USI06_I2C_IPCLKPORT_PCLK,
    CMU_USI_QCH_CON_USI06_I2C_QCH,
    CMU_USI_DBG_NFO_USI06_I2C_QCH,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_USI06_USI_IPCLKPORT_PCLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_USI06_USI_IPCLKPORT_PCLK,
    CMU_USI_QCH_CON_USI06_USI_QCH,
    CMU_USI_DBG_NFO_USI06_USI_QCH,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_USI07_I2C_IPCLKPORT_PCLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_USI07_I2C_IPCLKPORT_PCLK,
    CMU_USI_QCH_CON_USI07_I2C_QCH,
    CMU_USI_DBG_NFO_USI07_I2C_QCH,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_USI07_USI_IPCLKPORT_PCLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_USI07_USI_IPCLKPORT_PCLK,
    CMU_USI_QCH_CON_USI07_USI_QCH,
    CMU_USI_DBG_NFO_USI07_USI_QCH,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_USI08_I2C_IPCLKPORT_PCLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_USI08_I2C_IPCLKPORT_PCLK,
    CMU_USI_QCH_CON_USI08_I2C_QCH,
    CMU_USI_DBG_NFO_USI08_I2C_QCH,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_RSTNSYNC_CLK_USI_OSCCLK_IPCLKPORT_CLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_RSTNSYNC_CLK_USI_OSCCLK_IPCLKPORT_CLK,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI06_USI_IPCLKPORT_CLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI06_USI_IPCLKPORT_CLK,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_USI06_USI_IPCLKPORT_IPCLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_USI06_USI_IPCLKPORT_IPCLK,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI07_USI_IPCLKPORT_CLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI07_USI_IPCLKPORT_CLK,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_USI07_USI_IPCLKPORT_IPCLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_USI07_USI_IPCLKPORT_IPCLK,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI_I2C_IPCLKPORT_CLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI_I2C_IPCLKPORT_CLK,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_USI06_I2C_IPCLKPORT_IPCLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_USI06_I2C_IPCLKPORT_IPCLK,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_USI07_I2C_IPCLKPORT_IPCLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_USI07_I2C_IPCLKPORT_IPCLK,
    CMU_USI_CLK_CON_GAT_BLK_USI_UID_USI08_I2C_IPCLKPORT_IPCLK,
    CMU_USI_DBG_NFO_BLK_USI_UID_USI08_I2C_IPCLKPORT_IPCLK,
    CMU_S2D_SPARE0_SPARE,
    CMU_S2D_SPARE1_SPARE,
    CMU_S2D_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_S2D_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_S2D_CLK_CON_CLKBUF_S2D_SCLK,
    CMU_S2D_DBG_NFO_CLKBUF_S2D_SCLK,
    CMU_S2D_PLL_CON0_CLKMUX_MIF_DDRPHY2X_S2D,
    CMU_S2D_PLL_CON1_CLKMUX_MIF_DDRPHY2X_S2D,
    CMU_S2D_DBG_NFO_CLKMUX_MIF_DDRPHY2X_S2D,
    CMU_S2D_DBG_NFO_CLK_SHS__CLK_MIF_SHORTSTOP_S2D,
    CMU_S2D_DMC_PAUSE_CMU_S2D_PAUSE_S2D,
    CMU_S2D_DDRPHY_MODE_S2D_CMU_S2D_PHY_CLKDIV,
    CMU_S2D_CLK_CON_DIV_CLK_MIF_NOCD_S2D,
    CMU_S2D_DBG_NFO_DIV_CLK_MIF_NOCD_S2D,
    CMU_S2D_CLK_CON_MUX_CLK_S2D_CORE,
    CMU_S2D_DBG_NFO_MUX_CLK_S2D_CORE,
    CMU_S2D_PLL_CON3_PLL_MIF_S2D,
    CMU_S2D_PLL_CON6_PLL_MIF_S2D,
    CMU_S2D_PLL_CON7_PLL_MIF_S2D,
    CMU_S2D_PLL_CON4_PLL_MIF_S2D,
    CMU_S2D_PLL_CON0_PLL_MIF_S2D,
    CMU_S2D_PLL_LOCKTIME_PLL_MIF_S2D,
    CMU_S2D_PLL_CON1_PLL_MIF_S2D,
    CMU_S2D_PLL_CON2_PLL_MIF_S2D,
    CMU_S2D_PLL_LOCKTIME_REG_PLL_MIF_S2D,
    CMU_S2D_DBG_NFO_PLL_MIF_S2D,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK,
    CMU_S2D_QCH_CON_CMU_S2D_QCH,
    CMU_S2D_DBG_NFO_CMU_S2D_QCH,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK,
    CMU_S2D_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH,
    CMU_S2D_DBG_NFO_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH,
    CMU_S2D_PCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_PCH,
    CMU_S2D_DBG_NFO_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_PCH,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
    CMU_S2D_DMYQCH_CON_BIS_S2D_QCH,
    CMU_S2D_DBG_NFO_BIS_S2D_QCH,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
    CMU_S2D_UNDEFINED_SFRNOQUEUE_APB,
    CMU_S2D_UNDEFINED_CLK_SHS__CLK_MIF_SHORTSTOP_S2D,
    end_of_sfr,
    num_of_sfr = end_of_sfr - SFR_TYPE,
};

enum sfr_access_id {
    PLL_SHARED0__LOCKTIME= SFR_ACCESS_TYPE,
    PLL_SHARED0__ENABLE,
    PLL_SHARED0__STABLE,
    PLL_SHARED0__MDIV,
    PLL_SHARED0__PDIV,
    PLL_SHARED0__SDIV,
    PLL_SHARED0__FDIV,
    PLL_SHARED1__LOCKTIME,
    PLL_SHARED1__ENABLE,
    PLL_SHARED1__STABLE,
    PLL_SHARED1__MDIV,
    PLL_SHARED1__PDIV,
    PLL_SHARED1__SDIV,
    PLL_SHARED1__FDIV,
    PLL_SHARED2__LOCKTIME,
    PLL_SHARED2__ENABLE,
    PLL_SHARED2__STABLE,
    PLL_SHARED2__MDIV,
    PLL_SHARED2__PDIV,
    PLL_SHARED2__SDIV,
    PLL_SHARED2__FDIV,
    PLL_MMC__LOCKTIME,
    PLL_MMC__ENABLE,
    PLL_MMC__STABLE,
    PLL_MMC__MDIV,
    PLL_MMC__PDIV,
    PLL_MMC__SDIV,
    PLL_MMC__FDIV,
    PLL_SHARED3__LOCKTIME,
    PLL_SHARED3__ENABLE,
    PLL_SHARED3__STABLE,
    PLL_SHARED3__MDIV,
    PLL_SHARED3__PDIV,
    PLL_SHARED3__SDIV,
    PLL_SHARED3__FDIV,
    MUX_CLKCMU_AUD_CPU__SELECT,
    MUX_CLKCMU_AUD_CPU__BUSY,
    MUX_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_AUD_NOC__SELECT,
    MUX_CLKCMU_AUD_NOC__BUSY,
    MUX_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CPUCL0_SWITCH__SELECT,
    MUX_CLKCMU_CPUCL0_SWITCH__BUSY,
    MUX_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CPUCL0_NOCP__SELECT,
    MUX_CLKCMU_CPUCL0_NOCP__BUSY,
    MUX_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DSU_SWITCH__SELECT,
    MUX_CLKCMU_DSU_SWITCH__BUSY,
    MUX_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CPUCL1_SWITCH__SELECT,
    MUX_CLKCMU_CPUCL1_SWITCH__BUSY,
    MUX_CLKCMU_CPUCL1_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CIS_CLK0__SELECT,
    MUX_CLKCMU_CIS_CLK0__BUSY,
    MUX_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CIS_CLK1__SELECT,
    MUX_CLKCMU_CIS_CLK1__BUSY,
    MUX_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CIS_CLK2__SELECT,
    MUX_CLKCMU_CIS_CLK2__BUSY,
    MUX_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CIS_CLK3__SELECT,
    MUX_CLKCMU_CIS_CLK3__BUSY,
    MUX_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CIS_CLK4__SELECT,
    MUX_CLKCMU_CIS_CLK4__BUSY,
    MUX_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CMU_BOOST_TOP__SELECT,
    MUX_CLKCMU_CMU_BOOST_TOP__BUSY,
    MUX_CLKCMU_CMU_BOOST_TOP__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CMU_BOOST__SELECT,
    MUX_CLKCMU_CMU_BOOST__BUSY,
    MUX_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CMU_BOOST_CPU__SELECT,
    MUX_CLKCMU_CMU_BOOST_CPU__BUSY,
    MUX_CLKCMU_CMU_BOOST_CPU__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CMU_BOOST_MIF__SELECT,
    MUX_CLKCMU_CMU_BOOST_MIF__BUSY,
    MUX_CLKCMU_CMU_BOOST_MIF__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CSIS_NOC__SELECT,
    MUX_CLKCMU_CSIS_NOC__BUSY,
    MUX_CLKCMU_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CSTAT_NOC__SELECT,
    MUX_CLKCMU_CSTAT_NOC__BUSY,
    MUX_CLKCMU_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CSTAT_BYRP__SELECT,
    MUX_CLKCMU_CSTAT_BYRP__BUSY,
    MUX_CLKCMU_CSTAT_BYRP__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DPU_NOC__SELECT,
    MUX_CLKCMU_DPU_NOC__BUSY,
    MUX_CLKCMU_DPU_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DPU_DSIM__SELECT,
    MUX_CLKCMU_DPU_DSIM__BUSY,
    MUX_CLKCMU_DPU_DSIM__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_G3DCORE_SWITCH__SELECT,
    MUX_CLKCMU_G3DCORE_SWITCH__BUSY,
    MUX_CLKCMU_G3DCORE_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_HSI_NOC__SELECT,
    MUX_CLKCMU_HSI_NOC__BUSY,
    MUX_CLKCMU_HSI_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_HSI_UFS_EMBD__SELECT,
    MUX_CLKCMU_HSI_UFS_EMBD__BUSY,
    MUX_CLKCMU_HSI_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_M2M_NOC__SELECT,
    MUX_CLKCMU_M2M_NOC__BUSY,
    MUX_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_M2M_JPEG__SELECT,
    MUX_CLKCMU_M2M_JPEG__BUSY,
    MUX_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_M2M_GDC__SELECT,
    MUX_CLKCMU_M2M_GDC__BUSY,
    MUX_CLKCMU_M2M_GDC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_RGBP_NOCL0__SELECT,
    MUX_CLKCMU_RGBP_NOCL0__BUSY,
    MUX_CLKCMU_RGBP_NOCL0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MFC_NOC__SELECT,
    MUX_CLKCMU_MFC_NOC__BUSY,
    MUX_CLKCMU_MFC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MIF_SWITCH__SELECT,
    MUX_CLKCMU_MIF_SWITCH__BUSY,
    MUX_CLKCMU_MIF_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MIF_NOCP__SELECT,
    MUX_CLKCMU_MIF_NOCP__BUSY,
    MUX_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL0_NOC__SELECT,
    MUX_CLKCMU_NOCL0_NOC__BUSY,
    MUX_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_NOCL1A_NOC__SELECT,
    MUX_CLKCMU_NOCL1A_NOC__BUSY,
    MUX_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC_NOC__SELECT,
    MUX_CLKCMU_PERIC_NOC__BUSY,
    MUX_CLKCMU_PERIC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC_MMC_CARD__SELECT,
    MUX_CLKCMU_PERIC_MMC_CARD__BUSY,
    MUX_CLKCMU_PERIC_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC_IP__SELECT,
    MUX_CLKCMU_PERIC_IP__BUSY,
    MUX_CLKCMU_PERIC_IP__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_RGBP_NOC__SELECT,
    MUX_CLKCMU_RGBP_NOC__BUSY,
    MUX_CLKCMU_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_USB_NOC__SELECT,
    MUX_CLKCMU_USB_NOC__BUSY,
    MUX_CLKCMU_USB_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_USB_USB20DRD__SELECT,
    MUX_CLKCMU_USB_USB20DRD__BUSY,
    MUX_CLKCMU_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_YUVP_NOC__SELECT,
    MUX_CLKCMU_YUVP_NOC__BUSY,
    MUX_CLKCMU_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_ALIVE_NOC__SELECT,
    MUX_CLKCMU_ALIVE_NOC__BUSY,
    MUX_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CSIS_DCPHY__SELECT,
    MUX_CLKCMU_CSIS_DCPHY__BUSY,
    MUX_CLKCMU_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CSIS_OIS__SELECT,
    MUX_CLKCMU_CSIS_OIS__BUSY,
    MUX_CLKCMU_CSIS_OIS__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_ICPU_NOCD_0__SELECT,
    MUX_CLKCMU_ICPU_NOCD_0__BUSY,
    MUX_CLKCMU_ICPU_NOCD_0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_ICPU_NOCD_1__SELECT,
    MUX_CLKCMU_ICPU_NOCD_1__BUSY,
    MUX_CLKCMU_ICPU_NOCD_1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CUSTOM_TOP_MUX_CMUREF__SELECT,
    CMU_CUSTOM_TOP_MUX_CMUREF__BUSY,
    CMU_CUSTOM_TOP_MUX_CMUREF__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU0_NOC__SELECT,
    MUX_CLKCMU_GNPU0_NOC__BUSY,
    MUX_CLKCMU_GNPU0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU0_XMAA__SELECT,
    MUX_CLKCMU_GNPU0_XMAA__BUSY,
    MUX_CLKCMU_GNPU0_XMAA__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_SDMA_NOC__SELECT,
    MUX_CLKCMU_SDMA_NOC__BUSY,
    MUX_CLKCMU_SDMA_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DNC_HTU__SELECT,
    MUX_CLKCMU_DNC_HTU__BUSY,
    MUX_CLKCMU_DNC_HTU__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKMU_DNC_NOC__SELECT,
    MUX_CLKMU_DNC_NOC__BUSY,
    MUX_CLKMU_DNC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PSP_NOC__SELECT,
    MUX_CLKCMU_PSP_NOC__BUSY,
    MUX_CLKCMU_PSP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIS_GIC__SELECT,
    MUX_CLKCMU_PERIS_GIC__BUSY,
    MUX_CLKCMU_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIS_NOC__SELECT,
    MUX_CLKCMU_PERIS_NOC__BUSY,
    MUX_CLKCMU_PERIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_G3D_NOCP__SELECT,
    MUX_CLKCMU_G3D_NOCP__BUSY,
    MUX_CLKCMU_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_G3DCORE_NOC__SELECT,
    MUX_CLKCMU_G3DCORE_NOC__BUSY,
    MUX_CLKCMU_G3DCORE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_USI_NOC__SELECT,
    MUX_CLKCMU_USI_NOC__BUSY,
    MUX_CLKCMU_USI_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_USI_IP__SELECT,
    MUX_CLKCMU_USI_IP__BUSY,
    MUX_CLKCMU_USI_IP__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MFC_FG__SELECT,
    MUX_CLKCMU_MFC_FG__BUSY,
    MUX_CLKCMU_MFC_FG__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CPUCL0_DBG_NOC__SELECT,
    MUX_CLKCMU_CPUCL0_DBG_NOC__BUSY,
    MUX_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_BOOST_RCO__SELECT,
    MUX_CLKCMU_BOOST_RCO__BUSY,
    MUX_CLKCMU_BOOST_RCO__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_AUD_CPU__DIVRATIO,
    DIV_CLKCMU_AUD_CPU__BUSY,
    DIV_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_AUD_NOC__DIVRATIO,
    DIV_CLKCMU_AUD_NOC__BUSY,
    DIV_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CPUCL0_SWITCH__DIVRATIO,
    DIV_CLKCMU_CPUCL0_SWITCH__BUSY,
    DIV_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CPUCL0_NOCP__DIVRATIO,
    DIV_CLKCMU_CPUCL0_NOCP__BUSY,
    DIV_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_DSU_SWITCH__DIVRATIO,
    DIV_CLKCMU_DSU_SWITCH__BUSY,
    DIV_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CPUCL1_SWITCH__DIVRATIO,
    DIV_CLKCMU_CPUCL1_SWITCH__BUSY,
    DIV_CLKCMU_CPUCL1_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CIS_CLK0__DIVRATIO,
    DIV_CLKCMU_CIS_CLK0__BUSY,
    DIV_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CIS_CLK1__DIVRATIO,
    DIV_CLKCMU_CIS_CLK1__BUSY,
    DIV_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CIS_CLK2__DIVRATIO,
    DIV_CLKCMU_CIS_CLK2__BUSY,
    DIV_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CIS_CLK3__DIVRATIO,
    DIV_CLKCMU_CIS_CLK3__BUSY,
    DIV_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CIS_CLK4__DIVRATIO,
    DIV_CLKCMU_CIS_CLK4__BUSY,
    DIV_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CMU_BOOST_TOP__DIVRATIO,
    DIV_CLKCMU_CMU_BOOST_TOP__BUSY,
    DIV_CLKCMU_CMU_BOOST_TOP__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CMU_BOOST__DIVRATIO,
    DIV_CLKCMU_CMU_BOOST__BUSY,
    DIV_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CSIS_NOC__DIVRATIO,
    DIV_CLKCMU_CSIS_NOC__BUSY,
    DIV_CLKCMU_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CMU_BOOST_CPU__DIVRATIO,
    DIV_CLKCMU_CMU_BOOST_CPU__BUSY,
    DIV_CLKCMU_CMU_BOOST_CPU__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CMU_BOOST_MIF__DIVRATIO,
    DIV_CLKCMU_CMU_BOOST_MIF__BUSY,
    DIV_CLKCMU_CMU_BOOST_MIF__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CSTAT_NOC__DIVRATIO,
    DIV_CLKCMU_CSTAT_NOC__BUSY,
    DIV_CLKCMU_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CSTAT_BYRP__DIVRATIO,
    DIV_CLKCMU_CSTAT_BYRP__BUSY,
    DIV_CLKCMU_CSTAT_BYRP__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_DPU_NOC__DIVRATIO,
    DIV_CLKCMU_DPU_NOC__BUSY,
    DIV_CLKCMU_DPU_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_DPU_DSIM__DIVRATIO,
    DIV_CLKCMU_DPU_DSIM__BUSY,
    DIV_CLKCMU_DPU_DSIM__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_G3DCORE_SWITCH__DIVRATIO,
    DIV_CLKCMU_G3DCORE_SWITCH__BUSY,
    DIV_CLKCMU_G3DCORE_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_HSI_NOC__DIVRATIO,
    DIV_CLKCMU_HSI_NOC__BUSY,
    DIV_CLKCMU_HSI_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_HSI_UFS_EMBD__DIVRATIO,
    DIV_CLKCMU_HSI_UFS_EMBD__BUSY,
    DIV_CLKCMU_HSI_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_M2M_NOC__DIVRATIO,
    DIV_CLKCMU_M2M_NOC__BUSY,
    DIV_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_M2M_JPEG__DIVRATIO,
    DIV_CLKCMU_M2M_JPEG__BUSY,
    DIV_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_M2M_GDC__DIVRATIO,
    DIV_CLKCMU_M2M_GDC__BUSY,
    DIV_CLKCMU_M2M_GDC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_RGBP_NOCL0__DIVRATIO,
    DIV_CLKCMU_RGBP_NOCL0__BUSY,
    DIV_CLKCMU_RGBP_NOCL0__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_MFC_NOC__DIVRATIO,
    DIV_CLKCMU_MFC_NOC__BUSY,
    DIV_CLKCMU_MFC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_MIF_NOCP__DIVRATIO,
    DIV_CLKCMU_MIF_NOCP__BUSY,
    DIV_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_NOCL0_NOC__DIVRATIO,
    DIV_CLKCMU_NOCL0_NOC__BUSY,
    DIV_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_NOCL1A_NOC__DIVRATIO,
    DIV_CLKCMU_NOCL1A_NOC__BUSY,
    DIV_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_PERIC_NOC__DIVRATIO,
    DIV_CLKCMU_PERIC_NOC__BUSY,
    DIV_CLKCMU_PERIC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_PERIC_MMC_CARD__DIVRATIO,
    DIV_CLKCMU_PERIC_MMC_CARD__BUSY,
    DIV_CLKCMU_PERIC_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_PERIC_IP__DIVRATIO,
    DIV_CLKCMU_PERIC_IP__BUSY,
    DIV_CLKCMU_PERIC_IP__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_RGBP_NOC__DIVRATIO,
    DIV_CLKCMU_RGBP_NOC__BUSY,
    DIV_CLKCMU_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_USB_NOC__DIVRATIO,
    DIV_CLKCMU_USB_NOC__BUSY,
    DIV_CLKCMU_USB_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_USB_USB20DRD__DIVRATIO,
    DIV_CLKCMU_USB_USB20DRD__BUSY,
    DIV_CLKCMU_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_YUVP_NOC__DIVRATIO,
    DIV_CLKCMU_YUVP_NOC__BUSY,
    DIV_CLKCMU_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_ALIVE_NOC__DIVRATIO,
    DIV_CLKCMU_ALIVE_NOC__BUSY,
    DIV_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CSIS_DCPHY__DIVRATIO,
    DIV_CLKCMU_CSIS_DCPHY__BUSY,
    DIV_CLKCMU_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CSIS_OIS__DIVRATIO,
    DIV_CLKCMU_CSIS_OIS__BUSY,
    DIV_CLKCMU_CSIS_OIS__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_ICPU_NOCD_0__DIVRATIO,
    DIV_CLKCMU_ICPU_NOCD_0__BUSY,
    DIV_CLKCMU_ICPU_NOCD_0__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_ICPU_NOCD_1__DIVRATIO,
    DIV_CLKCMU_ICPU_NOCD_1__BUSY,
    DIV_CLKCMU_ICPU_NOCD_1__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_GNPU0_NOC__DIVRATIO,
    DIV_CLKCMU_GNPU0_NOC__BUSY,
    DIV_CLKCMU_GNPU0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_GNPU0_XMAA__DIVRATIO,
    DIV_CLKCMU_GNPU0_XMAA__BUSY,
    DIV_CLKCMU_GNPU0_XMAA__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_SDMA_NOC__DIVRATIO,
    DIV_CLKCMU_SDMA_NOC__BUSY,
    DIV_CLKCMU_SDMA_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_DNC_HTU__DIVRATIO,
    DIV_CLKCMU_DNC_HTU__BUSY,
    DIV_CLKCMU_DNC_HTU__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_DNC_NOC__DIVRATIO,
    DIV_CLKCMU_DNC_NOC__BUSY,
    DIV_CLKCMU_DNC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_PSP_NOC__DIVRATIO,
    DIV_CLKCMU_PSP_NOC__BUSY,
    DIV_CLKCMU_PSP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_PERIS_GIC__DIVRATIO,
    DIV_CLKCMU_PERIS_GIC__BUSY,
    DIV_CLKCMU_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_PERIS_NOC__DIVRATIO,
    DIV_CLKCMU_PERIS_NOC__BUSY,
    DIV_CLKCMU_PERIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_G3D_NOCP__DIVRATIO,
    DIV_CLKCMU_G3D_NOCP__BUSY,
    DIV_CLKCMU_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_G3DCORE_NOC__DIVRATIO,
    DIV_CLKCMU_G3DCORE_NOC__BUSY,
    DIV_CLKCMU_G3DCORE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_USI_NOC__DIVRATIO,
    DIV_CLKCMU_USI_NOC__BUSY,
    DIV_CLKCMU_USI_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_USI_IP__DIVRATIO,
    DIV_CLKCMU_USI_IP__BUSY,
    DIV_CLKCMU_USI_IP__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_MFC_FG__DIVRATIO,
    DIV_CLKCMU_MFC_FG__BUSY,
    DIV_CLKCMU_MFC_FG__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_CPUCL0_DBG_NOC__DIVRATIO,
    DIV_CLKCMU_CPUCL0_DBG_NOC__BUSY,
    DIV_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_AUD_CPU__CGVAL,
    GATE_CLKCMU_AUD_CPU__MANUAL,
    GATE_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_AUD_NOC__CGVAL,
    GATE_CLKCMU_AUD_NOC__MANUAL,
    GATE_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CPUCL0_SWITCH__CGVAL,
    GATE_CLKCMU_CPUCL0_SWITCH__MANUAL,
    GATE_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CPUCL0_NOCP__CGVAL,
    GATE_CLKCMU_CPUCL0_NOCP__MANUAL,
    GATE_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_DSU_SWITCH__CGVAL,
    GATE_CLKCMU_DSU_SWITCH__MANUAL,
    GATE_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CPUCL1_SWITCH__CGVAL,
    GATE_CLKCMU_CPUCL1_SWITCH__MANUAL,
    GATE_CLKCMU_CPUCL1_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CIS_CLK0__CGVAL,
    GATE_CLKCMU_CIS_CLK0__MANUAL,
    GATE_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CIS_CLK1__CGVAL,
    GATE_CLKCMU_CIS_CLK1__MANUAL,
    GATE_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CIS_CLK2__CGVAL,
    GATE_CLKCMU_CIS_CLK2__MANUAL,
    GATE_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CIS_CLK3__CGVAL,
    GATE_CLKCMU_CIS_CLK3__MANUAL,
    GATE_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CIS_CLK4__CGVAL,
    GATE_CLKCMU_CIS_CLK4__MANUAL,
    GATE_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CMU_BOOST_TOP__CGVAL,
    GATE_CLKCMU_CMU_BOOST_TOP__MANUAL,
    GATE_CLKCMU_CMU_BOOST_TOP__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CMU_BOOST__CGVAL,
    GATE_CLKCMU_CMU_BOOST__MANUAL,
    GATE_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CMU_BOOST_CPU__CGVAL,
    GATE_CLKCMU_CMU_BOOST_CPU__MANUAL,
    GATE_CLKCMU_CMU_BOOST_CPU__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CMU_BOOST_MIF__CGVAL,
    GATE_CLKCMU_CMU_BOOST_MIF__MANUAL,
    GATE_CLKCMU_CMU_BOOST_MIF__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CSIS_NOC__CGVAL,
    GATE_CLKCMU_CSIS_NOC__MANUAL,
    GATE_CLKCMU_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CSTAT_NOC__CGVAL,
    GATE_CLKCMU_CSTAT_NOC__MANUAL,
    GATE_CLKCMU_CSTAT_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CSTAT_BYRP__CGVAL,
    GATE_CLKCMU_CSTAT_BYRP__MANUAL,
    GATE_CLKCMU_CSTAT_BYRP__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_DPU_NOC__CGVAL,
    GATE_CLKCMU_DPU_NOC__MANUAL,
    GATE_CLKCMU_DPU_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_DPU_DSIM__CGVAL,
    GATE_CLKCMU_DPU_DSIM__MANUAL,
    GATE_CLKCMU_DPU_DSIM__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_G3DCORE_SWITCH__CGVAL,
    GATE_CLKCMU_G3DCORE_SWITCH__MANUAL,
    GATE_CLKCMU_G3DCORE_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_HSI_NOC__CGVAL,
    GATE_CLKCMU_HSI_NOC__MANUAL,
    GATE_CLKCMU_HSI_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_HSI_UFS_EMBD__CGVAL,
    GATE_CLKCMU_HSI_UFS_EMBD__MANUAL,
    GATE_CLKCMU_HSI_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_M2M_NOC__CGVAL,
    GATE_CLKCMU_M2M_NOC__MANUAL,
    GATE_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_M2M_JPEG__CGVAL,
    GATE_CLKCMU_M2M_JPEG__MANUAL,
    GATE_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_M2M_GDC__CGVAL,
    GATE_CLKCMU_M2M_GDC__MANUAL,
    GATE_CLKCMU_M2M_GDC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_RGBP_NOCL0__CGVAL,
    GATE_CLKCMU_RGBP_NOCL0__MANUAL,
    GATE_CLKCMU_RGBP_NOCL0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_MFC_NOC__CGVAL,
    GATE_CLKCMU_MFC_NOC__MANUAL,
    GATE_CLKCMU_MFC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_MIF_SWITCH__CGVAL,
    GATE_CLKCMU_MIF_SWITCH__MANUAL,
    GATE_CLKCMU_MIF_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_MIF_NOCP__CGVAL,
    GATE_CLKCMU_MIF_NOCP__MANUAL,
    GATE_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_NOCL0_NOC__CGVAL,
    GATE_CLKCMU_NOCL0_NOC__MANUAL,
    GATE_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_NOCL1A_NOC__CGVAL,
    GATE_CLKCMU_NOCL1A_NOC__MANUAL,
    GATE_CLKCMU_NOCL1A_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIC_NOC__CGVAL,
    GATE_CLKCMU_PERIC_NOC__MANUAL,
    GATE_CLKCMU_PERIC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIC_MMC_CARD__CGVAL,
    GATE_CLKCMU_PERIC_MMC_CARD__MANUAL,
    GATE_CLKCMU_PERIC_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIC_IP__CGVAL,
    GATE_CLKCMU_PERIC_IP__MANUAL,
    GATE_CLKCMU_PERIC_IP__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_RGBP_NOC__CGVAL,
    GATE_CLKCMU_RGBP_NOC__MANUAL,
    GATE_CLKCMU_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_USB_NOC__CGVAL,
    GATE_CLKCMU_USB_NOC__MANUAL,
    GATE_CLKCMU_USB_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_USB_USB20DRD__CGVAL,
    GATE_CLKCMU_USB_USB20DRD__MANUAL,
    GATE_CLKCMU_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_YUVP_NOC__CGVAL,
    GATE_CLKCMU_YUVP_NOC__MANUAL,
    GATE_CLKCMU_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_ALIVE_NOC__CGVAL,
    GATE_CLKCMU_ALIVE_NOC__MANUAL,
    GATE_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CSIS_DCPHY__CGVAL,
    GATE_CLKCMU_CSIS_DCPHY__MANUAL,
    GATE_CLKCMU_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CSIS_OIS__CGVAL,
    GATE_CLKCMU_CSIS_OIS__MANUAL,
    GATE_CLKCMU_CSIS_OIS__ENABLE_AUTOMATIC_CLKGATING,
    AP2CP_SHARED0_CLK__CGVAL,
    AP2CP_SHARED0_CLK__MANUAL,
    AP2CP_SHARED0_CLK__ENABLE_AUTOMATIC_CLKGATING,
    AP2CP_SHARED1_CLK__CGVAL,
    AP2CP_SHARED1_CLK__MANUAL,
    AP2CP_SHARED1_CLK__ENABLE_AUTOMATIC_CLKGATING,
    AP2CP_SHARED2_CLK__CGVAL,
    AP2CP_SHARED2_CLK__MANUAL,
    AP2CP_SHARED2_CLK__ENABLE_AUTOMATIC_CLKGATING,
    AP2CP_HISPEEDY_CLK__CGVAL,
    AP2CP_HISPEEDY_CLK__MANUAL,
    AP2CP_HISPEEDY_CLK__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_ICPU_NOCD_0__CGVAL,
    GATE_CLKCMU_ICPU_NOCD_0__MANUAL,
    GATE_CLKCMU_ICPU_NOCD_0__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_ICPU_NOCD_1__CGVAL,
    GATE_CLKCMU_ICPU_NOCD_1__MANUAL,
    GATE_CLKCMU_ICPU_NOCD_1__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_GNPU0_NOC__CGVAL,
    GATE_CLKCMU_GNPU0_NOC__MANUAL,
    GATE_CLKCMU_GNPU0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_GNPU0_XMAA__CGVAL,
    GATE_CLKCMU_GNPU0_XMAA__MANUAL,
    GATE_CLKCMU_GNPU0_XMAA__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_SDMA_NOC__CGVAL,
    GATE_CLKCMU_SDMA_NOC__MANUAL,
    GATE_CLKCMU_SDMA_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_DNC_HTU__CGVAL,
    GATE_CLKCMU_DNC_HTU__MANUAL,
    GATE_CLKCMU_DNC_HTU__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_DNC_NOC__CGVAL,
    GATE_CLKCMU_DNC_NOC__MANUAL,
    GATE_CLKCMU_DNC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PSP_NOC__CGVAL,
    GATE_CLKCMU_PSP_NOC__MANUAL,
    GATE_CLKCMU_PSP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIS_GIC__CGVAL,
    GATE_CLKCMU_PERIS_GIC__MANUAL,
    GATE_CLKCMU_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_PERIS_NOC__CGVAL,
    GATE_CLKCMU_PERIS_NOC__MANUAL,
    GATE_CLKCMU_PERIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_G3D_NOCP__CGVAL,
    GATE_CLKCMU_G3D_NOCP__MANUAL,
    GATE_CLKCMU_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_G3DCORE_NOC__CGVAL,
    GATE_CLKCMU_G3DCORE_NOC__MANUAL,
    GATE_CLKCMU_G3DCORE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_USI_NOC__CGVAL,
    GATE_CLKCMU_USI_NOC__MANUAL,
    GATE_CLKCMU_USI_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_USI_IP__CGVAL,
    GATE_CLKCMU_USI_IP__MANUAL,
    GATE_CLKCMU_USI_IP__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_MFC_FG__CGVAL,
    GATE_CLKCMU_MFC_FG__MANUAL,
    GATE_CLKCMU_MFC_FG__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CPUCL0_DBG_NOC__CGVAL,
    GATE_CLKCMU_CPUCL0_DBG_NOC__MANUAL,
    GATE_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_ALIVE_NOC_USER__MUX_SEL,
    MUX_CLKCMU_ALIVE_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_ALIVE_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_RCO_ALIVE_SPMI_USER__MUX_SEL,
    MUX_CLK_RCO_ALIVE_SPMI_USER__MUX_BUSY,
    MUX_CLK_RCO_ALIVE_SPMI_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_RCO_ALIVE_USER__MUX_SEL,
    MUX_CLK_RCO_ALIVE_USER__MUX_BUSY,
    MUX_CLK_RCO_ALIVE_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_AP2GNSS__SELECT,
    MUX_CLKCMU_AP2GNSS__BUSY,
    MUX_CLKCMU_AP2GNSS__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CHUBVTS_NOC__SELECT,
    MUX_CLKCMU_CHUBVTS_NOC__BUSY,
    MUX_CLKCMU_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CMGP_NOC__SELECT,
    MUX_CLKCMU_CMGP_NOC__BUSY,
    MUX_CLKCMU_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CMGP_PERI__SELECT,
    MUX_CLKCMU_CMGP_PERI__BUSY,
    MUX_CLKCMU_CMGP_PERI__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DBGCORE_NOC__SELECT,
    MUX_CLKCMU_DBGCORE_NOC__BUSY,
    MUX_CLKCMU_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_ALIVE_DBGCORE_UART__SELECT,
    MUX_CLK_ALIVE_DBGCORE_UART__BUSY,
    MUX_CLK_ALIVE_DBGCORE_UART__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_ALIVE_I2C0__SELECT,
    MUX_CLK_ALIVE_I2C0__BUSY,
    MUX_CLK_ALIVE_I2C0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_ALIVE_NOC__SELECT,
    MUX_CLK_ALIVE_NOC__BUSY,
    MUX_CLK_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_ALIVE_SPMI__SELECT,
    MUX_CLK_ALIVE_SPMI__BUSY,
    MUX_CLK_ALIVE_SPMI__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_ALIVE_TIMER_ASM_USER__SELECT,
    MUX_CLK_ALIVE_TIMER_ASM_USER__BUSY,
    MUX_CLK_ALIVE_TIMER_ASM_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_ALIVE_TIMER_USER__SELECT,
    MUX_CLK_ALIVE_TIMER_USER__BUSY,
    MUX_CLK_ALIVE_TIMER_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_ALIVE_USI0__SELECT,
    MUX_CLK_ALIVE_USI0__BUSY,
    MUX_CLK_ALIVE_USI0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_ALIVE_BOOST__SELECT,
    MUX_CLKCMU_ALIVE_BOOST__BUSY,
    MUX_CLKCMU_ALIVE_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_ALIVE_CHUBVTS_NOC__DIVRATIO,
    DIV_CLK_ALIVE_CHUBVTS_NOC__BUSY,
    DIV_CLK_ALIVE_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_ALIVE_CMGP_NOC__DIVRATIO,
    DIV_CLK_ALIVE_CMGP_NOC__BUSY,
    DIV_CLK_ALIVE_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_ALIVE_CMGP_PERI_ALIVE__DIVRATIO,
    DIV_CLK_ALIVE_CMGP_PERI_ALIVE__BUSY,
    DIV_CLK_ALIVE_CMGP_PERI_ALIVE__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_ALIVE_DBGCORE_NOC__DIVRATIO,
    DIV_CLK_ALIVE_DBGCORE_NOC__BUSY,
    DIV_CLK_ALIVE_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_ALIVE_DBGCORE_UART__DIVRATIO,
    DIV_CLK_ALIVE_DBGCORE_UART__BUSY,
    DIV_CLK_ALIVE_DBGCORE_UART__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_ALIVE_I2C0__DIVRATIO,
    DIV_CLK_ALIVE_I2C0__BUSY,
    DIV_CLK_ALIVE_I2C0__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_ALIVE_NOC__DIVRATIO,
    DIV_CLK_ALIVE_NOC__BUSY,
    DIV_CLK_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_ALIVE_NOC_DIV2__DIVRATIO,
    DIV_CLK_ALIVE_NOC_DIV2__BUSY,
    DIV_CLK_ALIVE_NOC_DIV2__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_ALIVE_SPMI__DIVRATIO,
    DIV_CLK_ALIVE_SPMI__BUSY,
    DIV_CLK_ALIVE_SPMI__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_ALIVE_USI0__DIVRATIO,
    DIV_CLK_ALIVE_USI0__BUSY,
    DIV_CLK_ALIVE_USI0__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLKCMU_ALIVE_BOOST__DIVRATIO,
    DIV_CLKCMU_ALIVE_BOOST__BUSY,
    DIV_CLKCMU_ALIVE_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_AP2GNSS__CGVAL,
    GATE_CLKCMU_AP2GNSS__MANUAL,
    GATE_CLKCMU_AP2GNSS__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CHUB__CGVAL,
    GATE_CLKCMU_CHUB__MANUAL,
    GATE_CLKCMU_CHUB__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CHUBVTS_NOC__CGVAL,
    GATE_CLKCMU_CHUBVTS_NOC__MANUAL,
    GATE_CLKCMU_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CMGP__CGVAL,
    GATE_CLKCMU_CMGP__MANUAL,
    GATE_CLKCMU_CMGP__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CMGP_NOC__CGVAL,
    GATE_CLKCMU_CMGP_NOC__MANUAL,
    GATE_CLKCMU_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_CMGP_PERI__CGVAL,
    GATE_CLKCMU_CMGP_PERI__MANUAL,
    GATE_CLKCMU_CMGP_PERI__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_DBGCORE_NOC__CGVAL,
    GATE_CLKCMU_DBGCORE_NOC__MANUAL,
    GATE_CLKCMU_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    GATE_CLKCMU_ALIVE_BOOST__CGVAL,
    GATE_CLKCMU_ALIVE_BOOST__MANUAL,
    GATE_CLKCMU_ALIVE_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK__CGVAL,
    BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK__MANUAL,
    BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_IPCLK__CGVAL,
    BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_IPCLK__MANUAL,
    BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__CGVAL,
    BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__MANUAL,
    BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__CGVAL,
    BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__MANUAL,
    BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__CGVAL,
    BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__MANUAL,
    BLK_ALIVE_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__CGVAL,
    BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__MANUAL,
    BLK_ALIVE_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK__CGVAL,
    BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK__MANUAL,
    BLK_ALIVE_UID_BAAW_ASM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__CGVAL,
    BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__MANUAL,
    BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK__CGVAL,
    BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK__MANUAL,
    BLK_ALIVE_UID_GREBEINTEGRATION1_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK__CGVAL,
    BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK__MANUAL,
    BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK__CGVAL,
    BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK__MANUAL,
    BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_LH_AXI_SI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_ASM_APM1_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_ASM_APM1_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_ASM_APM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__CGVAL,
    BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__MANUAL,
    BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_D_ALIVE_DTA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_QCH_ADAPTER_XIU_P_APM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_MI_LP_WLBT_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LP_WLBT_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_MI_LP_WLBT_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__CGVAL,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__MANUAL,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_TIMER_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_WDT_APM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK__CGVAL,
    BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK__MANUAL,
    BLK_ALIVE_UID_WDT_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_XIU_P_APM_IPCLKPORT_ACLK__CGVAL,
    BLK_ALIVE_UID_XIU_P_APM_IPCLKPORT_ACLK__MANUAL,
    BLK_ALIVE_UID_XIU_P_APM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__CGVAL,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__MANUAL,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__CGVAL,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__MANUAL,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__CGVAL,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__MANUAL,
    BLK_ALIVE_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_LH_AXI_MI_ID_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNC_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_DIV2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__CGVAL,
    BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__MANUAL,
    BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__CGVAL,
    BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__MANUAL,
    BLK_ALIVE_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__CGVAL,
    BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__MANUAL,
    BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__CGVAL,
    BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__MANUAL,
    BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__CGVAL,
    BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__MANUAL,
    BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__CGVAL,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__MANUAL,
    BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_USI0_IPCLKPORT_CLK__CGVAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_USI0_IPCLKPORT_CLK__MANUAL,
    BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_IPCLK__CGVAL,
    BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_IPCLK__MANUAL,
    BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    APBIF_GPIO_ALIVE_QCH__QCH_EN,
    APBIF_GPIO_ALIVE_QCH__CLK_REQ,
    APBIF_GPIO_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    APBIF_INTCOMB_VGPIO2AP_QCH__QCH_EN,
    APBIF_INTCOMB_VGPIO2AP_QCH__CLK_REQ,
    APBIF_INTCOMB_VGPIO2AP_QCH__IGNORE_FORCE_PM_EN,
    APBIF_INTCOMB_VGPIO2APM_QCH__QCH_EN,
    APBIF_INTCOMB_VGPIO2APM_QCH__CLK_REQ,
    APBIF_INTCOMB_VGPIO2APM_QCH__IGNORE_FORCE_PM_EN,
    APBIF_INTCOMB_VGPIO2PMU_QCH__QCH_EN,
    APBIF_INTCOMB_VGPIO2PMU_QCH__CLK_REQ,
    APBIF_INTCOMB_VGPIO2PMU_QCH__IGNORE_FORCE_PM_EN,
    APBIF_PMU_ALIVE_QCH__QCH_EN,
    APBIF_PMU_ALIVE_QCH__CLK_REQ,
    APBIF_PMU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    APM_DTA_QCH_APB__QCH_EN,
    APM_DTA_QCH_APB__CLK_REQ,
    APM_DTA_QCH_APB__IGNORE_FORCE_PM_EN,
    ASM_ISRAMC_QCH__QCH_EN,
    ASM_ISRAMC_QCH__CLK_REQ,
    ASM_ISRAMC_QCH__IGNORE_FORCE_PM_EN,
    ASYNCAHB_MI_ASM_QCH__QCH_EN,
    ASYNCAHB_MI_ASM_QCH__CLK_REQ,
    ASYNCAHB_MI_ASM_QCH__IGNORE_FORCE_PM_EN,
    ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__QCH_EN,
    ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__CLK_REQ,
    ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__IGNORE_FORCE_PM_EN,
    BAAW_ASM_QCH__QCH_EN,
    BAAW_ASM_QCH__CLK_REQ,
    BAAW_ASM_QCH__IGNORE_FORCE_PM_EN,
    CLKMON_QCH__QCH_EN,
    CLKMON_QCH__CLK_REQ,
    CLKMON_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    DBGCORE_UART_QCH__QCH_EN,
    DBGCORE_UART_QCH__CLK_REQ,
    DBGCORE_UART_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_ALIVE_QCH__QCH_EN,
    D_TZPC_ALIVE_QCH__CLK_REQ,
    D_TZPC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    ECU_ALIVE_QCH__QCH_EN,
    ECU_ALIVE_QCH__CLK_REQ,
    ECU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    GREBEINTEGRATION0_QCH_DBG__QCH_EN,
    GREBEINTEGRATION0_QCH_DBG__CLK_REQ,
    GREBEINTEGRATION0_QCH_DBG__IGNORE_FORCE_PM_EN,
    GREBEINTEGRATION0_QCH_GREBE__QCH_EN,
    GREBEINTEGRATION0_QCH_GREBE__CLK_REQ,
    GREBEINTEGRATION0_QCH_GREBE__IGNORE_FORCE_PM_EN,
    GREBEINTEGRATION1_QCH_DBG__QCH_EN,
    GREBEINTEGRATION1_QCH_DBG__CLK_REQ,
    GREBEINTEGRATION1_QCH_DBG__IGNORE_FORCE_PM_EN,
    GREBEINTEGRATION1_QCH_GREBE__QCH_EN,
    GREBEINTEGRATION1_QCH_GREBE__CLK_REQ,
    GREBEINTEGRATION1_QCH_GREBE__IGNORE_FORCE_PM_EN,
    HW_SCANDUMP_CLKSTOP_CTRL_QCH__QCH_EN,
    HW_SCANDUMP_CLKSTOP_CTRL_QCH__CLK_REQ,
    HW_SCANDUMP_CLKSTOP_CTRL_QCH__IGNORE_FORCE_PM_EN,
    I2C_ALIVE0_QCH__QCH_EN,
    I2C_ALIVE0_QCH__CLK_REQ,
    I2C_ALIVE0_QCH__IGNORE_FORCE_PM_EN,
    INTMEM_QCH__QCH_EN,
    INTMEM_QCH__CLK_REQ,
    INTMEM_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__QCH_EN,
    LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__CLK_REQ,
    LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_ASYNC_ALIVE_QCH__QCH_EN,
    LH_AXI_MI_IP_ASYNC_ALIVE_QCH__CLK_REQ,
    LH_AXI_MI_IP_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_ASYNC_ALIVE_QCH__QCH_EN,
    LH_AXI_SI_ID_ASYNC_ALIVE_QCH__CLK_REQ,
    LH_AXI_SI_ID_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_ALIVE_QCH__QCH_EN,
    LH_AXI_SI_IP_ALIVE_QCH__CLK_REQ,
    LH_AXI_SI_IP_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM0_APM1_QCH__QCH_EN,
    MAILBOX_APM0_APM1_QCH__CLK_REQ,
    MAILBOX_APM0_APM1_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM1_AP_QCH__QCH_EN,
    MAILBOX_APM1_AP_QCH__CLK_REQ,
    MAILBOX_APM1_AP_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_AP_QCH__QCH_EN,
    MAILBOX_APM_AP_QCH__CLK_REQ,
    MAILBOX_APM_AP_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_ASM_QCH__QCH_EN,
    MAILBOX_APM_ASM_QCH__CLK_REQ,
    MAILBOX_APM_ASM_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_AUD_QCH__QCH_EN,
    MAILBOX_APM_AUD_QCH__CLK_REQ,
    MAILBOX_APM_AUD_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_CHUB_QCH__QCH_EN,
    MAILBOX_APM_CHUB_QCH__CLK_REQ,
    MAILBOX_APM_CHUB_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_CP_QCH__QCH_EN,
    MAILBOX_APM_CP_QCH__CLK_REQ,
    MAILBOX_APM_CP_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_CP_1_QCH__QCH_EN,
    MAILBOX_APM_CP_1_QCH__CLK_REQ,
    MAILBOX_APM_CP_1_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_GNSS_QCH__QCH_EN,
    MAILBOX_APM_GNSS_QCH__CLK_REQ,
    MAILBOX_APM_GNSS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_VTS_QCH__QCH_EN,
    MAILBOX_APM_VTS_QCH__CLK_REQ,
    MAILBOX_APM_VTS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_APM_WLBT_QCH__QCH_EN,
    MAILBOX_APM_WLBT_QCH__CLK_REQ,
    MAILBOX_APM_WLBT_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_ASM_QCH__QCH_EN,
    MAILBOX_AP_ASM_QCH__CLK_REQ,
    MAILBOX_AP_ASM_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_CHUB_QCH__QCH_EN,
    MAILBOX_AP_CHUB_QCH__CLK_REQ,
    MAILBOX_AP_CHUB_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_CP_QCH__QCH_EN,
    MAILBOX_AP_CP_QCH__CLK_REQ,
    MAILBOX_AP_CP_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_CP_S_QCH__QCH_EN,
    MAILBOX_AP_CP_S_QCH__CLK_REQ,
    MAILBOX_AP_CP_S_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_DBGCORE_QCH__QCH_EN,
    MAILBOX_AP_DBGCORE_QCH__CLK_REQ,
    MAILBOX_AP_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_GNSS_QCH__QCH_EN,
    MAILBOX_AP_GNSS_QCH__CLK_REQ,
    MAILBOX_AP_GNSS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_WLAN_QCH__QCH_EN,
    MAILBOX_AP_WLAN_QCH__CLK_REQ,
    MAILBOX_AP_WLAN_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_WLBT_PMU_QCH__QCH_EN,
    MAILBOX_AP_WLBT_PMU_QCH__CLK_REQ,
    MAILBOX_AP_WLBT_PMU_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_WPAN_QCH__QCH_EN,
    MAILBOX_AP_WPAN_QCH__CLK_REQ,
    MAILBOX_AP_WPAN_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_ASM_APM1_QCH__QCH_EN,
    MAILBOX_ASM_APM1_QCH__CLK_REQ,
    MAILBOX_ASM_APM1_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_ASM_CP_QCH__QCH_EN,
    MAILBOX_ASM_CP_QCH__CLK_REQ,
    MAILBOX_ASM_CP_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_CP_CHUB_QCH__QCH_EN,
    MAILBOX_CP_CHUB_QCH__CLK_REQ,
    MAILBOX_CP_CHUB_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_CP_GNSS_QCH__QCH_EN,
    MAILBOX_CP_GNSS_QCH__CLK_REQ,
    MAILBOX_CP_GNSS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_CP_WLAN_QCH__QCH_EN,
    MAILBOX_CP_WLAN_QCH__CLK_REQ,
    MAILBOX_CP_WLAN_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_CP_WPAN_QCH__QCH_EN,
    MAILBOX_CP_WPAN_QCH__CLK_REQ,
    MAILBOX_CP_WPAN_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_GNSS_CHUB_QCH__QCH_EN,
    MAILBOX_GNSS_CHUB_QCH__CLK_REQ,
    MAILBOX_GNSS_CHUB_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_GNSS_WLBT_QCH__QCH_EN,
    MAILBOX_GNSS_WLBT_QCH__CLK_REQ,
    MAILBOX_GNSS_WLBT_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_SHARED_SRAM_QCH__QCH_EN,
    MAILBOX_SHARED_SRAM_QCH__CLK_REQ,
    MAILBOX_SHARED_SRAM_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_WLBT_AUD_QCH__QCH_EN,
    MAILBOX_WLBT_AUD_QCH__CLK_REQ,
    MAILBOX_WLBT_AUD_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_WLBT_CHUB_QCH__QCH_EN,
    MAILBOX_WLBT_CHUB_QCH__CLK_REQ,
    MAILBOX_WLBT_CHUB_QCH__IGNORE_FORCE_PM_EN,
    MCT_ALIVE_QCH__QCH_EN,
    MCT_ALIVE_QCH__CLK_REQ,
    MCT_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    PMU_QCH_PMU__QCH_EN,
    PMU_QCH_PMU__CLK_REQ,
    PMU_QCH_PMU__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__QCH_EN,
    QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__CLK_REQ,
    QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_XIU_D_ALIVE_QCH__QCH_EN,
    QCH_ADAPTER_XIU_D_ALIVE_QCH__CLK_REQ,
    QCH_ADAPTER_XIU_D_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH__QCH_EN,
    QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH__CLK_REQ,
    QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_XIU_P_ALIVE_QCH__QCH_EN,
    QCH_ADAPTER_XIU_P_ALIVE_QCH__CLK_REQ,
    QCH_ADAPTER_XIU_P_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_XIU_P_APM_QCH__QCH_EN,
    QCH_ADAPTER_XIU_P_APM_QCH__CLK_REQ,
    QCH_ADAPTER_XIU_P_APM_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_ALIVE_APM0_QCH__QCH_EN,
    RSTNSYNC_CLK_ALIVE_APM0_QCH__CLK_REQ,
    RSTNSYNC_CLK_ALIVE_APM0_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_ALIVE_APM1_QCH__QCH_EN,
    RSTNSYNC_CLK_ALIVE_APM1_QCH__CLK_REQ,
    RSTNSYNC_CLK_ALIVE_APM1_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_ALIVE_ASM_QCH__QCH_EN,
    RSTNSYNC_CLK_ALIVE_ASM_QCH__CLK_REQ,
    RSTNSYNC_CLK_ALIVE_ASM_QCH__IGNORE_FORCE_PM_EN,
    S2PC_ALIVE_QCH__QCH_EN,
    S2PC_ALIVE_QCH__CLK_REQ,
    S2PC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__QCH_EN,
    SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__CLK_REQ,
    SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LD_GNSS_ALIVE_QCH__QCH_EN,
    SLH_AXI_MI_LD_GNSS_ALIVE_QCH__CLK_REQ,
    SLH_AXI_MI_LD_GNSS_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_MODEM_ALIVE_QCH__QCH_EN,
    SLH_AXI_MI_LP_MODEM_ALIVE_QCH__CLK_REQ,
    SLH_AXI_MI_LP_MODEM_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_WLBT_ALIVE_QCH__QCH_EN,
    SLH_AXI_MI_LP_WLBT_ALIVE_QCH__CLK_REQ,
    SLH_AXI_MI_LP_WLBT_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__QCH_EN,
    SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__CLK_REQ,
    SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_ALIVE_CMGP_QCH__QCH_EN,
    SLH_AXI_SI_LP_ALIVE_CMGP_QCH__CLK_REQ,
    SLH_AXI_SI_LP_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN,
    SPC_ALIVE_QCH__QCH_EN,
    SPC_ALIVE_QCH__CLK_REQ,
    SPC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_ALIVE_QCH__QCH_EN,
    SYSREG_ALIVE_QCH__CLK_REQ,
    SYSREG_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    TIMER_ASM_QCH__QCH_EN,
    TIMER_ASM_QCH__CLK_REQ,
    TIMER_ASM_QCH__IGNORE_FORCE_PM_EN,
    USI_ALIVE0_QCH__QCH_EN,
    USI_ALIVE0_QCH__CLK_REQ,
    USI_ALIVE0_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_ALIVE_QCH__QCH_EN,
    VGEN_LITE_ALIVE_QCH__CLK_REQ,
    VGEN_LITE_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    WDT_APM0_QCH__QCH_EN,
    WDT_APM0_QCH__CLK_REQ,
    WDT_APM0_QCH__IGNORE_FORCE_PM_EN,
    WDT_APM1_QCH__QCH_EN,
    WDT_APM1_QCH__CLK_REQ,
    WDT_APM1_QCH__IGNORE_FORCE_PM_EN,
    WDT_ASM_QCH__QCH_EN,
    WDT_ASM_QCH__CLK_REQ,
    WDT_ASM_QCH__IGNORE_FORCE_PM_EN,
    YAMIN_MCU_ASM_QCH_CLKIN__QCH_EN,
    YAMIN_MCU_ASM_QCH_CLKIN__CLK_REQ,
    YAMIN_MCU_ASM_QCH_CLKIN__IGNORE_FORCE_PM_EN,
    YAMIN_MCU_ASM_QCH_DBGCLK__QCH_EN,
    YAMIN_MCU_ASM_QCH_DBGCLK__CLK_REQ,
    YAMIN_MCU_ASM_QCH_DBGCLK__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_ASYNC_ALIVE_QCH__QCH_EN,
    LH_AXI_MI_ID_ASYNC_ALIVE_QCH__CLK_REQ,
    LH_AXI_MI_ID_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_ASYNC_ALIVE_QCH__QCH_EN,
    LH_AXI_SI_IP_ASYNC_ALIVE_QCH__CLK_REQ,
    LH_AXI_SI_IP_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_ALIVE_QCH__QCH_EN,
    SLH_AXI_MI_P_ALIVE_QCH__CLK_REQ,
    SLH_AXI_MI_P_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_D_ALIVE_QCH__QCH_EN,
    SLH_AXI_SI_D_ALIVE_QCH__CLK_REQ,
    SLH_AXI_SI_D_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    ASYNCAHB_MI_APM0_QCH__QCH_EN,
    ASYNCAHB_MI_APM0_QCH__CLK_REQ,
    ASYNCAHB_MI_APM0_QCH__IGNORE_FORCE_PM_EN,
    ASYNCAHB_MI_APM1_QCH__QCH_EN,
    ASYNCAHB_MI_APM1_QCH__CLK_REQ,
    ASYNCAHB_MI_APM1_QCH__IGNORE_FORCE_PM_EN,
    RTC_0_QCH__QCH_EN,
    RTC_0_QCH__CLK_REQ,
    RTC_0_QCH__IGNORE_FORCE_PM_EN,
    RTC_1_QCH__QCH_EN,
    RTC_1_QCH__CLK_REQ,
    RTC_1_QCH__IGNORE_FORCE_PM_EN,
    RTC_S_QCH__QCH_EN,
    RTC_S_QCH__CLK_REQ,
    RTC_S_QCH__IGNORE_FORCE_PM_EN,
    SPMI_MASTER_PMIC_QCH_P__QCH_EN,
    SPMI_MASTER_PMIC_QCH_P__CLK_REQ,
    SPMI_MASTER_PMIC_QCH_P__IGNORE_FORCE_PM_EN,
    SPMI_MASTER_PMIC_QCH_S__QCH_EN,
    SPMI_MASTER_PMIC_QCH_S__CLK_REQ,
    SPMI_MASTER_PMIC_QCH_S__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_NOCL0_NOC_USER__MUX_SEL,
    MUX_CLKCMU_NOCL0_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_NOCL0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_NOCL0_RCO_BOOST__SELECT,
    MUX_CLK_NOCL0_RCO_BOOST__BUSY,
    MUX_CLK_NOCL0_RCO_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    MUX_NOCL0_CMUREF__SELECT,
    MUX_NOCL0_CMUREF__BUSY,
    MUX_NOCL0_CMUREF__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_NOCL0_NOCP__DIVRATIO,
    DIV_CLK_NOCL0_NOCP__BUSY,
    DIV_CLK_NOCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_AD_APB_S2MPU_G3D_S2_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_AD_APB_S2MPU_G3D_S2_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_AD_APB_S2MPU_G3D_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_NS_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_NS_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_S_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_S_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S1_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S2_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S2_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_AD_APB_SYSMMU_MODEM_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_AD_APB_VGEN_NOCL0_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL0_UID_AD_APB_VGEN_NOCL0_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL0_UID_AD_APB_VGEN_NOCL0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__CGVAL,
    BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__MANUAL,
    BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AST_MI_G_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AST_MI_G_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AST_MI_G_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AXI_MI_D0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AXI_MI_D0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AXI_MI_D0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AXI_MI_D0_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AXI_MI_D0_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AXI_MI_D0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AXI_MI_D1_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AXI_MI_D1_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AXI_MI_D1_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AXI_MI_D1_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AXI_MI_D1_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AXI_MI_D1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_MPACE_SI_D_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_TAXI_MI_D0_RGBP_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D0_RGBP_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D0_RGBP_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_LH_TAXI_MI_D1_RGBP_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D1_RGBP_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_LH_TAXI_MI_D1_RGBP_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_MI_D_PERIC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_MI_D_PERIC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_MI_D_PERIC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0__CGVAL,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0__MANUAL,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_VGEN_D_NOCL0_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_VGEN_D_NOCL0_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_VGEN_D_NOCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_VGEN_LITE_D_NOCL0_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_VGEN_LITE_D_NOCL0_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_VGEN_LITE_D_NOCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_XIU_MMU_G3D_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_XIU_MMU_G3D_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_XIU_MMU_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_XIU_MMU_MODEM_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL0_UID_XIU_MMU_MODEM_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL0_UID_XIU_MMU_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK__CGVAL,
    BLK_NOCL0_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK__MANUAL,
    BLK_NOCL0_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK__CGVAL,
    BLK_NOCL0_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK__MANUAL,
    BLK_NOCL0_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK__CGVAL,
    BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK__MANUAL,
    BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK__CGVAL,
    BLK_NOCL0_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK__MANUAL,
    BLK_NOCL0_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_PPMU_D_AXI_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_USI_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_USI_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_USI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__CGVAL,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__MANUAL,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BDU_QCH__QCH_EN,
    BDU_QCH__CLK_REQ,
    BDU_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_G_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_AST_MI_G_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_AST_MI_G_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_G_RGBP_QCH__QCH_EN,
    LH_AST_MI_G_RGBP_QCH__CLK_REQ,
    LH_AST_MI_G_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D0_CPUCL0_QCH__QCH_EN,
    LH_AXI_MI_D0_CPUCL0_QCH__CLK_REQ,
    LH_AXI_MI_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D0_DNC_QCH__QCH_EN,
    LH_AXI_MI_D0_DNC_QCH__CLK_REQ,
    LH_AXI_MI_D0_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D0_M2M_QCH__QCH_EN,
    LH_AXI_MI_D0_M2M_QCH__CLK_REQ,
    LH_AXI_MI_D0_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D0_MFC_QCH__QCH_EN,
    LH_AXI_MI_D0_MFC_QCH__CLK_REQ,
    LH_AXI_MI_D0_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D1_CPUCL0_QCH__QCH_EN,
    LH_AXI_MI_D1_CPUCL0_QCH__CLK_REQ,
    LH_AXI_MI_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D1_DNC_QCH__QCH_EN,
    LH_AXI_MI_D1_DNC_QCH__CLK_REQ,
    LH_AXI_MI_D1_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D1_M2M_QCH__QCH_EN,
    LH_AXI_MI_D1_M2M_QCH__CLK_REQ,
    LH_AXI_MI_D1_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D1_MFC_QCH__QCH_EN,
    LH_AXI_MI_D1_MFC_QCH__CLK_REQ,
    LH_AXI_MI_D1_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D_AUD_QCH__QCH_EN,
    LH_AXI_MI_D_AUD_QCH__CLK_REQ,
    LH_AXI_MI_D_AUD_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D_G3D_QCH__QCH_EN,
    LH_AXI_MI_D_G3D_QCH__CLK_REQ,
    LH_AXI_MI_D_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D_HSI_QCH__QCH_EN,
    LH_AXI_MI_D_HSI_QCH__CLK_REQ,
    LH_AXI_MI_D_HSI_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D0_RGBP_NOCL0_QCH__QCH_EN,
    LH_TAXI_MI_D0_RGBP_NOCL0_QCH__CLK_REQ,
    LH_TAXI_MI_D0_RGBP_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_MI_D1_RGBP_NOCL0_QCH__QCH_EN,
    LH_TAXI_MI_D1_RGBP_NOCL0_QCH__CLK_REQ,
    LH_TAXI_MI_D1_RGBP_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    S2MPU_S0_G3D_QCH_S0__QCH_EN,
    S2MPU_S0_G3D_QCH_S0__CLK_REQ,
    S2MPU_S0_G3D_QCH_S0__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PMMU0_G3D_QCH_S0__QCH_EN,
    S2MPU_S0_PMMU0_G3D_QCH_S0__CLK_REQ,
    S2MPU_S0_PMMU0_G3D_QCH_S0__IGNORE_FORCE_PM_EN,
    SCI_LITE_D_MIF_QCH__QCH_EN,
    SCI_LITE_D_MIF_QCH__CLK_REQ,
    SCI_LITE_D_MIF_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_D0_MODEM_QCH__QCH_EN,
    SLH_AXI_MI_D0_MODEM_QCH__CLK_REQ,
    SLH_AXI_MI_D0_MODEM_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_D1_MODEM_QCH__QCH_EN,
    SLH_AXI_MI_D1_MODEM_QCH__CLK_REQ,
    SLH_AXI_MI_D1_MODEM_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_D2_MODEM_QCH__QCH_EN,
    SLH_AXI_MI_D2_MODEM_QCH__CLK_REQ,
    SLH_AXI_MI_D2_MODEM_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_D_PERIC_QCH__QCH_EN,
    SLH_AXI_MI_D_PERIC_QCH__CLK_REQ,
    SLH_AXI_MI_D_PERIC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_D_WLBT_QCH__QCH_EN,
    SLH_AXI_MI_D_WLBT_QCH__CLK_REQ,
    SLH_AXI_MI_D_WLBT_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_G_CSSYS_CPUCL0_QCH__QCH_EN,
    SLH_AXI_MI_G_CSSYS_CPUCL0_QCH__CLK_REQ,
    SLH_AXI_MI_G_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_MODEM_QCH_S0__QCH_EN,
    SYSMMU_S0_MODEM_QCH_S0__CLK_REQ,
    SYSMMU_S0_MODEM_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_MODEM_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_MODEM_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_MODEM_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_D_NOCL0_QCH__QCH_EN,
    VGEN_D_NOCL0_QCH__CLK_REQ,
    VGEN_D_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D_NOCL0_QCH__QCH_EN,
    VGEN_LITE_D_NOCL0_QCH__CLK_REQ,
    VGEN_LITE_D_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    BAAW_P_DNC_QCH__QCH_EN,
    BAAW_P_DNC_QCH__CLK_REQ,
    BAAW_P_DNC_QCH__IGNORE_FORCE_PM_EN,
    BAAW_P_GNSS_QCH__QCH_EN,
    BAAW_P_GNSS_QCH__CLK_REQ,
    BAAW_P_GNSS_QCH__IGNORE_FORCE_PM_EN,
    BAAW_P_MODEM_QCH__QCH_EN,
    BAAW_P_MODEM_QCH__CLK_REQ,
    BAAW_P_MODEM_QCH__IGNORE_FORCE_PM_EN,
    BAAW_P_WLBT_QCH__QCH_EN,
    BAAW_P_WLBT_QCH__CLK_REQ,
    BAAW_P_WLBT_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_NOCL0_QCH__QCH_EN,
    D_TZPC_NOCL0_QCH__CLK_REQ,
    D_TZPC_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    ECU_NOCL0_QCH__QCH_EN,
    ECU_NOCL0_QCH__CLK_REQ,
    ECU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D0_AXI_CPUCL0_QCH__QCH_EN,
    PPMU_D0_AXI_CPUCL0_QCH__CLK_REQ,
    PPMU_D0_AXI_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_AXI_CPUCL0_QCH__QCH_EN,
    PPMU_D1_AXI_CPUCL0_QCH__CLK_REQ,
    PPMU_D1_AXI_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D_AXI_G3D_QCH__QCH_EN,
    PPMU_D_AXI_G3D_QCH__CLK_REQ,
    PPMU_D_AXI_G3D_QCH__IGNORE_FORCE_PM_EN,
    QE_D0_CPUCL0_QCH__QCH_EN,
    QE_D0_CPUCL0_QCH__CLK_REQ,
    QE_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    QE_D1_CPUCL0_QCH__QCH_EN,
    QE_D1_CPUCL0_QCH__CLK_REQ,
    QE_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SFR_APBIF_CMU_TOPC_QCH__QCH_EN,
    SFR_APBIF_CMU_TOPC_QCH__CLK_REQ,
    SFR_APBIF_CMU_TOPC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_ALIVE_QCH__QCH_EN,
    SLH_AXI_SI_P_ALIVE_QCH__CLK_REQ,
    SLH_AXI_SI_P_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_AUD_QCH__QCH_EN,
    SLH_AXI_SI_P_AUD_QCH__CLK_REQ,
    SLH_AXI_SI_P_AUD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_CPUCL0_QCH__QCH_EN,
    SLH_AXI_SI_P_CPUCL0_QCH__CLK_REQ,
    SLH_AXI_SI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_CSIS_QCH__QCH_EN,
    SLH_AXI_SI_P_CSIS_QCH__CLK_REQ,
    SLH_AXI_SI_P_CSIS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_CSTAT_QCH__QCH_EN,
    SLH_AXI_SI_P_CSTAT_QCH__CLK_REQ,
    SLH_AXI_SI_P_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_DNC_QCH__QCH_EN,
    SLH_AXI_SI_P_DNC_QCH__CLK_REQ,
    SLH_AXI_SI_P_DNC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_DPU_QCH__QCH_EN,
    SLH_AXI_SI_P_DPU_QCH__CLK_REQ,
    SLH_AXI_SI_P_DPU_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_G3D_QCH__QCH_EN,
    SLH_AXI_SI_P_G3D_QCH__CLK_REQ,
    SLH_AXI_SI_P_G3D_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_GNSS_QCH__QCH_EN,
    SLH_AXI_SI_P_GNSS_QCH__CLK_REQ,
    SLH_AXI_SI_P_GNSS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_HSI_QCH__QCH_EN,
    SLH_AXI_SI_P_HSI_QCH__CLK_REQ,
    SLH_AXI_SI_P_HSI_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_ICPU_QCH__QCH_EN,
    SLH_AXI_SI_P_ICPU_QCH__CLK_REQ,
    SLH_AXI_SI_P_ICPU_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_M2M_QCH__QCH_EN,
    SLH_AXI_SI_P_M2M_QCH__CLK_REQ,
    SLH_AXI_SI_P_M2M_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_MFC_QCH__QCH_EN,
    SLH_AXI_SI_P_MFC_QCH__CLK_REQ,
    SLH_AXI_SI_P_MFC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_MIF0_QCH__QCH_EN,
    SLH_AXI_SI_P_MIF0_QCH__CLK_REQ,
    SLH_AXI_SI_P_MIF0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_MIF1_QCH__QCH_EN,
    SLH_AXI_SI_P_MIF1_QCH__CLK_REQ,
    SLH_AXI_SI_P_MIF1_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_MODEM_QCH__QCH_EN,
    SLH_AXI_SI_P_MODEM_QCH__CLK_REQ,
    SLH_AXI_SI_P_MODEM_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_NOCL0_NOCL1A_QCH__QCH_EN,
    SLH_AXI_SI_P_NOCL0_NOCL1A_QCH__CLK_REQ,
    SLH_AXI_SI_P_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_PERIC_QCH__QCH_EN,
    SLH_AXI_SI_P_PERIC_QCH__CLK_REQ,
    SLH_AXI_SI_P_PERIC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_PERIS_QCH__QCH_EN,
    SLH_AXI_SI_P_PERIS_QCH__CLK_REQ,
    SLH_AXI_SI_P_PERIS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_PSP_QCH__QCH_EN,
    SLH_AXI_SI_P_PSP_QCH__CLK_REQ,
    SLH_AXI_SI_P_PSP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_RGBP_QCH__QCH_EN,
    SLH_AXI_SI_P_RGBP_QCH__CLK_REQ,
    SLH_AXI_SI_P_RGBP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_USB_QCH__QCH_EN,
    SLH_AXI_SI_P_USB_QCH__CLK_REQ,
    SLH_AXI_SI_P_USB_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_USI_QCH__QCH_EN,
    SLH_AXI_SI_P_USI_QCH__CLK_REQ,
    SLH_AXI_SI_P_USI_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_WLBT_QCH__QCH_EN,
    SLH_AXI_SI_P_WLBT_QCH__CLK_REQ,
    SLH_AXI_SI_P_WLBT_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_P_YUVP_QCH__QCH_EN,
    SLH_AXI_SI_P_YUVP_QCH__CLK_REQ,
    SLH_AXI_SI_P_YUVP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_NOCL0_QCH__QCH_EN,
    SYSREG_NOCL0_QCH__CLK_REQ,
    SYSREG_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    TREX_D_NOCL0_QCH__QCH_EN,
    TREX_D_NOCL0_QCH__CLK_REQ,
    TREX_D_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    TREX_PPMU_D0_MODEM_QCH__QCH_EN,
    TREX_PPMU_D0_MODEM_QCH__CLK_REQ,
    TREX_PPMU_D0_MODEM_QCH__IGNORE_FORCE_PM_EN,
    TREX_PPMU_D1_MODEM_QCH__QCH_EN,
    TREX_PPMU_D1_MODEM_QCH__CLK_REQ,
    TREX_PPMU_D1_MODEM_QCH__IGNORE_FORCE_PM_EN,
    TREX_PPMU_D2_MODEM_QCH__QCH_EN,
    TREX_PPMU_D2_MODEM_QCH__CLK_REQ,
    TREX_PPMU_D2_MODEM_QCH__IGNORE_FORCE_PM_EN,
    TREX_PPMU_DP_NOCL0_QCH__QCH_EN,
    TREX_PPMU_DP_NOCL0_QCH__CLK_REQ,
    TREX_PPMU_DP_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    TREX_PPMU_D_MEM0_QCH__QCH_EN,
    TREX_PPMU_D_MEM0_QCH__CLK_REQ,
    TREX_PPMU_D_MEM0_QCH__IGNORE_FORCE_PM_EN,
    TREX_PPMU_D_MEM1_QCH__QCH_EN,
    TREX_PPMU_D_MEM1_QCH__CLK_REQ,
    TREX_PPMU_D_MEM1_QCH__IGNORE_FORCE_PM_EN,
    TREX_PPMU_D_WLBT_QCH__QCH_EN,
    TREX_PPMU_D_WLBT_QCH__CLK_REQ,
    TREX_PPMU_D_WLBT_QCH__IGNORE_FORCE_PM_EN,
    TREX_PPMU_P_CLUSTER0_QCH__QCH_EN,
    TREX_PPMU_P_CLUSTER0_QCH__CLK_REQ,
    TREX_PPMU_P_CLUSTER0_QCH__IGNORE_FORCE_PM_EN,
    TREX_P_NOCL0_QCH__QCH_EN,
    TREX_P_NOCL0_QCH__CLK_REQ,
    TREX_P_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    WOW_D0_MPACE_QCH__QCH_EN,
    WOW_D0_MPACE_QCH__CLK_REQ,
    WOW_D0_MPACE_QCH__IGNORE_FORCE_PM_EN,
    WOW_D1_MPACE_QCH__QCH_EN,
    WOW_D1_MPACE_QCH__CLK_REQ,
    WOW_D1_MPACE_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_NOCL1A_NOC_USER__MUX_SEL,
    MUX_CLKCMU_NOCL1A_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_NOCL1A_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_NOCL1A_RCO_BOOST__SELECT,
    MUX_CLK_NOCL1A_RCO_BOOST__BUSY,
    MUX_CLK_NOCL1A_RCO_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    MUX_NOCL1A_CMUREF__SELECT,
    MUX_NOCL1A_CMUREF__BUSY,
    MUX_NOCL1A_CMUREF__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_NOCL1A_NOCP__DIVRATIO,
    DIV_CLK_NOCL1A_NOCP__BUSY,
    DIV_CLK_NOCL1A_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_APB_ASYNC_S2MPU_S0_ALIVE_IPCLKPORT_PCLKM__CGVAL,
    BLK_NOCL1A_UID_APB_ASYNC_S2MPU_S0_ALIVE_IPCLKPORT_PCLKM__MANUAL,
    BLK_NOCL1A_UID_APB_ASYNC_S2MPU_S0_ALIVE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_AXI_MI_D_PSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D_PSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_S2MPU_S0_ALIVE_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1A_UID_S2MPU_S0_ALIVE_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1A_UID_S2MPU_S0_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_S2MPU_S0_PMMU0_ALIVE_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1A_UID_S2MPU_S0_PMMU0_ALIVE_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1A_UID_S2MPU_S0_PMMU0_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_XIU_MMU_ALIVE_IPCLKPORT_ACLK__CGVAL,
    BLK_NOCL1A_UID_XIU_MMU_ALIVE_IPCLKPORT_ACLK__MANUAL,
    BLK_NOCL1A_UID_XIU_MMU_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SLH_AXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_SLH_AXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_SLH_AXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_TREX_PPMU_D0_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_TREX_PPMU_D1_NOCL1A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_NOCL1A_UID_TREX_PPMU_D_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_AST_SI_G_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_AST_SI_G_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_AST_SI_G_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D0_DPU_QCH__QCH_EN,
    LH_AXI_MI_D0_DPU_QCH__CLK_REQ,
    LH_AXI_MI_D0_DPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D1_DPU_QCH__QCH_EN,
    LH_AXI_MI_D1_DPU_QCH__CLK_REQ,
    LH_AXI_MI_D1_DPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D_PSP_QCH__QCH_EN,
    LH_AXI_MI_D_PSP_QCH__CLK_REQ,
    LH_AXI_MI_D_PSP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_D_USB_QCH__QCH_EN,
    LH_AXI_MI_D_USB_QCH__CLK_REQ,
    LH_AXI_MI_D_USB_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__QCH_EN,
    LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__CLK_REQ,
    LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    S2MPU_S0_ALIVE_QCH_S0__QCH_EN,
    S2MPU_S0_ALIVE_QCH_S0__CLK_REQ,
    S2MPU_S0_ALIVE_QCH_S0__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PMMU0_ALIVE_QCH_S0__QCH_EN,
    S2MPU_S0_PMMU0_ALIVE_QCH_S0__CLK_REQ,
    S2MPU_S0_PMMU0_ALIVE_QCH_S0__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_D_ALIVE_QCH__QCH_EN,
    SLH_AXI_MI_D_ALIVE_QCH__CLK_REQ,
    SLH_AXI_MI_D_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1A_QCH__QCH_EN,
    CMU_NOCL1A_QCH__CLK_REQ,
    CMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_NOCL1A_QCH__QCH_EN,
    D_TZPC_NOCL1A_QCH__CLK_REQ,
    D_TZPC_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    ECU_NOCL1A_QCH__QCH_EN,
    ECU_NOCL1A_QCH__CLK_REQ,
    ECU_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_NOCL0_NOCL1A_QCH__QCH_EN,
    SLH_AXI_MI_P_NOCL0_NOCL1A_QCH__CLK_REQ,
    SLH_AXI_MI_P_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_NOCL1A_QCH__QCH_EN,
    SYSREG_NOCL1A_QCH__CLK_REQ,
    SYSREG_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    TREX_D_NOCL1A_QCH__QCH_EN,
    TREX_D_NOCL1A_QCH__CLK_REQ,
    TREX_D_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    TREX_PPMU_D0_NOCL1A_QCH__QCH_EN,
    TREX_PPMU_D0_NOCL1A_QCH__CLK_REQ,
    TREX_PPMU_D0_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    TREX_PPMU_D1_NOCL1A_QCH__QCH_EN,
    TREX_PPMU_D1_NOCL1A_QCH__CLK_REQ,
    TREX_PPMU_D1_NOCL1A_QCH__IGNORE_FORCE_PM_EN,
    TREX_PPMU_D_ALIVE_QCH__QCH_EN,
    TREX_PPMU_D_ALIVE_QCH__CLK_REQ,
    TREX_PPMU_D_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    /*CMU_MIF0*/
    PLL_MIF_MAIN__LOCKTIME_MIF0,
    PLL_MIF_MAIN__ENABLE_MIF0,
    PLL_MIF_MAIN__STABLE_MIF0,
    PLL_MIF_MAIN__MDIV_MIF0,
    PLL_MIF_MAIN__PDIV_MIF0,
    PLL_MIF_MAIN__SDIV_MIF0,
    PLL_MIF_SUB__LOCKTIME_MIF0,
    PLL_MIF_SUB__ENABLE_MIF0,
    PLL_MIF_SUB__STABLE_MIF0,
    PLL_MIF_SUB__MDIV_MIF0,
    PLL_MIF_SUB__PDIV_MIF0,
    PLL_MIF_SUB__SDIV_MIF0,
    MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL,
    MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY,
    MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING,
    CLKMUX_MIF_DDRPHY2X__MUX_SEL,
    CLKMUX_MIF_DDRPHY2X__MUX_BUSY,
    CLKMUX_MIF_DDRPHY2X__ENABLE_AUTOMATIC_CLKGATING,
    MUX_MIF_CMUREF__SELECT,
    MUX_MIF_CMUREF__BUSY,
    MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_MIF_NOCD__DIVRATIO,
    DIV_CLK_MIF_NOCD__BUSY,
    DIV_CLK_MIF_NOCD__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL,
    BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL,
    BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_LH_MPACE_MI_D_MIF_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF0_UID_LH_MPACE_MI_D_MIF_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF0_UID_LH_MPACE_MI_D_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL,
    BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL,
    BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_QCH__QCH_EN,
    CMU_MIF_QCH__CLK_REQ,
    CMU_MIF_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_MIF_QCH__QCH_EN,
    D_TZPC_MIF_QCH__CLK_REQ,
    D_TZPC_MIF_QCH__IGNORE_FORCE_PM_EN,
    ECU_MIF_QCH__QCH_EN,
    ECU_MIF_QCH__CLK_REQ,
    ECU_MIF_QCH__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_DDRPHY_QCH__QCH_EN,
    QCH_ADAPTER_DDRPHY_QCH__CLK_REQ,
    QCH_ADAPTER_DDRPHY_QCH__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_DMC_QCH__QCH_EN,
    QCH_ADAPTER_DMC_QCH__CLK_REQ,
    QCH_ADAPTER_DMC_QCH__IGNORE_FORCE_PM_EN,
    QCH_ADAPTER_PPC_DEBUG_QCH__QCH_EN,
    QCH_ADAPTER_PPC_DEBUG_QCH__CLK_REQ,
    QCH_ADAPTER_PPC_DEBUG_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_MIF_QCH__QCH_EN,
    SLH_AXI_MI_P_MIF_QCH__CLK_REQ,
    SLH_AXI_MI_P_MIF_QCH__IGNORE_FORCE_PM_EN,
    SPC_MIF_QCH__QCH_EN,
    SPC_MIF_QCH__CLK_REQ,
    SPC_MIF_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_MIF_QCH__QCH_EN,
    SYSREG_MIF_QCH__CLK_REQ,
    SYSREG_MIF_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_PRIVATE_MIF_QCH__QCH_EN,
    SYSREG_PRIVATE_MIF_QCH__CLK_REQ,
    SYSREG_PRIVATE_MIF_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_CSIS_DCPHY_USER__MUX_SEL,
    MUX_CLKCMU_CSIS_DCPHY_USER__MUX_BUSY,
    MUX_CLKCMU_CSIS_DCPHY_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CSIS_NOC_USER__MUX_SEL,
    MUX_CLKCMU_CSIS_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_CSIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CSIS_OIS_USER__MUX_SEL,
    MUX_CLKCMU_CSIS_OIS_USER__MUX_BUSY,
    MUX_CLKCMU_CSIS_OIS_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CSIS_DCPHY__SELECT,
    MUX_CLK_CSIS_DCPHY__BUSY,
    MUX_CLK_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CSIS_DCPHY__DIVRATIO,
    DIV_CLK_CSIS_DCPHY__BUSY,
    DIV_CLK_CSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CSIS_NOCP__DIVRATIO,
    DIV_CLK_CSIS_NOCP__BUSY,
    DIV_CLK_CSIS_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__CGVAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__MANUAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__CGVAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__MANUAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__CGVAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__MANUAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__CGVAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__MANUAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__CGVAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__MANUAL,
    BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AXI_SI_LD0_CSIS_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AXI_SI_LD0_CSIS_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AXI_SI_LD0_CSIS_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AXI_SI_LD1_CSIS_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AXI_SI_LD1_CSIS_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AXI_SI_LD1_CSIS_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__CGVAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__MANUAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__CGVAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__MANUAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__CGVAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__MANUAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__CGVAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__MANUAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__CGVAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__MANUAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_VGEN_LITE0_CSIS_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_VGEN_LITE0_CSIS_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_VGEN_LITE0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__CGVAL,
    BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__MANUAL,
    BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_ECU_CSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_ECU_CSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_ECU_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AXI_SI_IP_POIS_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AXI_SI_IP_POIS_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AXI_SI_IP_POIS_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__CGVAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__MANUAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__CGVAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__MANUAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__CGVAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__MANUAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__CGVAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__MANUAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__CGVAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__MANUAL,
    BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__CGVAL,
    BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__MANUAL,
    BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_LH_AXI_MI_IP_POIS_CSIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_LH_AXI_MI_IP_POIS_CSIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_LH_AXI_MI_IP_POIS_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__CGVAL,
    BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__MANUAL,
    BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__CGVAL,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__MANUAL,
    BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CSIS_PDP_QCH_DMA__QCH_EN,
    CSIS_PDP_QCH_DMA__CLK_REQ,
    CSIS_PDP_QCH_DMA__IGNORE_FORCE_PM_EN,
    CSIS_PDP_QCH_PDP_TOP__QCH_EN,
    CSIS_PDP_QCH_PDP_TOP__CLK_REQ,
    CSIS_PDP_QCH_PDP_TOP__IGNORE_FORCE_PM_EN,
    CSIS_PDP_QCH_TOP__QCH_EN,
    CSIS_PDP_QCH_TOP__CLK_REQ,
    CSIS_PDP_QCH_TOP__IGNORE_FORCE_PM_EN,
    CSIS_PDP_QCH_VOTF__QCH_EN,
    CSIS_PDP_QCH_VOTF__CLK_REQ,
    CSIS_PDP_QCH_VOTF__IGNORE_FORCE_PM_EN,
    CSIS_PDP_QCH_VOTF0__QCH_EN,
    CSIS_PDP_QCH_VOTF0__CLK_REQ,
    CSIS_PDP_QCH_VOTF0__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF0_CSIS_CSTAT_QCH__QCH_EN,
    LH_AST_SI_OTF0_CSIS_CSTAT_QCH__CLK_REQ,
    LH_AST_SI_OTF0_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF1_CSIS_CSTAT_QCH__QCH_EN,
    LH_AST_SI_OTF1_CSIS_CSTAT_QCH__CLK_REQ,
    LH_AST_SI_OTF1_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF2_CSIS_CSTAT_QCH__QCH_EN,
    LH_AST_SI_OTF2_CSIS_CSTAT_QCH__CLK_REQ,
    LH_AST_SI_OTF2_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD0_CSIS_RGBP_QCH__QCH_EN,
    LH_AXI_SI_LD0_CSIS_RGBP_QCH__CLK_REQ,
    LH_AXI_SI_LD0_CSIS_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD1_CSIS_RGBP_QCH__QCH_EN,
    LH_AXI_SI_LD1_CSIS_RGBP_QCH__CLK_REQ,
    LH_AXI_SI_LD1_CSIS_RGBP_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_CSIS_QCH_S0__QCH_EN,
    SYSMMU_S0_CSIS_QCH_S0__CLK_REQ,
    SYSMMU_S0_CSIS_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_CSIS_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_CSIS_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_CSIS_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU1_CSIS_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU1_CSIS_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU1_CSIS_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE0_CSIS_QCH__QCH_EN,
    VGEN_LITE0_CSIS_QCH__CLK_REQ,
    VGEN_LITE0_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_QCH__QCH_EN,
    CMU_CSIS_QCH__CLK_REQ,
    CMU_CSIS_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_CSIS_QCH__QCH_EN,
    D_TZPC_CSIS_QCH__CLK_REQ,
    D_TZPC_CSIS_QCH__IGNORE_FORCE_PM_EN,
    ECU_CSIS_QCH__QCH_EN,
    ECU_CSIS_QCH__CLK_REQ,
    ECU_CSIS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_POIS_CSIS_QCH__QCH_EN,
    LH_AXI_SI_IP_POIS_CSIS_QCH__CLK_REQ,
    LH_AXI_SI_IP_POIS_CSIS_QCH__IGNORE_FORCE_PM_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS0__QCH_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS0__CLK_REQ,
    MIPI_PHY_LINK_WRAP_QCH_CSIS0__IGNORE_FORCE_PM_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS1__QCH_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS1__CLK_REQ,
    MIPI_PHY_LINK_WRAP_QCH_CSIS1__IGNORE_FORCE_PM_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS2__QCH_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS2__CLK_REQ,
    MIPI_PHY_LINK_WRAP_QCH_CSIS2__IGNORE_FORCE_PM_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS3__QCH_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS3__CLK_REQ,
    MIPI_PHY_LINK_WRAP_QCH_CSIS3__IGNORE_FORCE_PM_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS4__QCH_EN,
    MIPI_PHY_LINK_WRAP_QCH_CSIS4__CLK_REQ,
    MIPI_PHY_LINK_WRAP_QCH_CSIS4__IGNORE_FORCE_PM_EN,
    PPMU_D0_CSIS_QCH__QCH_EN,
    PPMU_D0_CSIS_QCH__CLK_REQ,
    PPMU_D0_CSIS_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_CSIS_QCH__QCH_EN,
    PPMU_D1_CSIS_QCH__CLK_REQ,
    PPMU_D1_CSIS_QCH__IGNORE_FORCE_PM_EN,
    QE_CSIS0_QCH__QCH_EN,
    QE_CSIS0_QCH__CLK_REQ,
    QE_CSIS0_QCH__IGNORE_FORCE_PM_EN,
    QE_CSIS1_QCH__QCH_EN,
    QE_CSIS1_QCH__CLK_REQ,
    QE_CSIS1_QCH__IGNORE_FORCE_PM_EN,
    QE_CSIS2_QCH__QCH_EN,
    QE_CSIS2_QCH__CLK_REQ,
    QE_CSIS2_QCH__IGNORE_FORCE_PM_EN,
    QE_CSIS3_QCH__QCH_EN,
    QE_CSIS3_QCH__CLK_REQ,
    QE_CSIS3_QCH__IGNORE_FORCE_PM_EN,
    QE_PDP_M0_QCH__QCH_EN,
    QE_PDP_M0_QCH__CLK_REQ,
    QE_PDP_M0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_CSIS_QCH__QCH_EN,
    SLH_AXI_MI_P_CSIS_QCH__CLK_REQ,
    SLH_AXI_MI_P_CSIS_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CSIS_QCH__QCH_EN,
    SYSREG_CSIS_QCH__CLK_REQ,
    SYSREG_CSIS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_POIS_CSIS_QCH__QCH_EN,
    LH_AXI_MI_IP_POIS_CSIS_QCH__CLK_REQ,
    LH_AXI_MI_IP_POIS_CSIS_QCH__IGNORE_FORCE_PM_EN,
    OIS_MCU_TOP_QCH__QCH_EN,
    OIS_MCU_TOP_QCH__CLK_REQ,
    OIS_MCU_TOP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_CSIS_PERIC_QCH__QCH_EN,
    SLH_AXI_SI_LP_CSIS_PERIC_QCH__CLK_REQ,
    SLH_AXI_SI_LP_CSIS_PERIC_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_CMGP_NOC_USER__MUX_SEL,
    MUX_CLKCMU_CMGP_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_CMGP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CMGP_PERI_USER__MUX_SEL,
    MUX_CLKCMU_CMGP_PERI_USER__MUX_BUSY,
    MUX_CLKCMU_CMGP_PERI_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CMGP_RCO_USER__MUX_SEL,
    MUX_CLKCMU_CMGP_RCO_USER__MUX_BUSY,
    MUX_CLKCMU_CMGP_RCO_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_I2C__SELECT,
    MUX_CLK_CMGP_I2C__BUSY,
    MUX_CLK_CMGP_I2C__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_I3C__SELECT,
    MUX_CLK_CMGP_I3C__BUSY,
    MUX_CLK_CMGP_I3C__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_NOC__SELECT,
    MUX_CLK_CMGP_NOC__BUSY,
    MUX_CLK_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_USI0__SELECT,
    MUX_CLK_CMGP_USI0__BUSY,
    MUX_CLK_CMGP_USI0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_USI1__SELECT,
    MUX_CLK_CMGP_USI1__BUSY,
    MUX_CLK_CMGP_USI1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_USI2__SELECT,
    MUX_CLK_CMGP_USI2__BUSY,
    MUX_CLK_CMGP_USI2__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_USI3__SELECT,
    MUX_CLK_CMGP_USI3__BUSY,
    MUX_CLK_CMGP_USI3__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CMGP_USI4__SELECT,
    MUX_CLK_CMGP_USI4__BUSY,
    MUX_CLK_CMGP_USI4__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CMGP_USI00_USI__DIVRATIO,
    DIV_CLK_CMGP_USI00_USI__BUSY,
    DIV_CLK_CMGP_USI00_USI__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CMGP_USI01_USI__DIVRATIO,
    DIV_CLK_CMGP_USI01_USI__BUSY,
    DIV_CLK_CMGP_USI01_USI__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CMGP_USI02_USI__DIVRATIO,
    DIV_CLK_CMGP_USI02_USI__BUSY,
    DIV_CLK_CMGP_USI02_USI__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CMGP_USI03_USI__DIVRATIO,
    DIV_CLK_CMGP_USI03_USI__BUSY,
    DIV_CLK_CMGP_USI03_USI__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CMGP_USI04_USI__DIVRATIO,
    DIV_CLK_CMGP_USI04_USI__BUSY,
    DIV_CLK_CMGP_USI04_USI__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CMGP_USI_I2C__DIVRATIO,
    DIV_CLK_CMGP_USI_I2C__BUSY,
    DIV_CLK_CMGP_USI_I2C__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CMGP_USI_I3C__DIVRATIO,
    DIV_CLK_CMGP_USI_I3C__BUSY,
    DIV_CLK_CMGP_USI_I3C__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK__CGVAL,
    BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK__MANUAL,
    BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK__CGVAL,
    BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK__MANUAL,
    BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__CGVAL,
    BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__MANUAL,
    BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__CGVAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__MANUAL,
    BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__CGVAL,
    BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__MANUAL,
    BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    I3C_CMGP0_QCH_P__QCH_EN,
    I3C_CMGP0_QCH_P__CLK_REQ,
    I3C_CMGP0_QCH_P__IGNORE_FORCE_PM_EN,
    I3C_CMGP0_QCH_S__QCH_EN,
    I3C_CMGP0_QCH_S__CLK_REQ,
    I3C_CMGP0_QCH_S__IGNORE_FORCE_PM_EN,
    I3C_CMGP1_QCH_P__QCH_EN,
    I3C_CMGP1_QCH_P__CLK_REQ,
    I3C_CMGP1_QCH_P__IGNORE_FORCE_PM_EN,
    I3C_CMGP1_QCH_S__QCH_EN,
    I3C_CMGP1_QCH_S__CLK_REQ,
    I3C_CMGP1_QCH_S__IGNORE_FORCE_PM_EN,
    APBIF_GPIO_CMGP_QCH__QCH_EN,
    APBIF_GPIO_CMGP_QCH__CLK_REQ,
    APBIF_GPIO_CMGP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_QCH__QCH_EN,
    CMU_CMGP_QCH__CLK_REQ,
    CMU_CMGP_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_CMGP_QCH__QCH_EN,
    D_TZPC_CMGP_QCH__CLK_REQ,
    D_TZPC_CMGP_QCH__IGNORE_FORCE_PM_EN,
    I2C_CMGP0_QCH__QCH_EN,
    I2C_CMGP0_QCH__CLK_REQ,
    I2C_CMGP0_QCH__IGNORE_FORCE_PM_EN,
    I2C_CMGP1_QCH__QCH_EN,
    I2C_CMGP1_QCH__CLK_REQ,
    I2C_CMGP1_QCH__IGNORE_FORCE_PM_EN,
    I2C_CMGP2_QCH__QCH_EN,
    I2C_CMGP2_QCH__CLK_REQ,
    I2C_CMGP2_QCH__IGNORE_FORCE_PM_EN,
    I2C_CMGP3_QCH__QCH_EN,
    I2C_CMGP3_QCH__CLK_REQ,
    I2C_CMGP3_QCH__IGNORE_FORCE_PM_EN,
    I2C_CMGP4_QCH__QCH_EN,
    I2C_CMGP4_QCH__CLK_REQ,
    I2C_CMGP4_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_ALIVE_CMGP_QCH__QCH_EN,
    SLH_AXI_MI_LP_ALIVE_CMGP_QCH__CLK_REQ,
    SLH_AXI_MI_LP_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CMGP_QCH__QCH_EN,
    SYSREG_CMGP_QCH__CLK_REQ,
    SYSREG_CMGP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CMGP2APM_QCH__QCH_EN,
    SYSREG_CMGP2APM_QCH__CLK_REQ,
    SYSREG_CMGP2APM_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CMGP2CHUB_QCH__QCH_EN,
    SYSREG_CMGP2CHUB_QCH__CLK_REQ,
    SYSREG_CMGP2CHUB_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CMGP2CP_QCH__QCH_EN,
    SYSREG_CMGP2CP_QCH__CLK_REQ,
    SYSREG_CMGP2CP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CMGP2GNSS_QCH__QCH_EN,
    SYSREG_CMGP2GNSS_QCH__CLK_REQ,
    SYSREG_CMGP2GNSS_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CMGP2PMU_AP_QCH__QCH_EN,
    SYSREG_CMGP2PMU_AP_QCH__CLK_REQ,
    SYSREG_CMGP2PMU_AP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CMGP2WLBT_QCH__QCH_EN,
    SYSREG_CMGP2WLBT_QCH__CLK_REQ,
    SYSREG_CMGP2WLBT_QCH__IGNORE_FORCE_PM_EN,
    USI_CMGP0_QCH__QCH_EN,
    USI_CMGP0_QCH__CLK_REQ,
    USI_CMGP0_QCH__IGNORE_FORCE_PM_EN,
    USI_CMGP1_QCH__QCH_EN,
    USI_CMGP1_QCH__CLK_REQ,
    USI_CMGP1_QCH__IGNORE_FORCE_PM_EN,
    USI_CMGP2_QCH__QCH_EN,
    USI_CMGP2_QCH__CLK_REQ,
    USI_CMGP2_QCH__IGNORE_FORCE_PM_EN,
    USI_CMGP3_QCH__QCH_EN,
    USI_CMGP3_QCH__CLK_REQ,
    USI_CMGP3_QCH__IGNORE_FORCE_PM_EN,
    USI_CMGP4_QCH__QCH_EN,
    USI_CMGP4_QCH__CLK_REQ,
    USI_CMGP4_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_CHUB_NOC_USER__MUX_SEL,
    MUX_CLKCMU_CHUB_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_CHUB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CHUB_RCO_USER__MUX_SEL,
    MUX_CLKCMU_CHUB_RCO_USER__MUX_BUSY,
    MUX_CLKCMU_CHUB_RCO_USER__ENABLE_AUTOMATIC_CLKGATING,

    MUX_CLK_CHUB_I2C__SELECT,
    MUX_CLK_CHUB_I2C__BUSY,
    MUX_CLK_CHUB_I2C__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_NOC__SELECT,
    MUX_CLK_CHUB_NOC__BUSY,
    MUX_CLK_CHUB_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_TIMER__SELECT,
    MUX_CLK_CHUB_TIMER__BUSY,
    MUX_CLK_CHUB_TIMER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_USI0__SELECT,
    MUX_CLK_CHUB_USI0__BUSY,
    MUX_CLK_CHUB_USI0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_USI1__SELECT,
    MUX_CLK_CHUB_USI1__BUSY,
    MUX_CLK_CHUB_USI1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_USI2__SELECT,
    MUX_CLK_CHUB_USI2__BUSY,
    MUX_CLK_CHUB_USI2__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUB_USI3__SELECT,
    MUX_CLK_CHUB_USI3__BUSY,
    MUX_CLK_CHUB_USI3__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CHUB_I2C__DIVRATIO,
    DIV_CLK_CHUB_I2C__BUSY,
    DIV_CLK_CHUB_I2C__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CHUB_NOC__DIVRATIO,
    DIV_CLK_CHUB_NOC__BUSY,
    DIV_CLK_CHUB_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CHUB_USI0__DIVRATIO,
    DIV_CLK_CHUB_USI0__BUSY,
    DIV_CLK_CHUB_USI0__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CHUB_USI1__DIVRATIO,
    DIV_CLK_CHUB_USI1__BUSY,
    DIV_CLK_CHUB_USI1__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CHUB_USI2__DIVRATIO,
    DIV_CLK_CHUB_USI2__BUSY,
    DIV_CLK_CHUB_USI2__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CHUB_USI3__DIVRATIO,
    DIV_CLK_CHUB_USI3__BUSY,
    DIV_CLK_CHUB_USI3__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__CGVAL,
    BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__MANUAL,
    BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK__CGVAL,
    BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK__MANUAL,
    BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK__CGVAL,
    BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK__MANUAL,
    BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__CGVAL,
    BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__MANUAL,
    BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK__CGVAL,
    BLK_CHUB_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK__MANUAL,
    BLK_CHUB_UID_CHUB_ALV_IPCLKPORT_PMU_CHUB_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__CGVAL,
    BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__MANUAL,
    BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_LH_AXI_MI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUB_UID_LH_AXI_MI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUB_UID_LH_AXI_MI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_LH_AXI_SI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUB_UID_LH_AXI_SI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUB_UID_LH_AXI_SI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__CGVAL,
    BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__MANUAL,
    BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_SS_CHUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUB_UID_SS_CHUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUB_UID_SS_CHUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__CGVAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__MANUAL,
    BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__CGVAL,
    BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__MANUAL,
    BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    I3C_CHUB_QCH_P__QCH_EN,
    I3C_CHUB_QCH_P__CLK_REQ,
    I3C_CHUB_QCH_P__IGNORE_FORCE_PM_EN,
    I3C_CHUB_QCH_S__QCH_EN,
    I3C_CHUB_QCH_S__CLK_REQ,
    I3C_CHUB_QCH_S__IGNORE_FORCE_PM_EN,
    APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__QCH_EN,
    APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__CLK_REQ,
    APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__IGNORE_FORCE_PM_EN,
    APBIF_GPIO_CHUB_QCH__QCH_EN,
    APBIF_GPIO_CHUB_QCH__CLK_REQ,
    APBIF_GPIO_CHUB_QCH__IGNORE_FORCE_PM_EN,
    APBIF_GPIO_CHUBEINT_QCH__QCH_EN,
    APBIF_GPIO_CHUBEINT_QCH__CLK_REQ,
    APBIF_GPIO_CHUBEINT_QCH__IGNORE_FORCE_PM_EN,
    CHUB_ALV_QCH__QCH_EN,
    CHUB_ALV_QCH__CLK_REQ,
    CHUB_ALV_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_QCH__QCH_EN,
    CMU_CHUB_QCH__CLK_REQ,
    CMU_CHUB_QCH__IGNORE_FORCE_PM_EN,
    I2C_CHUB1_QCH__QCH_EN,
    I2C_CHUB1_QCH__CLK_REQ,
    I2C_CHUB1_QCH__IGNORE_FORCE_PM_EN,
    I2C_CHUB2_QCH__QCH_EN,
    I2C_CHUB2_QCH__CLK_REQ,
    I2C_CHUB2_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_MCHUB_CHUBVTS_QCH__QCH_EN,
    LH_AXI_MI_IP_MCHUB_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_MI_IP_MCHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_SCHUB_CHUBVTS_QCH__QCH_EN,
    LH_AXI_SI_IP_SCHUB_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_SI_IP_SCHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    PWM_CHUB_QCH__QCH_EN,
    PWM_CHUB_QCH__CLK_REQ,
    PWM_CHUB_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CHUB_QCH__QCH_EN,
    SYSREG_CHUB_QCH__CLK_REQ,
    SYSREG_CHUB_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_COMBINE_CHUB2AP_QCH__QCH_EN,
    SYSREG_COMBINE_CHUB2AP_QCH__CLK_REQ,
    SYSREG_COMBINE_CHUB2AP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_COMBINE_CHUB2APM_QCH__QCH_EN,
    SYSREG_COMBINE_CHUB2APM_QCH__CLK_REQ,
    SYSREG_COMBINE_CHUB2APM_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_COMBINE_CHUB2WLBT_QCH__QCH_EN,
    SYSREG_COMBINE_CHUB2WLBT_QCH__CLK_REQ,
    SYSREG_COMBINE_CHUB2WLBT_QCH__IGNORE_FORCE_PM_EN,
    TIMER_CHUB_QCH__QCH_EN,
    TIMER_CHUB_QCH__CLK_REQ,
    TIMER_CHUB_QCH__IGNORE_FORCE_PM_EN,
    USI_CHUB0_QCH__QCH_EN,
    USI_CHUB0_QCH__CLK_REQ,
    USI_CHUB0_QCH__IGNORE_FORCE_PM_EN,
    USI_CHUB1_QCH__QCH_EN,
    USI_CHUB1_QCH__CLK_REQ,
    USI_CHUB1_QCH__IGNORE_FORCE_PM_EN,
    USI_CHUB2_QCH__QCH_EN,
    USI_CHUB2_QCH__CLK_REQ,
    USI_CHUB2_QCH__IGNORE_FORCE_PM_EN,
    USI_CHUB3_QCH__QCH_EN,
    USI_CHUB3_QCH__CLK_REQ,
    USI_CHUB3_QCH__IGNORE_FORCE_PM_EN,
    WDT_CHUB_QCH__QCH_EN,
    WDT_CHUB_QCH__CLK_REQ,
    WDT_CHUB_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_CHUBVTS_NOC_USER__MUX_SEL,
    MUX_CLKCMU_CHUBVTS_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_CHUBVTS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CHUBVTS_RCO_USER__MUX_SEL,
    MUX_CLKCMU_CHUBVTS_RCO_USER__MUX_BUSY,
    MUX_CLKCMU_CHUBVTS_RCO_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CHUBVTS_NOC__SELECT,
    MUX_CLK_CHUBVTS_NOC__BUSY,
    MUX_CLK_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CHUBVTS_NOC__DIVRATIO,
    DIV_CLK_CHUBVTS_NOC__BUSY,
    DIV_CLK_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CHUBVTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CHUBVTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_BPS_LP_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_BPS_LP_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_BPS_LP_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_LH_AXI_MI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_LH_AXI_MI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_LH_AXI_MI_IP_SCHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_LH_AXI_MI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_LH_AXI_MI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_LH_AXI_MI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_LH_AXI_SI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_LH_AXI_SI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_LH_AXI_SI_IP_MCHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_LH_AXI_SI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_LH_AXI_SI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_LH_AXI_SI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_SWEEPER_C_CHUBVTS_IPCLKPORT_ACLK__CGVAL,
    BLK_CHUBVTS_UID_SWEEPER_C_CHUBVTS_IPCLKPORT_ACLK__MANUAL,
    BLK_CHUBVTS_UID_SWEEPER_C_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__CGVAL,
    BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__MANUAL,
    BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__CGVAL,
    BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__MANUAL,
    BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__CGVAL,
    BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__MANUAL,
    BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL,
    BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL,
    BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BAAW_CHUB_QCH__QCH_EN,
    BAAW_CHUB_QCH__CLK_REQ,
    BAAW_CHUB_QCH__IGNORE_FORCE_PM_EN,
    BAAW_VTS_QCH__QCH_EN,
    BAAW_VTS_QCH__CLK_REQ,
    BAAW_VTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_CHUBVTS_QCH__QCH_EN,
    D_TZPC_CHUBVTS_QCH__CLK_REQ,
    D_TZPC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    ECU_CHUBVTS_QCH__QCH_EN,
    ECU_CHUBVTS_QCH__CLK_REQ,
    ECU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_SCHUB_CHUBVTS_QCH__QCH_EN,
    LH_AXI_MI_IP_SCHUB_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_MI_IP_SCHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_SVTS_CHUBVTS_QCH__QCH_EN,
    LH_AXI_MI_IP_SVTS_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_MI_IP_SVTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_MCHUB_CHUBVTS_QCH__QCH_EN,
    LH_AXI_SI_IP_MCHUB_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_SI_IP_MCHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_MVTS_CHUBVTS_QCH__QCH_EN,
    LH_AXI_SI_IP_MVTS_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_SI_IP_MVTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_VTS_CHUB_QCH__QCH_EN,
    MAILBOX_VTS_CHUB_QCH__CLK_REQ,
    MAILBOX_VTS_CHUB_QCH__IGNORE_FORCE_PM_EN,
    S2PC_CHUBVTS_QCH__QCH_EN,
    S2PC_CHUBVTS_QCH__CLK_REQ,
    S2PC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__QCH_EN,
    SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__CLK_REQ,
    SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__QCH_EN,
    SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__CLK_REQ,
    SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SWEEPER_C_CHUBVTS_QCH__QCH_EN,
    SWEEPER_C_CHUBVTS_QCH__CLK_REQ,
    SWEEPER_C_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CHUBVTS_QCH__QCH_EN,
    SYSREG_CHUBVTS_QCH__CLK_REQ,
    SYSREG_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_CHUBVTS_QCH__QCH_EN,
    VGEN_LITE_CHUBVTS_QCH__CLK_REQ,
    VGEN_LITE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CHUB_RTC_QCH__QCH_EN,
    CHUB_RTC_QCH__CLK_REQ,
    CHUB_RTC_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_AUD_DMIC_BUS_USER__MUX_SEL,
    MUX_CLKCMU_AUD_DMIC_BUS_USER__MUX_BUSY,
    MUX_CLKCMU_AUD_DMIC_BUS_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_VTS_NOC_USER__MUX_SEL,
    MUX_CLKCMU_VTS_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_VTS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_VTS_RCO_USER__MUX_SEL,
    MUX_CLKCMU_VTS_RCO_USER__MUX_BUSY,
    MUX_CLKCMU_VTS_RCO_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_VTS_DMIC_AUD__SELECT,
    MUX_CLK_VTS_DMIC_AUD__BUSY,
    MUX_CLK_VTS_DMIC_AUD__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_VTS_NOC__SELECT,
    MUX_CLK_VTS_NOC__BUSY,
    MUX_CLK_VTS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_VTS_DMIC_AUD__DIVRATIO,
    DIV_CLK_VTS_DMIC_AUD__BUSY,
    DIV_CLK_VTS_DMIC_AUD__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_VTS_DMIC_IF__DIVRATIO,
    DIV_CLK_VTS_DMIC_IF__BUSY,
    DIV_CLK_VTS_DMIC_IF__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_VTS_DMIC_IF_DIV2__DIVRATIO,
    DIV_CLK_VTS_DMIC_IF_DIV2__BUSY,
    DIV_CLK_VTS_DMIC_IF_DIV2__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_VTS_NOC__DIVRATIO,
    DIV_CLK_VTS_NOC__BUSY,
    DIV_CLK_VTS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_VTS_SERIAL_LIF__DIVRATIO,
    DIV_CLK_VTS_SERIAL_LIF__BUSY,
    DIV_CLK_VTS_SERIAL_LIF__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_VTS_SERIAL_LIF_CORE__DIVRATIO,
    DIV_CLK_VTS_SERIAL_LIF_CORE__BUSY,
    DIV_CLK_VTS_SERIAL_LIF_CORE__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__CGVAL,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__MANUAL,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__CGVAL,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__MANUAL,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__CGVAL,
    BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__MANUAL,
    BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0__CGVAL,
    BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0__MANUAL,
    BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__CGVAL,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__MANUAL,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__CGVAL,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__MANUAL,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK__CGVAL,
    BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK__MANUAL,
    BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK__CGVAL,
    BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK__MANUAL,
    BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK__CGVAL,
    BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK__MANUAL,
    BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK__CGVAL,
    BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK__MANUAL,
    BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK__CGVAL,
    BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK__MANUAL,
    BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK__CGVAL,
    BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK__MANUAL,
    BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS__CGVAL,
    BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS__MANUAL,
    BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK__CGVAL,
    BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK__MANUAL,
    BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS__CGVAL,
    BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS__MANUAL,
    BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_LH_AXI_MI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_VTS_UID_LH_AXI_MI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_VTS_UID_LH_AXI_MI_IP_MVTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_LH_AXI_SI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    BLK_VTS_UID_LH_AXI_SI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    BLK_VTS_UID_LH_AXI_SI_IP_SVTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK__CGVAL,
    BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK__MANUAL,
    BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__CGVAL,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__MANUAL,
    BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__CGVAL,
    BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__MANUAL,
    BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK__CGVAL,
    BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK__MANUAL,
    BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK__CGVAL,
    BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK__MANUAL,
    BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL,
    BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK__CGVAL,
    BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK__MANUAL,
    BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_QCH__QCH_EN,
    CMU_VTS_QCH__CLK_REQ,
    CMU_VTS_QCH__IGNORE_FORCE_PM_EN,
    DMIC_AHB0_QCH_PCLK__QCH_EN,
    DMIC_AHB0_QCH_PCLK__CLK_REQ,
    DMIC_AHB0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    DMIC_AHB2_QCH_PCLK__QCH_EN,
    DMIC_AHB2_QCH_PCLK__CLK_REQ,
    DMIC_AHB2_QCH_PCLK__IGNORE_FORCE_PM_EN,
    DMIC_IF0_QCH_PCLK__QCH_EN,
    DMIC_IF0_QCH_PCLK__CLK_REQ,
    DMIC_IF0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    DMIC_IF1_QCH_PCLK__QCH_EN,
    DMIC_IF1_QCH_PCLK__CLK_REQ,
    DMIC_IF1_QCH_PCLK__IGNORE_FORCE_PM_EN,
    GPIO_VTS_QCH__QCH_EN,
    GPIO_VTS_QCH__CLK_REQ,
    GPIO_VTS_QCH__IGNORE_FORCE_PM_EN,
    HWACG_SYS_DMIC0_QCH__QCH_EN,
    HWACG_SYS_DMIC0_QCH__CLK_REQ,
    HWACG_SYS_DMIC0_QCH__IGNORE_FORCE_PM_EN,
    HWACG_SYS_DMIC2_QCH__QCH_EN,
    HWACG_SYS_DMIC2_QCH__CLK_REQ,
    HWACG_SYS_DMIC2_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_MVTS_CHUBVTS_QCH__QCH_EN,
    LH_AXI_MI_IP_MVTS_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_MI_IP_MVTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_SVTS_CHUBVTS_QCH__QCH_EN,
    LH_AXI_SI_IP_SVTS_CHUBVTS_QCH__CLK_REQ,
    LH_AXI_SI_IP_SVTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_ABOX_VTS_QCH__QCH_EN,
    MAILBOX_ABOX_VTS_QCH__CLK_REQ,
    MAILBOX_ABOX_VTS_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AP_VTS_QCH__QCH_EN,
    MAILBOX_AP_VTS_QCH__CLK_REQ,
    MAILBOX_AP_VTS_QCH__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_DEBUG_QCH_ACLK__QCH_EN,
    SERIAL_LIF_DEBUG_QCH_ACLK__CLK_REQ,
    SERIAL_LIF_DEBUG_QCH_ACLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_DEBUG_QCH_PCLK__QCH_EN,
    SERIAL_LIF_DEBUG_QCH_PCLK__CLK_REQ,
    SERIAL_LIF_DEBUG_QCH_PCLK__IGNORE_FORCE_PM_EN,
    SYSREG_VTS_QCH__QCH_EN,
    SYSREG_VTS_QCH__CLK_REQ,
    SYSREG_VTS_QCH__IGNORE_FORCE_PM_EN,
    TIMER_VTS_QCH__QCH_EN,
    TIMER_VTS_QCH__CLK_REQ,
    TIMER_VTS_QCH__IGNORE_FORCE_PM_EN,
    WDT_VTS_QCH__QCH_EN,
    WDT_VTS_QCH__CLK_REQ,
    WDT_VTS_QCH__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_DEBUG_QCH_RX_BCLK__QCH_EN,
    SERIAL_LIF_DEBUG_QCH_RX_BCLK__CLK_REQ,
    SERIAL_LIF_DEBUG_QCH_RX_BCLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_DEBUG_QCH_TX_BCLK__QCH_EN,
    SERIAL_LIF_DEBUG_QCH_TX_BCLK__CLK_REQ,
    SERIAL_LIF_DEBUG_QCH_TX_BCLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_DEBUG_QCH_CCLK__QCH_EN,
    SERIAL_LIF_DEBUG_QCH_CCLK__CLK_REQ,
    SERIAL_LIF_DEBUG_QCH_CCLK__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_DBGCORE_USER__MUX_SEL,
    MUX_CLKCMU_DBGCORE_USER__MUX_BUSY,
    MUX_CLKCMU_DBGCORE_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_DBGCORE_NOC__SELECT,
    MUX_CLK_DBGCORE_NOC__BUSY,
    MUX_CLK_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_DBGCORE_NOC_DIV__DIVRATIO,
    DIV_CLK_DBGCORE_NOC_DIV__BUSY,
    DIV_CLK_DBGCORE_NOC_DIV__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK__CGVAL,
    BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK__MANUAL,
    BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK__CGVAL,
    BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK__MANUAL,
    BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__CGVAL,
    BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__MANUAL,
    BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__CGVAL,
    BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__MANUAL,
    BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__CGVAL,
    BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__MANUAL,
    BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__CGVAL,
    BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__MANUAL,
    BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__CGVAL,
    BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__MANUAL,
    BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__CGVAL,
    BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__MANUAL,
    BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__CGVAL,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__MANUAL,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK__CGVAL,
    BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK__MANUAL,
    BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK__CGVAL,
    BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK__MANUAL,
    BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__CGVAL,
    BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__MANUAL,
    BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__CGVAL,
    BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__MANUAL,
    BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV_IPCLKPORT_CLK__CGVAL,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV_IPCLKPORT_CLK__MANUAL,
    BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_DIV_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    APBIF_CSSYS_ALIVE_QCH__QCH_EN,
    APBIF_CSSYS_ALIVE_QCH__CLK_REQ,
    APBIF_CSSYS_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    MDIS_DBGCORE_QCH_OSC__QCH_EN,
    MDIS_DBGCORE_QCH_OSC__CLK_REQ,
    MDIS_DBGCORE_QCH_OSC__IGNORE_FORCE_PM_EN,
    APBIF_S2D_DBGCORE_QCH__QCH_EN,
    APBIF_S2D_DBGCORE_QCH__CLK_REQ,
    APBIF_S2D_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_QCH__QCH_EN,
    CMU_DBGCORE_QCH__CLK_REQ,
    CMU_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_DBGCORE_QCH__QCH_EN,
    D_TZPC_DBGCORE_QCH__CLK_REQ,
    D_TZPC_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    GREBEINTEGRATION_DBGCORE_QCH_S_DBG__QCH_EN,
    GREBEINTEGRATION_DBGCORE_QCH_S_DBG__CLK_REQ,
    GREBEINTEGRATION_DBGCORE_QCH_S_DBG__IGNORE_FORCE_PM_EN,
    GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__QCH_EN,
    GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__CLK_REQ,
    GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_ALIVE_QCH__QCH_EN,
    LH_AXI_MI_IP_ALIVE_QCH__CLK_REQ,
    LH_AXI_MI_IP_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__QCH_EN,
    LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__CLK_REQ,
    LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__QCH_EN,
    LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__CLK_REQ,
    LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__QCH_EN,
    LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__CLK_REQ,
    LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    MDIS_DBGCORE_QCH__QCH_EN,
    MDIS_DBGCORE_QCH__CLK_REQ,
    MDIS_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_DBGCORE_GREBE_QCH__QCH_EN,
    RSTNSYNC_CLK_DBGCORE_GREBE_QCH__CLK_REQ,
    RSTNSYNC_CLK_DBGCORE_GREBE_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_DBGCORE_QCH__QCH_EN,
    SYSREG_DBGCORE_QCH__CLK_REQ,
    SYSREG_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_DBGCORE_CORE_QCH__QCH_EN,
    SYSREG_DBGCORE_CORE_QCH__CLK_REQ,
    SYSREG_DBGCORE_CORE_QCH__IGNORE_FORCE_PM_EN,
    WDT_DBGCORE_QCH__QCH_EN,
    WDT_DBGCORE_QCH__CLK_REQ,
    WDT_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__QCH_EN,
    LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__CLK_REQ,
    LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__QCH_EN,
    LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__CLK_REQ,
    LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__QCH_EN,
    SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__CLK_REQ,
    SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_QCH__QCH_EN,
    SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_QCH__CLK_REQ,
    SLH_AXI_SI_G_SCAN2DRAMMIF_ALIVE_MIF1_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_DPU_DSIM_USER__MUX_SEL,
    MUX_CLKCMU_DPU_DSIM_USER__MUX_BUSY,
    MUX_CLKCMU_DPU_DSIM_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DPU_NOC_USER__MUX_SEL,
    MUX_CLKCMU_DPU_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_DPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_DPU_NOCP__DIVRATIO,
    DIV_CLK_DPU_NOCP__BUSY,
    DIV_CLK_DPU_NOCP__ENABLE_AUTOMATIC_CLKGATING,

    BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK__CGVAL,
    BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK__MANUAL,
    BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM__CGVAL,
    BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM__MANUAL,
    BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV__CGVAL,
    BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV__MANUAL,
    BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON__CGVAL,
    BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON__MANUAL,
    BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA__CGVAL,
    BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA__MANUAL,
    BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP__CGVAL,
    BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP__MANUAL,
    BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK__CGVAL,
    BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK__MANUAL,
    BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK__CGVAL,
    BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK__MANUAL,
    BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_SYSMMU_S0_DPU_IPCLKPORT_CLK__CGVAL,
    BLK_DPU_UID_SYSMMU_S0_DPU_IPCLKPORT_CLK__MANUAL,
    BLK_DPU_UID_SYSMMU_S0_DPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_SYSMMU_S0_PMMU0_DPU_IPCLKPORT_CLK__CGVAL,
    BLK_DPU_UID_SYSMMU_S0_PMMU0_DPU_IPCLKPORT_CLK__MANUAL,
    BLK_DPU_UID_SYSMMU_S0_PMMU0_DPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_SYSMMU_S0_PMMU1_DPU_IPCLKPORT_CLK__CGVAL,
    BLK_DPU_UID_SYSMMU_S0_PMMU1_DPU_IPCLKPORT_CLK__MANUAL,
    BLK_DPU_UID_SYSMMU_S0_PMMU1_DPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_XIU_MMU_DPU_IPCLKPORT_ACLK__CGVAL,
    BLK_DPU_UID_XIU_MMU_DPU_IPCLKPORT_ACLK__MANUAL,
    BLK_DPU_UID_XIU_MMU_DPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK__CGVAL,
    BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK__MANUAL,
    BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK__CGVAL,
    BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK__MANUAL,
    BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK__CGVAL,
    BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK__MANUAL,
    BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK__CGVAL,
    BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK__MANUAL,
    BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK__CGVAL,
    BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK__MANUAL,
    BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK__CGVAL,
    BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK__MANUAL,
    BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0__CGVAL,
    BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0__MANUAL,
    BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    DPU_QCH_DPU_DSIM0__QCH_EN,
    DPU_QCH_DPU_DSIM0__CLK_REQ,
    DPU_QCH_DPU_DSIM0__IGNORE_FORCE_PM_EN,
    DPU_QCH_DPU__QCH_EN,
    DPU_QCH_DPU__CLK_REQ,
    DPU_QCH_DPU__IGNORE_FORCE_PM_EN,
    DPU_QCH_DPU_C2SERV__QCH_EN,
    DPU_QCH_DPU_C2SERV__CLK_REQ,
    DPU_QCH_DPU_C2SERV__IGNORE_FORCE_PM_EN,
    DPU_QCH_DPU_DMA__QCH_EN,
    DPU_QCH_DPU_DMA__CLK_REQ,
    DPU_QCH_DPU_DMA__IGNORE_FORCE_PM_EN,
    DPU_QCH_DPU_DPP__QCH_EN,
    DPU_QCH_DPU_DPP__CLK_REQ,
    DPU_QCH_DPU_DPP__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D0_DPU_QCH__QCH_EN,
    LH_AXI_SI_D0_DPU_QCH__CLK_REQ,
    LH_AXI_SI_D0_DPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D1_DPU_QCH__QCH_EN,
    LH_AXI_SI_D1_DPU_QCH__CLK_REQ,
    LH_AXI_SI_D1_DPU_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_DPU_QCH_S0__QCH_EN,
    SYSMMU_S0_DPU_QCH_S0__CLK_REQ,
    SYSMMU_S0_DPU_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_DPU_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_DPU_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_DPU_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU1_DPU_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU1_DPU_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU1_DPU_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_DPU_QCH__QCH_EN,
    CMU_DPU_QCH__CLK_REQ,
    CMU_DPU_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_DPU_QCH__QCH_EN,
    D_TZPC_DPU_QCH__CLK_REQ,
    D_TZPC_DPU_QCH__IGNORE_FORCE_PM_EN,
    ECU_DPU_QCH__QCH_EN,
    ECU_DPU_QCH__CLK_REQ,
    ECU_DPU_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D0_DPU_QCH__QCH_EN,
    PPMU_D0_DPU_QCH__CLK_REQ,
    PPMU_D0_DPU_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_DPU_QCH__QCH_EN,
    PPMU_D1_DPU_QCH__CLK_REQ,
    PPMU_D1_DPU_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_DPU_QCH__QCH_EN,
    SLH_AXI_MI_P_DPU_QCH__CLK_REQ,
    SLH_AXI_MI_P_DPU_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_DPU_QCH__QCH_EN,
    SYSREG_DPU_QCH__CLK_REQ,
    SYSREG_DPU_QCH__IGNORE_FORCE_PM_EN,
    DPU_QCH_DPU_OSDDSIM0__QCH_EN,
    DPU_QCH_DPU_OSDDSIM0__CLK_REQ,
    DPU_QCH_DPU_OSDDSIM0__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_GNPU0_NOC_USER__MUX_SEL,
    MUX_CLKCMU_GNPU0_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_GNPU0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_GNPU0_XMAA_USER__MUX_SEL,
    MUX_CLKCMU_GNPU0_XMAA_USER__MUX_BUSY,
    MUX_CLKCMU_GNPU0_XMAA_USER__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_GNPU0_NOCP__DIVRATIO,
    DIV_CLK_GNPU0_NOCP__BUSY,
    DIV_CLK_GNPU0_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_HTU_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_HTU_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__CGVAL,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__MANUAL,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_CMU_GNPU0_IPCLKPORT_PCLK__CGVAL,
    BLK_GNPU0_UID_CMU_GNPU0_IPCLKPORT_PCLK__MANUAL,
    BLK_GNPU0_UID_CMU_GNPU0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_D_TZPC_GNPU0_IPCLKPORT_PCLK__CGVAL,
    BLK_GNPU0_UID_D_TZPC_GNPU0_IPCLKPORT_PCLK__MANUAL,
    BLK_GNPU0_UID_D_TZPC_GNPU0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_PCLK__CGVAL,
    BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_PCLK__MANUAL,
    BLK_GNPU0_UID_HTU_GNPU0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_SYSREG_GNPU0_IPCLKPORT_PCLK__CGVAL,
    BLK_GNPU0_UID_SYSREG_GNPU0_IPCLKPORT_PCLK__MANUAL,
    BLK_GNPU0_UID_SYSREG_GNPU0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__CGVAL,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__MANUAL,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA0_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA0_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__CGVAL,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__MANUAL,
    BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA1_IPCLKPORT_CLK__CGVAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA1_IPCLKPORT_CLK__MANUAL,
    BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU0_XMAA1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_GNPU0_UID_BLK_GNPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_GNPU0_UID_BLK_GNPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_GNPU0_UID_BLK_GNPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    HTU_GNPU0_QCH_CLK__QCH_EN,
    HTU_GNPU0_QCH_CLK__CLK_REQ,
    HTU_GNPU0_QCH_CLK__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWR0_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWR1_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMWR2_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_CTRL_DNC_GNPU0_QCH__QCH_EN,
    LH_AXI_MI_LD_CTRL_DNC_GNPU0_QCH__CLK_REQ,
    LH_AXI_MI_LD_CTRL_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_CTRL_GNPU0_DNC_QCH__QCH_EN,
    LH_AXI_SI_LD_CTRL_GNPU0_DNC_QCH__CLK_REQ,
    LH_AXI_SI_LD_CTRL_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_DRAM_GNPU0_DNC_QCH__QCH_EN,
    LH_AXI_SI_LD_DRAM_GNPU0_DNC_QCH__CLK_REQ,
    LH_AXI_SI_LD_DRAM_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU0_QCH__QCH_EN,
    CMU_GNPU0_QCH__CLK_REQ,
    CMU_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_GNPU0_QCH__QCH_EN,
    D_TZPC_GNPU0_QCH__CLK_REQ,
    D_TZPC_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    HTU_GNPU0_QCH_PCLK__QCH_EN,
    HTU_GNPU0_QCH_PCLK__CLK_REQ,
    HTU_GNPU0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_DNC_GNPU0_QCH__QCH_EN,
    SLH_AXI_MI_LP_DNC_GNPU0_QCH__CLK_REQ,
    SLH_AXI_MI_LP_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_GNPU0_QCH__QCH_EN,
    SYSREG_GNPU0_QCH__CLK_REQ,
    SYSREG_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    IP_NPUCORE_QCH_CORE__QCH_EN,
    IP_NPUCORE_QCH_CORE__CLK_REQ,
    IP_NPUCORE_QCH_CORE__IGNORE_FORCE_PM_EN,
    MUC_CLKCMU_SDMA_NOC_USER__MUX_SEL,
    MUC_CLKCMU_SDMA_NOC_USER__MUX_BUSY,
    MUC_CLKCMU_SDMA_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_SDMA_NOCP__DIVRATIO,
    DIV_CLK_SDMA_NOCP__BUSY,
    DIV_CLK_SDMA_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AXI_SI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AXI_SI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AXI_SI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_LH_AXI_SI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_LH_AXI_SI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_LH_AXI_SI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__CGVAL,
    BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__MANUAL,
    BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__CGVAL,
    BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__MANUAL,
    BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__CGVAL,
    BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__MANUAL,
    BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    IP_SDMA_WRAP_QCH__QCH_EN,
    IP_SDMA_WRAP_QCH__CLK_REQ,
    IP_SDMA_WRAP_QCH__IGNORE_FORCE_PM_EN,
    IP_SDMA_WRAP_QCH_2__QCH_EN,
    IP_SDMA_WRAP_QCH_2__CLK_REQ,
    IP_SDMA_WRAP_QCH_2__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ0_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ1_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ2_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ3_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ4_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMRDREQ5_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWR0_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWR1_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_QCH__QCH_EN,
    LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_QCH__CLK_REQ,
    LH_AST_MI_LD_SRAMWR2_GNPU0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP1_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP2_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP3_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP4_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH__QCH_EN,
    LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH__CLK_REQ,
    LH_AST_SI_LD_SRAMRDRSP5_SDMA_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__QCH_EN,
    LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__CLK_REQ,
    LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH__QCH_EN,
    LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH__CLK_REQ,
    LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_MMU0_SDMA_DNC_QCH__QCH_EN,
    LH_AXI_SI_LD_MMU0_SDMA_DNC_QCH__CLK_REQ,
    LH_AXI_SI_LD_MMU0_SDMA_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_MMU1_SDMA_DNC_QCH__QCH_EN,
    LH_AXI_SI_LD_MMU1_SDMA_DNC_QCH__CLK_REQ,
    LH_AXI_SI_LD_MMU1_SDMA_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_QCH__QCH_EN,
    CMU_SDMA_QCH__CLK_REQ,
    CMU_SDMA_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_SDMA_QCH__QCH_EN,
    D_TZPC_SDMA_QCH__CLK_REQ,
    D_TZPC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_DNC_SDMA_QCH__QCH_EN,
    SLH_AXI_MI_LP_DNC_SDMA_QCH__CLK_REQ,
    SLH_AXI_MI_LP_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_SDMA_QCH__QCH_EN,
    SYSREG_SDMA_QCH__CLK_REQ,
    SYSREG_SDMA_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_DNC_HTU_USER__MUX_SEL,
    MUX_CLKCMU_DNC_HTU_USER__MUX_BUSY,
    MUX_CLKCMU_DNC_HTU_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_DNC_NOC_USER__MUX_SEL,
    MUX_CLKCMU_DNC_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_DNC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_DNC_NOCP__DIVRATIO,
    DIV_CLK_DNC_NOCP__BUSY,
    DIV_CLK_DNC_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_HTU_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_HTU_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM__CGVAL,
    BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM__MANUAL,
    BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_AS_APB_VGEN_D_DNC_IPCLKPORT_PCLKM__CGVAL,
    BLK_DNC_UID_AS_APB_VGEN_D_DNC_IPCLKPORT_PCLKM__MANUAL,
    BLK_DNC_UID_AS_APB_VGEN_D_DNC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__CGVAL,
    BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__MANUAL,
    BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_LD_MMU0_SDMA_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_MI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_MI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_MI_LD_MMU1_SDMA_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_SI_D0_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_SI_D0_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_SI_D0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_SI_D1_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_SI_D1_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_SI_D1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_ACLK__CGVAL,
    BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_ACLK__MANUAL,
    BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_ACLK__CGVAL,
    BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_ACLK__MANUAL,
    BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_ACLK__CGVAL,
    BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_ACLK__MANUAL,
    BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_VGEN_D_DNC_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_VGEN_D_DNC_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_VGEN_D_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_VGEN_LITE_D_DNC_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_VGEN_LITE_D_DNC_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_VGEN_LITE_D_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK__CGVAL,
    BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK__MANUAL,
    BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_XIU_MMU_DNC_IPCLKPORT_ACLK__CGVAL,
    BLK_DNC_UID_XIU_MMU_DNC_IPCLKPORT_ACLK__MANUAL,
    BLK_DNC_UID_XIU_MMU_DNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__CGVAL,
    BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__MANUAL,
    BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__CGVAL,
    BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__MANUAL,
    BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK__CGVAL,
    BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK__MANUAL,
    BLK_DNC_UID_HTU_DNC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_PCLK__CGVAL,
    BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_PCLK__MANUAL,
    BLK_DNC_UID_PPMU_D_DNC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_PCLK__CGVAL,
    BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_PCLK__MANUAL,
    BLK_DNC_UID_PPMU_D_DNC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_PCLK__CGVAL,
    BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_PCLK__MANUAL,
    BLK_DNC_UID_PPMU_D_IPDNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__CGVAL,
    BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__MANUAL,
    BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__CGVAL,
    BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__MANUAL,
    BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    HTU_DNC_QCH_CLK__QCH_EN,
    HTU_DNC_QCH_CLK__CLK_REQ,
    HTU_DNC_QCH_CLK__IGNORE_FORCE_PM_EN,
    IP_DNC_QCH__QCH_EN,
    IP_DNC_QCH__CLK_REQ,
    IP_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_IPDNC_DNC_QCH__QCH_EN,
    LH_AXI_MI_ID_IPDNC_DNC_QCH__CLK_REQ,
    LH_AXI_MI_ID_IPDNC_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__QCH_EN,
    LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__CLK_REQ,
    LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__QCH_EN,
    LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__CLK_REQ,
    LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_MMU0_SDMA_DNC_QCH__QCH_EN,
    LH_AXI_MI_LD_MMU0_SDMA_DNC_QCH__CLK_REQ,
    LH_AXI_MI_LD_MMU0_SDMA_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_MMU1_SDMA_DNC_QCH__QCH_EN,
    LH_AXI_MI_LD_MMU1_SDMA_DNC_QCH__CLK_REQ,
    LH_AXI_MI_LD_MMU1_SDMA_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D0_DNC_QCH__QCH_EN,
    LH_AXI_SI_D0_DNC_QCH__CLK_REQ,
    LH_AXI_SI_D0_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D1_DNC_QCH__QCH_EN,
    LH_AXI_SI_D1_DNC_QCH__CLK_REQ,
    LH_AXI_SI_D1_DNC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__QCH_EN,
    LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__CLK_REQ,
    LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__QCH_EN,
    LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__CLK_REQ,
    LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH__QCH_EN,
    LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH__CLK_REQ,
    LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_DNC_QCH_S0__QCH_EN,
    SYSMMU_S0_DNC_QCH_S0__CLK_REQ,
    SYSMMU_S0_DNC_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_DNC_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_DNC_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_DNC_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU1_DNC_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU1_DNC_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU1_DNC_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S1_DNC_QCH_S0__QCH_EN,
    SYSMMU_S1_DNC_QCH_S0__CLK_REQ,
    SYSMMU_S1_DNC_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S1_PMMU0_DNC_QCH_S0__QCH_EN,
    SYSMMU_S1_PMMU0_DNC_QCH_S0__CLK_REQ,
    SYSMMU_S1_PMMU0_DNC_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_D_DNC_QCH__QCH_EN,
    VGEN_D_DNC_QCH__CLK_REQ,
    VGEN_D_DNC_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D_DNC_QCH__QCH_EN,
    VGEN_LITE_D_DNC_QCH__CLK_REQ,
    VGEN_LITE_D_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_QCH__QCH_EN,
    CMU_DNC_QCH__CLK_REQ,
    CMU_DNC_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_DNC_QCH__QCH_EN,
    D_TZPC_DNC_QCH__CLK_REQ,
    D_TZPC_DNC_QCH__IGNORE_FORCE_PM_EN,
    HTU_DNC_QCH_PCLK__QCH_EN,
    HTU_DNC_QCH_PCLK__CLK_REQ,
    HTU_DNC_QCH_PCLK__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_IPDNC_DNC_QCH__QCH_EN,
    LH_AXI_SI_ID_IPDNC_DNC_QCH__CLK_REQ,
    LH_AXI_SI_ID_IPDNC_DNC_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D_DNC0_QCH__QCH_EN,
    PPMU_D_DNC0_QCH__CLK_REQ,
    PPMU_D_DNC0_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D_DNC1_QCH__QCH_EN,
    PPMU_D_DNC1_QCH__CLK_REQ,
    PPMU_D_DNC1_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D_IPDNC_QCH__QCH_EN,
    PPMU_D_IPDNC_QCH__CLK_REQ,
    PPMU_D_IPDNC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_DNC_QCH__QCH_EN,
    SLH_AXI_MI_P_DNC_QCH__CLK_REQ,
    SLH_AXI_MI_P_DNC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_DNC_GNPU0_QCH__QCH_EN,
    SLH_AXI_SI_LP_DNC_GNPU0_QCH__CLK_REQ,
    SLH_AXI_SI_LP_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_LP_DNC_SDMA_QCH__QCH_EN,
    SLH_AXI_SI_LP_DNC_SDMA_QCH__CLK_REQ,
    SLH_AXI_SI_LP_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_DNC_QCH__QCH_EN,
    SYSREG_DNC_QCH__CLK_REQ,
    SYSREG_DNC_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_PSP_NOC_USER__MUX_SEL,
    MUX_CLKCMU_PSP_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_PSP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PSP_NOCP__DIVRATIO,
    DIV_CLK_PSP_NOCP__BUSY,
    DIV_CLK_PSP_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_AD_APB_S2MPU_PSP_IPCLKPORT_PCLKM__CGVAL,
    BLK_PSP_UID_AD_APB_S2MPU_PSP_IPCLKPORT_PCLKM__MANUAL,
    BLK_PSP_UID_AD_APB_S2MPU_PSP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_AD_APB_VGEN_LITE_PSP_IPCLKPORT_PCLKM__CGVAL,
    BLK_PSP_UID_AD_APB_VGEN_LITE_PSP_IPCLKPORT_PCLKM__MANUAL,
    BLK_PSP_UID_AD_APB_VGEN_LITE_PSP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_LH_AXI_MI_ID_PSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_PSP_UID_LH_AXI_MI_ID_PSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_PSP_UID_LH_AXI_MI_ID_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_LH_AXI_SI_D_PSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_PSP_UID_LH_AXI_SI_D_PSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_PSP_UID_LH_AXI_SI_D_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK__CGVAL,
    BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK__MANUAL,
    BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_FCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__CGVAL,
    BLK_PSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__MANUAL,
    BLK_PSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_PPMU_PSP_IPCLKPORT_ACLK__CGVAL,
    BLK_PSP_UID_PPMU_PSP_IPCLKPORT_ACLK__MANUAL,
    BLK_PSP_UID_PPMU_PSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_CPU_IPCLKPORT_CLK__CGVAL,
    BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_CPU_IPCLKPORT_CLK__MANUAL,
    BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_CPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_PUF_IPCLKPORT_CLK__CGVAL,
    BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_PUF_IPCLKPORT_CLK__MANUAL,
    BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_PUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_RTIC_IPCLKPORT_I_ACLK__CGVAL,
    BLK_PSP_UID_RTIC_IPCLKPORT_I_ACLK__MANUAL,
    BLK_PSP_UID_RTIC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_S2MPU_S0_PMMU0_PSP_IPCLKPORT_CLK__CGVAL,
    BLK_PSP_UID_S2MPU_S0_PMMU0_PSP_IPCLKPORT_CLK__MANUAL,
    BLK_PSP_UID_S2MPU_S0_PMMU0_PSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_S2MPU_S0_PSP_IPCLKPORT_CLK__CGVAL,
    BLK_PSP_UID_S2MPU_S0_PSP_IPCLKPORT_CLK__MANUAL,
    BLK_PSP_UID_S2MPU_S0_PSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK__CGVAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK__MANUAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_AHB_DP_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK__CGVAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK__MANUAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_BAAW_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__CGVAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__MANUAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK__CGVAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK__MANUAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_DAP_ASYNC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_DS_ACLK__CGVAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_DS_ACLK__MANUAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_DS_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK__CGVAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK__MANUAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_LH_D_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK__CGVAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK__MANUAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_LH_P_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK__CGVAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK__MANUAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_MAILBOX_AP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK__CGVAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK__MANUAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_MAILBOX_CP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__CGVAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__MANUAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK__CGVAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK__MANUAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_PSP_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK__CGVAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK__MANUAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_PSP_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK__CGVAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK__MANUAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_SYSREG_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK__CGVAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK__MANUAL,
    BLK_PSP_UID_SS_PSP_IPCLKPORT_XIU_P_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_VGEN_LITE_PSP_IPCLKPORT_CLK__CGVAL,
    BLK_PSP_UID_VGEN_LITE_PSP_IPCLKPORT_CLK__MANUAL,
    BLK_PSP_UID_VGEN_LITE_PSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_XIU_D_PSP_BLK_IPCLKPORT_ACLK__CGVAL,
    BLK_PSP_UID_XIU_D_PSP_BLK_IPCLKPORT_ACLK__MANUAL,
    BLK_PSP_UID_XIU_D_PSP_BLK_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_XIU_MMU_PSP_IPCLKPORT_ACLK__CGVAL,
    BLK_PSP_UID_XIU_MMU_PSP_IPCLKPORT_ACLK__MANUAL,
    BLK_PSP_UID_XIU_MMU_PSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_CMU_PSP_IPCLKPORT_PCLK__CGVAL,
    BLK_PSP_UID_CMU_PSP_IPCLKPORT_PCLK__MANUAL,
    BLK_PSP_UID_CMU_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_D_TZPC_PSP_IPCLKPORT_PCLK__CGVAL,
    BLK_PSP_UID_D_TZPC_PSP_IPCLKPORT_PCLK__MANUAL,
    BLK_PSP_UID_D_TZPC_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_LH_AXI_SI_IP_PSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_PSP_UID_LH_AXI_SI_IP_PSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_PSP_UID_LH_AXI_SI_IP_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_PPMU_PSP_IPCLKPORT_PCLK__CGVAL,
    BLK_PSP_UID_PPMU_PSP_IPCLKPORT_PCLK__MANUAL,
    BLK_PSP_UID_PPMU_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_RTIC_IPCLKPORT_I_PCLK__CGVAL,
    BLK_PSP_UID_RTIC_IPCLKPORT_I_PCLK__MANUAL,
    BLK_PSP_UID_RTIC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SLH_AXI_MI_P_PSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_PSP_UID_SLH_AXI_MI_P_PSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_PSP_UID_SLH_AXI_MI_P_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_SYSREG_PSP_BLK_IPCLKPORT_PCLK__CGVAL,
    BLK_PSP_UID_SYSREG_PSP_BLK_IPCLKPORT_PCLK__MANUAL,
    BLK_PSP_UID_SYSREG_PSP_BLK_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_BLK_PSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_PSP_UID_BLK_PSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_PSP_UID_BLK_PSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK__CGVAL,
    BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK__MANUAL,
    BLK_PSP_UID_OTP_DESERIAL_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_RSTNSYNC_FREE_OSCCLK_PSP_IPCLKPORT_CLK__CGVAL,
    BLK_PSP_UID_RSTNSYNC_FREE_OSCCLK_PSP_IPCLKPORT_CLK__MANUAL,
    BLK_PSP_UID_RSTNSYNC_FREE_OSCCLK_PSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PSP_UID_RSTNSYNC_SR_FREE_OSCCLK_PSP_IPCLKPORT_CLK__CGVAL,
    BLK_PSP_UID_RSTNSYNC_SR_FREE_OSCCLK_PSP_IPCLKPORT_CLK__MANUAL,
    BLK_PSP_UID_RSTNSYNC_SR_FREE_OSCCLK_PSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_AXI_MI_ID_PSP_QCH__QCH_EN,
    LH_AXI_MI_ID_PSP_QCH__CLK_REQ,
    LH_AXI_MI_ID_PSP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D_PSP_QCH__QCH_EN,
    LH_AXI_SI_D_PSP_QCH__CLK_REQ,
    LH_AXI_SI_D_PSP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_PSP_NOCD_CPU_QCH__QCH_EN,
    RSTNSYNC_CLK_PSP_NOCD_CPU_QCH__CLK_REQ,
    RSTNSYNC_CLK_PSP_NOCD_CPU_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_PSP_PUF_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_PSP_PUF_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_PSP_PUF_QCH__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PMMU0_PSP_QCH_S0__QCH_EN,
    S2MPU_S0_PMMU0_PSP_QCH_S0__CLK_REQ,
    S2MPU_S0_PMMU0_PSP_QCH_S0__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PSP_QCH_S0__QCH_EN,
    S2MPU_S0_PSP_QCH_S0__CLK_REQ,
    S2MPU_S0_PSP_QCH_S0__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_BAAW__QCH_EN,
    SS_PSP_QCH_BAAW__CLK_REQ,
    SS_PSP_QCH_BAAW__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_CM35P__QCH_EN,
    SS_PSP_QCH_CM35P__CLK_REQ,
    SS_PSP_QCH_CM35P__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_DBG__QCH_EN,
    SS_PSP_QCH_DBG__CLK_REQ,
    SS_PSP_QCH_DBG__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_FPU__QCH_EN,
    SS_PSP_QCH_FPU__CLK_REQ,
    SS_PSP_QCH_FPU__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_LH_D__QCH_EN,
    SS_PSP_QCH_LH_D__CLK_REQ,
    SS_PSP_QCH_LH_D__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_LH_P__QCH_EN,
    SS_PSP_QCH_LH_P__CLK_REQ,
    SS_PSP_QCH_LH_P__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_MB_AP__QCH_EN,
    SS_PSP_QCH_MB_AP__CLK_REQ,
    SS_PSP_QCH_MB_AP__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_MB_CP__QCH_EN,
    SS_PSP_QCH_MB_CP__CLK_REQ,
    SS_PSP_QCH_MB_CP__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_SC__QCH_EN,
    SS_PSP_QCH_SC__CLK_REQ,
    SS_PSP_QCH_SC__IGNORE_FORCE_PM_EN,
    SS_PSP_QCH_SYSREG__QCH_EN,
    SS_PSP_QCH_SYSREG__CLK_REQ,
    SS_PSP_QCH_SYSREG__IGNORE_FORCE_PM_EN,
    VGEN_LITE_PSP_QCH__QCH_EN,
    VGEN_LITE_PSP_QCH__CLK_REQ,
    VGEN_LITE_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_QCH__QCH_EN,
    CMU_PSP_QCH__CLK_REQ,
    CMU_PSP_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_PSP_QCH__QCH_EN,
    D_TZPC_PSP_QCH__CLK_REQ,
    D_TZPC_PSP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_PSP_QCH__QCH_EN,
    LH_AXI_SI_IP_PSP_QCH__CLK_REQ,
    LH_AXI_SI_IP_PSP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_PSP_QCH__QCH_EN,
    PPMU_PSP_QCH__CLK_REQ,
    PPMU_PSP_QCH__IGNORE_FORCE_PM_EN,
    RTIC_QCH__QCH_EN,
    RTIC_QCH__CLK_REQ,
    RTIC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_PSP_QCH__QCH_EN,
    SLH_AXI_MI_P_PSP_QCH__CLK_REQ,
    SLH_AXI_MI_P_PSP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_PSP_BLK_QCH__QCH_EN,
    SYSREG_PSP_BLK_QCH__CLK_REQ,
    SYSREG_PSP_BLK_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_RGBP_NOCL0_USER__MUX_SEL,
    MUX_CLKCMU_RGBP_NOCL0_USER__MUX_BUSY,
    MUX_CLKCMU_RGBP_NOCL0_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_RGBP_NOC_USER__MUX_SEL,
    MUX_CLKCMU_RGBP_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_RGBP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_RGBP_CMUREF__SELECT,
    MUX_RGBP_CMUREF__BUSY,
    MUX_RGBP_CMUREF__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_RGBP_NOCL0__DIVRATIO,
    DIV_CLK_RGBP_NOCL0__BUSY,
    DIV_CLK_RGBP_NOCL0__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_RGBP_NOCP__DIVRATIO,
    DIV_CLK_RGBP_NOCP__BUSY,
    DIV_CLK_RGBP_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__CGVAL,
    BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__MANUAL,
    BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__CGVAL,
    BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__MANUAL,
    BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AST_MI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AST_MI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AST_MI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AST_MI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AST_MI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AST_MI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AST_SI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_SI_ID0_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_SI_ID0_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_SI_ID0_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_SI_ID1_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_SI_ID1_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_SI_ID1_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_SI_ID2_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_SI_ID2_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_SI_ID2_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_SI_ID3_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_SI_ID3_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_SI_ID3_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_MCFP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_MCFP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_MCFP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__CGVAL,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__MANUAL,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__CGVAL,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__MANUAL,
    BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_SYSMMU_S0_PMMU2_RGBP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_SYSMMU_S0_PMMU2_RGBP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_SYSMMU_S0_PMMU2_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_SYSMMU_S0_PMMU3_RGBP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_SYSMMU_S0_PMMU3_RGBP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_SYSMMU_S0_PMMU3_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AST_SI_G_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AST_SI_G_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AST_SI_G_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_MI_ID0_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_MI_ID0_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_MI_ID0_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_MI_ID1_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_MI_ID1_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_MI_ID1_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_MI_ID2_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_MI_ID2_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_MI_ID2_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_MI_ID3_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_MI_ID3_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_MI_ID3_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_MI_LD0_CSIS_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_MI_LD0_CSIS_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_MI_LD0_CSIS_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_MI_LD0_CSTAT_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_MI_LD0_CSTAT_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_MI_LD0_CSTAT_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_MI_LD1_CSIS_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_MI_LD1_CSIS_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_MI_LD1_CSIS_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_MI_LD1_CSTAT_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_MI_LD1_CSTAT_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_MI_LD1_CSTAT_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_MI_LD_ICPU_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_MI_LD_ICPU_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_MI_LD_ICPU_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_AXI_MI_LD_YUVP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_AXI_MI_LD_YUVP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_AXI_MI_LD_YUVP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_TAXI_SI_D0_RGBP_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_TAXI_SI_D0_RGBP_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_TAXI_SI_D0_RGBP_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_LH_TAXI_SI_D1_RGBP_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_LH_TAXI_SI_D1_RGBP_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_LH_TAXI_SI_D1_RGBP_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCL0_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCL0_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCL0_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCL0_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_ACLK__CGVAL,
    BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_ACLK__MANUAL,
    BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_PCLK__CGVAL,
    BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_PCLK__MANUAL,
    BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_AST_MI_OTF_CSTAT_RGBP_QCH__QCH_EN,
    LH_AST_MI_OTF_CSTAT_RGBP_QCH__CLK_REQ,
    LH_AST_MI_OTF_CSTAT_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF_YUVP_RGBP_QCH__QCH_EN,
    LH_AST_MI_OTF_YUVP_RGBP_QCH__CLK_REQ,
    LH_AST_MI_OTF_YUVP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF_RGBP_YUVP_QCH__QCH_EN,
    LH_AST_SI_OTF_RGBP_YUVP_QCH__CLK_REQ,
    LH_AST_SI_OTF_RGBP_YUVP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID0_RGBP_QCH__QCH_EN,
    LH_AXI_SI_ID0_RGBP_QCH__CLK_REQ,
    LH_AXI_SI_ID0_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID1_RGBP_QCH__QCH_EN,
    LH_AXI_SI_ID1_RGBP_QCH__CLK_REQ,
    LH_AXI_SI_ID1_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID2_RGBP_QCH__QCH_EN,
    LH_AXI_SI_ID2_RGBP_QCH__CLK_REQ,
    LH_AXI_SI_ID2_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID3_RGBP_QCH__QCH_EN,
    LH_AXI_SI_ID3_RGBP_QCH__CLK_REQ,
    LH_AXI_SI_ID3_RGBP_QCH__IGNORE_FORCE_PM_EN,
    MCFP_QCH__QCH_EN,
    MCFP_QCH__CLK_REQ,
    MCFP_QCH__IGNORE_FORCE_PM_EN,
    RGBP_QCH__QCH_EN,
    RGBP_QCH__CLK_REQ,
    RGBP_QCH__IGNORE_FORCE_PM_EN,
    RGBP_QCH_VOTF0__QCH_EN,
    RGBP_QCH_VOTF0__CLK_REQ,
    RGBP_QCH_VOTF0__IGNORE_FORCE_PM_EN,
    RGBP_QCH_VOTF1__QCH_EN,
    RGBP_QCH_VOTF1__CLK_REQ,
    RGBP_QCH_VOTF1__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_RGBP_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_RGBP_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_RGBP_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU1_RGBP_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU1_RGBP_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU1_RGBP_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU2_RGBP_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU2_RGBP_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU2_RGBP_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU3_RGBP_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU3_RGBP_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU3_RGBP_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_RGBP_QCH_S0__QCH_EN,
    SYSMMU_S0_RGBP_QCH_S0__CLK_REQ,
    SYSMMU_S0_RGBP_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D0_RGBP_QCH__QCH_EN,
    VGEN_LITE_D0_RGBP_QCH__CLK_REQ,
    VGEN_LITE_D0_RGBP_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D1_RGBP_QCH__QCH_EN,
    VGEN_LITE_D1_RGBP_QCH__CLK_REQ,
    VGEN_LITE_D1_RGBP_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D2_RGBP_QCH__QCH_EN,
    VGEN_LITE_D2_RGBP_QCH__CLK_REQ,
    VGEN_LITE_D2_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_G_RGBP_QCH__QCH_EN,
    LH_AST_SI_G_RGBP_QCH__CLK_REQ,
    LH_AST_SI_G_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID0_RGBP_QCH__QCH_EN,
    LH_AXI_MI_ID0_RGBP_QCH__CLK_REQ,
    LH_AXI_MI_ID0_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID1_RGBP_QCH__QCH_EN,
    LH_AXI_MI_ID1_RGBP_QCH__CLK_REQ,
    LH_AXI_MI_ID1_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID2_RGBP_QCH__QCH_EN,
    LH_AXI_MI_ID2_RGBP_QCH__CLK_REQ,
    LH_AXI_MI_ID2_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID3_RGBP_QCH__QCH_EN,
    LH_AXI_MI_ID3_RGBP_QCH__CLK_REQ,
    LH_AXI_MI_ID3_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD0_CSIS_RGBP_QCH__QCH_EN,
    LH_AXI_MI_LD0_CSIS_RGBP_QCH__CLK_REQ,
    LH_AXI_MI_LD0_CSIS_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD0_CSTAT_RGBP_QCH__QCH_EN,
    LH_AXI_MI_LD0_CSTAT_RGBP_QCH__CLK_REQ,
    LH_AXI_MI_LD0_CSTAT_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD1_CSIS_RGBP_QCH__QCH_EN,
    LH_AXI_MI_LD1_CSIS_RGBP_QCH__CLK_REQ,
    LH_AXI_MI_LD1_CSIS_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD1_CSTAT_RGBP_QCH__QCH_EN,
    LH_AXI_MI_LD1_CSTAT_RGBP_QCH__CLK_REQ,
    LH_AXI_MI_LD1_CSTAT_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_ICPU_RGBP_QCH__QCH_EN,
    LH_AXI_MI_LD_ICPU_RGBP_QCH__CLK_REQ,
    LH_AXI_MI_LD_ICPU_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_LD_YUVP_RGBP_QCH__QCH_EN,
    LH_AXI_MI_LD_YUVP_RGBP_QCH__CLK_REQ,
    LH_AXI_MI_LD_YUVP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D0_RGBP_NOCL0_QCH__QCH_EN,
    LH_TAXI_SI_D0_RGBP_NOCL0_QCH__CLK_REQ,
    LH_TAXI_SI_D0_RGBP_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_TAXI_SI_D1_RGBP_NOCL0_QCH__QCH_EN,
    LH_TAXI_SI_D1_RGBP_NOCL0_QCH__CLK_REQ,
    LH_TAXI_SI_D1_RGBP_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_QCH__QCH_EN,
    CMU_RGBP_QCH__CLK_REQ,
    CMU_RGBP_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_RGBP_QCH__QCH_EN,
    D_TZPC_RGBP_QCH__CLK_REQ,
    D_TZPC_RGBP_QCH__IGNORE_FORCE_PM_EN,
    ECU_RGBP_QCH__QCH_EN,
    ECU_RGBP_QCH__CLK_REQ,
    ECU_RGBP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D0_RGBP_QCH__QCH_EN,
    PPMU_D0_RGBP_QCH__CLK_REQ,
    PPMU_D0_RGBP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_RGBP_QCH__QCH_EN,
    PPMU_D1_RGBP_QCH__CLK_REQ,
    PPMU_D1_RGBP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D2_RGBP_QCH__QCH_EN,
    PPMU_D2_RGBP_QCH__CLK_REQ,
    PPMU_D2_RGBP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D3_RGBP_QCH__QCH_EN,
    PPMU_D3_RGBP_QCH__CLK_REQ,
    PPMU_D3_RGBP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_RGBP_QCH__QCH_EN,
    SLH_AXI_MI_P_RGBP_QCH__CLK_REQ,
    SLH_AXI_MI_P_RGBP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_RGBP_QCH__QCH_EN,
    SYSREG_RGBP_QCH__CLK_REQ,
    SYSREG_RGBP_QCH__IGNORE_FORCE_PM_EN,
    TREX_D_CAM_QCH__QCH_EN,
    TREX_D_CAM_QCH__CLK_REQ,
    TREX_D_CAM_QCH__IGNORE_FORCE_PM_EN,
    TREX_PPMU_D0_CAM_QCH__QCH_EN,
    TREX_PPMU_D0_CAM_QCH__CLK_REQ,
    TREX_PPMU_D0_CAM_QCH__IGNORE_FORCE_PM_EN,
    TREX_PPMU_D1_CAM_QCH__QCH_EN,
    TREX_PPMU_D1_CAM_QCH__CLK_REQ,
    TREX_PPMU_D1_CAM_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_G3D_NOCP__MUX_SEL,
    MUX_CLKCMU_G3D_NOCP__MUX_BUSY,
    MUX_CLKCMU_G3D_NOCP__MUX_ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_G3D_NOCP__DIVRATIO,
    DIV_CLK_G3D_NOCP__BUSY,
    DIV_CLK_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__CGVAL,
    BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__MANUAL,
    BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK__CGVAL,
    BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK__MANUAL,
    BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_QCH__QCH_EN,
    CMU_G3D_QCH__CLK_REQ,
    CMU_G3D_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_G3D_QCH__QCH_EN,
    D_TZPC_G3D_QCH__CLK_REQ,
    D_TZPC_G3D_QCH__IGNORE_FORCE_PM_EN,
    ECU_G3D_QCH__QCH_EN,
    ECU_G3D_QCH__CLK_REQ,
    ECU_G3D_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_G3D_QCH__QCH_EN,
    LH_AXI_SI_IP_G3D_QCH__CLK_REQ,
    LH_AXI_SI_IP_G3D_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_G3D_NOCP_QCH__QCH_EN,
    RSTNSYNC_CLK_G3D_NOCP_QCH__CLK_REQ,
    RSTNSYNC_CLK_G3D_NOCP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_G3D_NOCP_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_G3D_NOCP_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_G3D_NOCP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_G3D_QCH__QCH_EN,
    SLH_AXI_MI_P_G3D_QCH__CLK_REQ,
    SLH_AXI_MI_P_G3D_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_G3D_QCH__QCH_EN,
    SYSREG_G3D_QCH__CLK_REQ,
    SYSREG_G3D_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_G3D_OSCCLK_QCH__QCH_EN,
    RSTNSYNC_CLK_G3D_OSCCLK_QCH__CLK_REQ,
    RSTNSYNC_CLK_G3D_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    RPLL_CTRL_PLL_G3D__LOCKTIME,
    RPLL_CTRL_PLL_G3D__ENABLE,
    RPLL_CTRL_PLL_G3D__STABLE,
    RPLL_CTRL_PLL_G3D__MDIV,
    RPLL_CTRL_PLL_G3D__PDIV,
    RPLL_CTRL_PLL_G3D__SDIV,
    RPLL_CTRL_PLL_G3D__FDIV,
    MUX_CLKCMU_G3DCORE_SWITCH_USER__MUX_SEL,
    MUX_CLKCMU_G3DCORE_SWITCH_USER__MUX_BUSY,
    MUX_CLKCMU_G3DCORE_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_G3DCORE_PLL__SELECT,
    MUX_CLK_G3DCORE_PLL__BUSY,
    MUX_CLK_G3DCORE_PLL__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__CGVAL,
    BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__MANUAL,
    BLK_G3DCORE_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__CGVAL,
    BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__MANUAL,
    BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__CGVAL,
    BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__MANUAL,
    BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK__CGVAL,
    BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK__MANUAL,
    BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_CLK__CGVAL,
    BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_CLK__MANUAL,
    BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_PLL_G3D_IPCLKPORT_CLK__CGVAL,
    BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_PLL_G3D_IPCLKPORT_CLK__MANUAL,
    BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_PLL_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_PLL_G3D_IPCLKPORT_CLK__CGVAL,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_PLL_G3D_IPCLKPORT_CLK__MANUAL,
    BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_PLL_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK__CGVAL,
    BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK__MANUAL,
    BLK_G3DCORE_UID_HTU_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    ASB_G3D_QCH_LH0__QCH_EN,
    ASB_G3D_QCH_LH0__CLK_REQ,
    ASB_G3D_QCH_LH0__IGNORE_FORCE_PM_EN,
    ASB_G3D_QCH_LH_P__QCH_EN,
    ASB_G3D_QCH_LH_P__CLK_REQ,
    ASB_G3D_QCH_LH_P__IGNORE_FORCE_PM_EN,
    RSTNSYNC_QCH_NOCD__QCH_EN,
    RSTNSYNC_QCH_NOCD__CLK_REQ,
    RSTNSYNC_QCH_NOCD__IGNORE_FORCE_PM_EN,
    RSTNSYNC_QCH_NOCP__QCH_EN,
    RSTNSYNC_QCH_NOCP__CLK_REQ,
    RSTNSYNC_QCH_NOCP__IGNORE_FORCE_PM_EN,
    CMU_G3DCORE_QCH__QCH_EN,
    CMU_G3DCORE_QCH__CLK_REQ,
    CMU_G3DCORE_QCH__IGNORE_FORCE_PM_EN,
    HTU_G3D_QCH_PCLK__QCH_EN,
    HTU_G3D_QCH_PCLK__CLK_REQ,
    HTU_G3D_QCH_PCLK__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_G3DCORE_NOCP_QCH__QCH_EN,
    RSTNSYNC_CLK_G3DCORE_NOCP_QCH__CLK_REQ,
    RSTNSYNC_CLK_G3DCORE_NOCP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__QCH_EN,
    RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__CLK_REQ,
    RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_G3DCORE_PLL_G3D_QCH__QCH_EN,
    RSTNSYNC_CLK_G3DCORE_PLL_G3D_QCH__CLK_REQ,
    RSTNSYNC_CLK_G3DCORE_PLL_G3D_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_G3DCORE_PLL_G3D_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_G3DCORE_PLL_G3D_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_G3DCORE_PLL_G3D_QCH__IGNORE_FORCE_PM_EN,
    HTU_G3D_QCH_CLK__QCH_EN,
    HTU_G3D_QCH_CLK__CLK_REQ,
    HTU_G3D_QCH_CLK__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_CPUCL0_DBG_NOC_USER__MUX_SEL,
    MUX_CLKCMU_CPUCL0_DBG_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_CPUCL0_DBG_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_SEL,
    MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_BUSY,
    MUX_CLKCMU_CPUCL0_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CPUCL0_DBG_PCLKDBG__DIVRATIO,
    DIV_CLK_CPUCL0_DBG_PCLKDBG__BUSY,
    DIV_CLK_CPUCL0_DBG_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING,

    BLK_CPUCL0_GLB_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__CGVAL,
    BLK_CPUCL0_GLB_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__MANUAL,
    BLK_CPUCL0_GLB_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM__CGVAL,
    BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM__MANUAL,
    BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__CGVAL,
    BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__MANUAL,
    BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_IPCLKPORT_PCLK_S0__CGVAL,
    BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_IPCLKPORT_PCLK_S0__MANUAL,
    BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL0_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH__QCH_EN,
    RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH__CLK_REQ,
    RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH__IGNORE_FORCE_PM_EN,
    SECJTAG_SM_QCH__QCH_EN,
    SECJTAG_SM_QCH__CLK_REQ,
    SECJTAG_SM_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_G_CSSYS_CPUCL0_QCH__QCH_EN,
    SLH_AXI_SI_G_CSSYS_CPUCL0_QCH__CLK_REQ,
    SLH_AXI_SI_G_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    BPS_CPUCL0_QCH__QCH_EN,
    BPS_CPUCL0_QCH__CLK_REQ,
    BPS_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    BUSIF_DDC_CPUCL0_QCH__QCH_EN,
    BUSIF_DDC_CPUCL0_QCH__CLK_REQ,
    BUSIF_DDC_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CFM_CPUCL0_QCH__QCH_EN,
    CFM_CPUCL0_QCH__CLK_REQ,
    CFM_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_QCH__QCH_EN,
    CMU_CPUCL0_GLB_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_CPUCL0_QCH__QCH_EN,
    D_TZPC_CPUCL0_QCH__CLK_REQ,
    D_TZPC_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    ECU_CPUCL0_QCH__QCH_EN,
    ECU_CPUCL0_QCH__CLK_REQ,
    ECU_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__QCH_EN,
    SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__CLK_REQ,
    SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_CPUCL0_QCH__QCH_EN,
    SLH_AXI_MI_P_CPUCL0_QCH__CLK_REQ,
    SLH_AXI_MI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CPUCL0_QCH__QCH_EN,
    SYSREG_CPUCL0_QCH__CLK_REQ,
    SYSREG_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    RPLL_CTRL_PLL_CPUCL0__LOCKTIME,
    RPLL_CTRL_PLL_CPUCL0__ENABLE,
    RPLL_CTRL_PLL_CPUCL0__MDIV,
    RPLL_CTRL_PLL_CPUCL0__PDIV,
    RPLL_CTRL_PLL_CPUCL0__SDIV,
    RPLL_CTRL_PLL_CPUCL0__FDIV,
    RPLL_CTRL_PLL_CPUCL0__STABLE,
    MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_SEL,
    MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_BUSY,
    MUX_CLKCMU_CPUCL0_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL0_PLL__SELECT,
    MUX_CLK_CPUCL0_PLL__BUSY,
    MUX_CLK_CPUCL0_PLL__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CPUCL0_CMUREF__SELECT,
    MUX_CPUCL0_CMUREF__BUSY,
    MUX_CPUCL0_CMUREF__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CPUCL0_SHORTSTOP__DIVRATIO,
    DIV_CLK_CPUCL0_SHORTSTOP__BUSY,
    DIV_CLK_CPUCL0_SHORTSTOP__ENABLE_AUTOMATIC_CLKGATING,
    GAT_CLK_CPUCL0_SHORTSTOP__CGVAL,
    GAT_CLK_CPUCL0_SHORTSTOP__MANUAL,
    GAT_CLK_CPUCL0_SHORTSTOP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_CORECLK_AN__CGVAL,
    BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_CORECLK_AN__MANUAL,
    BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_CORECLK_AN__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    HTU_CPUCL0_QCH_PCLK__QCH_EN,
    HTU_CPUCL0_QCH_PCLK__CLK_REQ,
    HTU_CPUCL0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    HTU_CPUCL0_QCH_CLK__QCH_EN,
    HTU_CPUCL0_QCH_CLK__CLK_REQ,
    HTU_CPUCL0_QCH_CLK__IGNORE_FORCE_PM_EN,
    PLL_CTRL_PLL_CPUCL1__LOCKTIME,
    PLL_CTRL_PLL_CPUCL1__ENABLE,
    PLL_CTRL_PLL_CPUCL1__MDIV,
    PLL_CTRL_PLL_CPUCL1__PDIV,
    PLL_CTRL_PLL_CPUCL1__SDIV,
    PLL_CTRL_PLL_CPUCL1__FDIV,
    PLL_CTRL_PLL_CPUCL1__STABLE,
    MUX_CLKCMU_CPUCL1_SWITCH_USER__MUX_SEL,
    MUX_CLKCMU_CPUCL1_SWITCH_USER__MUX_BUSY,
    MUX_CLKCMU_CPUCL1_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL1_ATB__SELECT,
    MUX_CLK_CPUCL1_ATB__BUSY,
    MUX_CLK_CPUCL1_ATB__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL1_HTU__SELECT,
    MUX_CLK_CPUCL1_HTU__BUSY,
    MUX_CLK_CPUCL1_HTU__ENABLE_AUTOMATIC_CLKGATING,

    MUX_CLK_CPUCL1_IDLECLKDOWN__SELECT,
    MUX_CLK_CPUCL1_IDLECLKDOWN__BUSY,
    MUX_CLK_CPUCL1_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_CPUCL1_PLL3__SELECT,
    MUX_CLK_CPUCL1_PLL3__BUSY,
    MUX_CLK_CPUCL1_PLL3__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CPUCL1_CMUREF__SELECT,
    MUX_CPUCL1_CMUREF__BUSY,
    MUX_CPUCL1_CMUREF__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CPUCL1_ATB__DIVRATIO,
    DIV_CLK_CPUCL1_ATB__BUSY,
    DIV_CLK_CPUCL1_ATB__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CPUCL1_CORE__DIVRATIO,
    DIV_CLK_CPUCL1_CORE__BUSY,
    DIV_CLK_CPUCL1_CORE__ENABLE_AUTOMATIC_CLKGATING,
    CPUCL1_CPM__CGVAL,
    CPUCL1_CPM__MANUAL,
    CPUCL1_CPM__ENABLE_AUTOMATIC_CLKGATING,
    CPUCL1_GCPM__CGVAL,
    CPUCL1_GCPM__MANUAL,
    CPUCL1_GCPM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK__CGVAL,
    BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK__MANUAL,
    BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK__CGVAL,
    BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK__MANUAL,
    BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK__CGVAL,
    BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK__MANUAL,
    BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    DDC_CPUCL1_ATB_QCH__QCH_EN,
    DDC_CPUCL1_ATB_QCH__CLK_REQ,
    DDC_CPUCL1_ATB_QCH__IGNORE_FORCE_PM_EN,
    DDC_QCH_GCPM_CORE__QCH_EN,
    DDC_QCH_GCPM_CORE__CLK_REQ,
    DDC_QCH_GCPM_CORE__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_QCH__QCH_EN,
    CMU_CPUCL1_QCH__CLK_REQ,
    CMU_CPUCL1_QCH__IGNORE_FORCE_PM_EN,
    HTU_CPUCL1_QCH_PCLK__QCH_EN,
    HTU_CPUCL1_QCH_PCLK__CLK_REQ,
    HTU_CPUCL1_QCH_PCLK__IGNORE_FORCE_PM_EN,
    HTU_CPUCL1_QCH_CLK__QCH_EN,
    HTU_CPUCL1_QCH_CLK__CLK_REQ,
    HTU_CPUCL1_QCH_CLK__IGNORE_FORCE_PM_EN,
    RPLL_CTRL_PLL_DSU__LOCKTIME,
    RPLL_CTRL_PLL_DSU__ENABLE,
    RPLL_CTRL_PLL_DSU__MDIV,
    RPLL_CTRL_PLL_DSU__PDIV,
    RPLL_CTRL_PLL_DSU__SDIV,
    RPLL_CTRL_PLL_DSU__FDIV,
    RPLL_CTRL_PLL_DSU__STABLE,
    MUX_CLKCMU_DSU_SWITCH_USER__MUX_SEL,
    MUX_CLKCMU_DSU_SWITCH_USER__MUX_BUSY,
    MUX_CLKCMU_DSU_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_DSU_PLL__SELECT,
    MUX_CLK_DSU_PLL__BUSY,
    MUX_CLK_DSU_PLL__ENABLE_AUTOMATIC_CLKGATING,
    MUX_DSU_CMUREF__SELECT,
    MUX_DSU_CMUREF__BUSY,
    MUX_DSU_CMUREF__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CLUSTER_ACLK__DIVRATIO,
    DIV_CLK_CLUSTER_ACLK__BUSY,
    DIV_CLK_CLUSTER_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CLUSTER_ATCLK__DIVRATIO,
    DIV_CLK_CLUSTER_ATCLK__BUSY,
    DIV_CLK_CLUSTER_ATCLK__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CLUSTER_PCLK__DIVRATIO,
    DIV_CLK_CLUSTER_PCLK__BUSY,
    DIV_CLK_CLUSTER_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CLUSTER_PERIPHCLK__DIVRATIO,
    DIV_CLK_CLUSTER_PERIPHCLK__BUSY,
    DIV_CLK_CLUSTER_PERIPHCLK__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_DSU_SHORTSTOP__DIVRATIO,
    DIV_CLK_DSU_SHORTSTOP__BUSY,
    DIV_CLK_DSU_SHORTSTOP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__CGVAL,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__MANUAL,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_GICCLK__CGVAL,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_GICCLK__MANUAL,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_GICCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_PCLK__CGVAL,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_PCLK__MANUAL,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_PERIPHCLK__CGVAL,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_PERIPHCLK__MANUAL,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_PERIPHCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_SCLK__CGVAL,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_SCLK__MANUAL,
    BLK_DSU_UID_CLUSTER0_IPCLKPORT_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__CGVAL,
    BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__MANUAL,
    BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK__CGVAL,
    BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK__MANUAL,
    BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__CGVAL,
    BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__MANUAL,
    BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__CGVAL,
    BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__MANUAL,
    BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__CGVAL,
    BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__MANUAL,
    BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__CGVAL,
    BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__MANUAL,
    BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_AXI_SI_D0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_AXI_SI_D0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_AXI_SI_D0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_LH_AXI_SI_D1_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_LH_AXI_SI_D1_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_LH_AXI_SI_D1_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK__CGVAL,
    BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK__MANUAL,
    BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CLUSTER0_QCH_ATCLK__QCH_EN,
    CLUSTER0_QCH_ATCLK__CLK_REQ,
    CLUSTER0_QCH_ATCLK__IGNORE_FORCE_PM_EN,
    CLUSTER0_QCH_GIC__QCH_EN,
    CLUSTER0_QCH_GIC__CLK_REQ,
    CLUSTER0_QCH_GIC__IGNORE_FORCE_PM_EN,
    CLUSTER0_QCH_PCLK__QCH_EN,
    CLUSTER0_QCH_PCLK__CLK_REQ,
    CLUSTER0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CLUSTER0_QCH_PDBGCLK__QCH_EN,
    CLUSTER0_QCH_PDBGCLK__CLK_REQ,
    CLUSTER0_QCH_PDBGCLK__IGNORE_FORCE_PM_EN,
    CLUSTER0_QCH_SCLK__QCH_EN,
    CLUSTER0_QCH_SCLK__CLK_REQ,
    CLUSTER0_QCH_SCLK__IGNORE_FORCE_PM_EN,
    CMU_DSU_QCH__QCH_EN,
    CMU_DSU_QCH__CLK_REQ,
    CMU_DSU_QCH__IGNORE_FORCE_PM_EN,
    HTU_DSU_QCH_PCLK__QCH_EN,
    HTU_DSU_QCH_PCLK__CLK_REQ,
    HTU_DSU_QCH_PCLK__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D0_CPUCL0_QCH__QCH_EN,
    LH_AXI_SI_D0_CPUCL0_QCH__CLK_REQ,
    LH_AXI_SI_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D1_CPUCL0_QCH__QCH_EN,
    LH_AXI_SI_D1_CPUCL0_QCH__CLK_REQ,
    LH_AXI_SI_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    PPC_INSTRRET_CLUSTER0_0_QCH__QCH_EN,
    PPC_INSTRRET_CLUSTER0_0_QCH__CLK_REQ,
    PPC_INSTRRET_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN,
    PPC_INSTRRET_CLUSTER0_1_QCH__QCH_EN,
    PPC_INSTRRET_CLUSTER0_1_QCH__CLK_REQ,
    PPC_INSTRRET_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN,
    PPC_INSTRRUN_CLUSTER0_0_QCH__QCH_EN,
    PPC_INSTRRUN_CLUSTER0_0_QCH__CLK_REQ,
    PPC_INSTRRUN_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN,
    PPC_INSTRRUN_CLUSTER0_1_QCH__QCH_EN,
    PPC_INSTRRUN_CLUSTER0_1_QCH__CLK_REQ,
    PPC_INSTRRUN_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN,
    HTU_DSU_QCH_CLK__QCH_EN,
    HTU_DSU_QCH_CLK__CLK_REQ,
    HTU_DSU_QCH_CLK__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_MFC_FG_USER__MUX_SEL,
    MUX_CLKCMU_MFC_FG_USER__MUX_BUSY,
    MUX_CLKCMU_MFC_FG_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_MFC_NOC_USER__MUX_SEL,
    MUX_CLKCMU_MFC_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_MFC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_MFC_NOCP__DIVRATIO,
    DIV_CLK_MFC_NOCP__BUSY,
    DIV_CLK_MFC_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_AS_APB_FG_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFC_UID_AS_APB_FG_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFC_UID_AS_APB_FG_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_AS_APB_MFC_VGEN_LITE_D_FG_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFC_UID_AS_APB_MFC_VGEN_LITE_D_FG_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFC_UID_AS_APB_MFC_VGEN_LITE_D_FG_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_AS_APB_SYSMMU_NS_MFC_S1_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFC_UID_AS_APB_SYSMMU_NS_MFC_S1_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFC_UID_AS_APB_SYSMMU_NS_MFC_S1_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_AS_APB_SYSMMU_S2_MFC_S1_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFC_UID_AS_APB_SYSMMU_S2_MFC_S1_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFC_UID_AS_APB_SYSMMU_S2_MFC_S1_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_AS_APB_SYSMMU_S_MFC_S1_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFC_UID_AS_APB_SYSMMU_S_MFC_S1_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFC_UID_AS_APB_SYSMMU_S_MFC_S1_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_FG_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_FG_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_FG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK__CGVAL,
    BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK__MANUAL,
    BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_FG_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_FG_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_FG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_FG_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_FG_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_FG_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_FG_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_FG_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_FG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_SYSMMU_S1_MFC_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_SYSMMU_S1_MFC_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_SYSMMU_S1_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_SYSMMU_S1_PMMU0_MFC_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_SYSMMU_S1_PMMU0_MFC_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_SYSMMU_S1_PMMU0_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_VGEN_LITE_D_FG_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_VGEN_LITE_D_FG_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_VGEN_LITE_D_FG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK__CGVAL,
    BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK__MANUAL,
    BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_XIU_MMU1_MFC_IPCLKPORT_ACLK__CGVAL,
    BLK_MFC_UID_XIU_MMU1_MFC_IPCLKPORT_ACLK__MANUAL,
    BLK_MFC_UID_XIU_MMU1_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_AS_APB_MFC_DRM_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFC_UID_AS_APB_MFC_DRM_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFC_UID_AS_APB_MFC_DRM_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_AS_APB_MFC_VGEN_LITE_D_MFC_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFC_UID_AS_APB_MFC_VGEN_LITE_D_MFC_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFC_UID_AS_APB_MFC_VGEN_LITE_D_MFC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_AS_APB_MFC_VOTF_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFC_UID_AS_APB_MFC_VOTF_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFC_UID_AS_APB_MFC_VOTF_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_AS_APB_SYSMMU_NS_MFC_S0_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFC_UID_AS_APB_SYSMMU_NS_MFC_S0_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFC_UID_AS_APB_SYSMMU_NS_MFC_S0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_AS_APB_SYSMMU_S2_MFC_S0_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFC_UID_AS_APB_SYSMMU_S2_MFC_S0_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFC_UID_AS_APB_SYSMMU_S2_MFC_S0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_AS_APB_SYSMMU_S_MFC_S0_IPCLKPORT_PCLKM__CGVAL,
    BLK_MFC_UID_AS_APB_SYSMMU_S_MFC_S0_IPCLKPORT_PCLKM__MANUAL,
    BLK_MFC_UID_AS_APB_SYSMMU_S_MFC_S0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AST_MI_OTF0_M2M_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AST_MI_OTF0_M2M_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AST_MI_OTF0_M2M_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AST_MI_OTF1_M2M_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AST_MI_OTF1_M2M_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AST_MI_OTF1_M2M_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_MFC_IPCLKPORT_ACLK__CGVAL,
    BLK_MFC_UID_MFC_IPCLKPORT_ACLK__MANUAL,
    BLK_MFC_UID_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__CGVAL,
    BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__MANUAL,
    BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__CGVAL,
    BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__MANUAL,
    BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_VGEN_LITE_D_MFC_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_VGEN_LITE_D_MFC_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_VGEN_LITE_D_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK__CGVAL,
    BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK__MANUAL,
    BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_XIU_MMU0_MFC_IPCLKPORT_ACLK__CGVAL,
    BLK_MFC_UID_XIU_MMU0_MFC_IPCLKPORT_ACLK__MANUAL,
    BLK_MFC_UID_XIU_MMU0_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__CGVAL,
    BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__MANUAL,
    BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__CGVAL,
    BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__MANUAL,
    BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__CGVAL,
    BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__MANUAL,
    BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__CGVAL,
    BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__MANUAL,
    BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK__CGVAL,
    BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK__MANUAL,
    BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__CGVAL,
    BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__MANUAL,
    BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    FG_QCH__QCH_EN,
    FG_QCH__CLK_REQ,
    FG_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D1_MFC_QCH__QCH_EN,
    LH_AXI_SI_D1_MFC_QCH__CLK_REQ,
    LH_AXI_SI_D1_MFC_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_FG_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_FG_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_FG_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S1_MFC_QCH_S0__QCH_EN,
    SYSMMU_S1_MFC_QCH_S0__CLK_REQ,
    SYSMMU_S1_MFC_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S1_PMMU0_MFC_QCH_S0__QCH_EN,
    SYSMMU_S1_PMMU0_MFC_QCH_S0__CLK_REQ,
    SYSMMU_S1_PMMU0_MFC_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D_FG_QCH__QCH_EN,
    VGEN_LITE_D_FG_QCH__CLK_REQ,
    VGEN_LITE_D_FG_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF0_M2M_MFC_QCH__QCH_EN,
    LH_AST_MI_OTF0_M2M_MFC_QCH__CLK_REQ,
    LH_AST_MI_OTF0_M2M_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF1_M2M_MFC_QCH__QCH_EN,
    LH_AST_MI_OTF1_M2M_MFC_QCH__CLK_REQ,
    LH_AST_MI_OTF1_M2M_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D0_MFC_QCH__QCH_EN,
    LH_AXI_SI_D0_MFC_QCH__CLK_REQ,
    LH_AXI_SI_D0_MFC_QCH__IGNORE_FORCE_PM_EN,
    MFC_QCH__QCH_EN,
    MFC_QCH__CLK_REQ,
    MFC_QCH__IGNORE_FORCE_PM_EN,
    MFC_QCH_VOTF__QCH_EN,
    MFC_QCH_VOTF__CLK_REQ,
    MFC_QCH_VOTF__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_MFC_QCH_S0__QCH_EN,
    SYSMMU_S0_MFC_QCH_S0__CLK_REQ,
    SYSMMU_S0_MFC_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_MFC_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_MFC_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_MFC_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D_MFC_QCH__QCH_EN,
    VGEN_LITE_D_MFC_QCH__CLK_REQ,
    VGEN_LITE_D_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_QCH__QCH_EN,
    CMU_MFC_QCH__CLK_REQ,
    CMU_MFC_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_MFC_QCH__QCH_EN,
    D_TZPC_MFC_QCH__CLK_REQ,
    D_TZPC_MFC_QCH__IGNORE_FORCE_PM_EN,
    ECU_MFC_QCH__QCH_EN,
    ECU_MFC_QCH__CLK_REQ,
    ECU_MFC_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D0_MFC_QCH__QCH_EN,
    PPMU_D0_MFC_QCH__CLK_REQ,
    PPMU_D0_MFC_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_MFC_QCH__QCH_EN,
    PPMU_D1_MFC_QCH__CLK_REQ,
    PPMU_D1_MFC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_MFC_QCH__QCH_EN,
    SLH_AXI_MI_P_MFC_QCH__CLK_REQ,
    SLH_AXI_MI_P_MFC_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_MFC_QCH__QCH_EN,
    SYSREG_MFC_QCH__CLK_REQ,
    SYSREG_MFC_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_CSTAT_BYRP_USER__MUX_SEL,
    MUX_CLKCMU_CSTAT_BYRP_USER__MUX_BUSY,
    MUX_CLKCMU_CSTAT_BYRP_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_CSTAT_NOC_USER__MUX_SEL,
    MUX_CLKCMU_CSTAT_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_CSTAT_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_CSTAT_NOCP__DIVRATIO,
    DIV_CLK_CSTAT_NOCP__BUSY,
    DIV_CLK_CSTAT_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_NS_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_NS_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_S_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_S_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S1_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S2_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S2_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSTAT_UID_AD_APB_SYSMMU_S0_CSTAT_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_BYRP_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_BYRP_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_BYRP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_AD_APB_VOTF_ZSL_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSTAT_UID_AD_APB_VOTF_ZSL_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSTAT_UID_AD_APB_VOTF_ZSL_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_AST_MI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_LH_AST_MI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_LH_AST_MI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_AST_SI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_LH_AST_SI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_LH_AST_SI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_AST_SI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_LH_AST_SI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_LH_AST_SI_OTF_CSTAT_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_AXI_SI_LD1_CSTAT_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_LH_AXI_SI_LD1_CSTAT_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_LH_AXI_SI_LD1_CSTAT_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK__CGVAL,
    BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK__MANUAL,
    BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1__CGVAL,
    BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1__MANUAL,
    BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_SYSMMU_S0_CSTAT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SYSMMU_S0_PMMU1_CSTAT_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_SYSMMU_S0_PMMU1_CSTAT_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_SYSMMU_S0_PMMU1_CSTAT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_VGEN_LITE_D_BYRP_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_VGEN_LITE_D_BYRP_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_VGEN_LITE_D_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK__CGVAL,
    BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK__MANUAL,
    BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK__CGVAL,
    BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK__MANUAL,
    BLK_CSTAT_UID_XIU_MMU_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_AD_APB_C2DS_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSTAT_UID_AD_APB_C2DS_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSTAT_UID_AD_APB_C2DS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_AD_APB_C2RD_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSTAT_UID_AD_APB_C2RD_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSTAT_UID_AD_APB_C2RD_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_AD_APB_CSTAT1_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSTAT_UID_AD_APB_CSTAT1_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSTAT_UID_AD_APB_CSTAT1_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_AD_APB_CSTAT2_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSTAT_UID_AD_APB_CSTAT2_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSTAT_UID_AD_APB_CSTAT2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT0_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT0_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT1_IPCLKPORT_PCLKM__CGVAL,
    BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT1_IPCLKPORT_PCLKM__MANUAL,
    BLK_CSTAT_UID_AD_APB_VGEN_LITE_D_CSTAT1_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_AST_MI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_LH_AST_MI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_LH_AST_MI_ID_SWALKERPMMU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_LH_AST_MI_OTF0_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_LH_AST_MI_OTF1_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_LH_AST_MI_OTF2_CSIS_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_AST_SI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_LH_AST_SI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_LH_AST_SI_ID_PMMUSWALKER_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_LH_AXI_SI_LD0_CSTAT_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_LH_AXI_SI_LD0_CSTAT_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_LH_AXI_SI_LD0_CSTAT_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK__CGVAL,
    BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK__MANUAL,
    BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS__CGVAL,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS__MANUAL,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD__CGVAL,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD__MANUAL,
    BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_SYSMMU_S0_PMMU0_CSTAT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_VGEN_LITE_D_CSTAT0_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_VGEN_LITE_D_CSTAT0_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_VGEN_LITE_D_CSTAT0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_VGEN_LITE_D_CSTAT1_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_VGEN_LITE_D_CSTAT1_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_VGEN_LITE_D_CSTAT1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK__CGVAL,
    BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK__MANUAL,
    BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__CGVAL,
    BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__MANUAL,
    BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__CGVAL,
    BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__MANUAL,
    BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK__CGVAL,
    BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK__MANUAL,
    BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK__CGVAL,
    BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK__MANUAL,
    BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__CGVAL,
    BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__MANUAL,
    BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__CGVAL,
    BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__MANUAL,
    BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_AST_MI_ID_PMMUSWALKER_CSTAT_QCH__QCH_EN,
    LH_AST_MI_ID_PMMUSWALKER_CSTAT_QCH__CLK_REQ,
    LH_AST_MI_ID_PMMUSWALKER_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_ID_SWALKERPMMU_CSTAT_QCH__QCH_EN,
    LH_AST_SI_ID_SWALKERPMMU_CSTAT_QCH__CLK_REQ,
    LH_AST_SI_ID_SWALKERPMMU_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF_CSTAT_RGBP_QCH__QCH_EN,
    LH_AST_SI_OTF_CSTAT_RGBP_QCH__CLK_REQ,
    LH_AST_SI_OTF_CSTAT_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD1_CSTAT_RGBP_QCH__QCH_EN,
    LH_AXI_SI_LD1_CSTAT_RGBP_QCH__CLK_REQ,
    LH_AXI_SI_LD1_CSTAT_RGBP_QCH__IGNORE_FORCE_PM_EN,
    SIPU_BYRP_QCH__QCH_EN,
    SIPU_BYRP_QCH__CLK_REQ,
    SIPU_BYRP_QCH__IGNORE_FORCE_PM_EN,
    SIPU_BYRP_QCH_VOTF1__QCH_EN,
    SIPU_BYRP_QCH_VOTF1__CLK_REQ,
    SIPU_BYRP_QCH_VOTF1__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_CSTAT_QCH_S0__QCH_EN,
    SYSMMU_S0_CSTAT_QCH_S0__CLK_REQ,
    SYSMMU_S0_CSTAT_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU1_CSTAT_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU1_CSTAT_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU1_CSTAT_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D_BYRP_QCH__QCH_EN,
    VGEN_LITE_D_BYRP_QCH__CLK_REQ,
    VGEN_LITE_D_BYRP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_ID_SWALKERPMMU_CSTAT_QCH__QCH_EN,
    LH_AST_MI_ID_SWALKERPMMU_CSTAT_QCH__CLK_REQ,
    LH_AST_MI_ID_SWALKERPMMU_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF0_CSIS_CSTAT_QCH__QCH_EN,
    LH_AST_MI_OTF0_CSIS_CSTAT_QCH__CLK_REQ,
    LH_AST_MI_OTF0_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF1_CSIS_CSTAT_QCH__QCH_EN,
    LH_AST_MI_OTF1_CSIS_CSTAT_QCH__CLK_REQ,
    LH_AST_MI_OTF1_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_OTF2_CSIS_CSTAT_QCH__QCH_EN,
    LH_AST_MI_OTF2_CSIS_CSTAT_QCH__CLK_REQ,
    LH_AST_MI_OTF2_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_ID_PMMUSWALKER_CSTAT_QCH__QCH_EN,
    LH_AST_SI_ID_PMMUSWALKER_CSTAT_QCH__CLK_REQ,
    LH_AST_SI_ID_PMMUSWALKER_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD0_CSTAT_RGBP_QCH__QCH_EN,
    LH_AXI_SI_LD0_CSTAT_RGBP_QCH__CLK_REQ,
    LH_AXI_SI_LD0_CSTAT_RGBP_QCH__IGNORE_FORCE_PM_EN,
    SIPU_CSTAT_QCH__QCH_EN,
    SIPU_CSTAT_QCH__CLK_REQ,
    SIPU_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    SIPU_CSTAT_QCH_C2DS__QCH_EN,
    SIPU_CSTAT_QCH_C2DS__CLK_REQ,
    SIPU_CSTAT_QCH_C2DS__IGNORE_FORCE_PM_EN,
    SIPU_CSTAT_QCH_C2RD__QCH_EN,
    SIPU_CSTAT_QCH_C2RD__CLK_REQ,
    SIPU_CSTAT_QCH_C2RD__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_CSTAT_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_CSTAT_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_CSTAT_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D_CSTAT0_QCH__QCH_EN,
    VGEN_LITE_D_CSTAT0_QCH__CLK_REQ,
    VGEN_LITE_D_CSTAT0_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D_CSTAT1_QCH__QCH_EN,
    VGEN_LITE_D_CSTAT1_QCH__CLK_REQ,
    VGEN_LITE_D_CSTAT1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSTAT_QCH__QCH_EN,
    CMU_CSTAT_QCH__CLK_REQ,
    CMU_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_CSTAT_QCH__QCH_EN,
    D_TZPC_CSTAT_QCH__CLK_REQ,
    D_TZPC_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D0_CSTAT_QCH__QCH_EN,
    PPMU_D0_CSTAT_QCH__CLK_REQ,
    PPMU_D0_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_CSTAT_QCH__QCH_EN,
    PPMU_D1_CSTAT_QCH__CLK_REQ,
    PPMU_D1_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_CSTAT_QCH__QCH_EN,
    SLH_AXI_MI_P_CSTAT_QCH__CLK_REQ,
    SLH_AXI_MI_P_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_CSTAT_QCH__QCH_EN,
    SYSREG_CSTAT_QCH__CLK_REQ,
    SYSREG_CSTAT_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_YUVP_NOC_USER__MUX_SEL,
    MUX_CLKCMU_YUVP_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_YUVP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_YUVP_NOCP__DIVRATIO,
    DIV_CLK_YUVP_NOCP__BUSY,
    DIV_CLK_YUVP_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__CGVAL,
    BLK_YUVP_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__MANUAL,
    BLK_YUVP_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__CGVAL,
    BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__MANUAL,
    BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_LH_AST_MI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK__CGVAL,
    BLK_YUVP_UID_LH_AST_MI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK__MANUAL,
    BLK_YUVP_UID_LH_AST_MI_OTF_RGBP_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_LH_AXI_SI_LD_YUVP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_YUVP_UID_LH_AXI_SI_LD_YUVP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_YUVP_UID_LH_AXI_SI_LD_YUVP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_MCSC_IPCLKPORT_C2R_CLK__CGVAL,
    BLK_YUVP_UID_MCSC_IPCLKPORT_C2R_CLK__MANUAL,
    BLK_YUVP_UID_MCSC_IPCLKPORT_C2R_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_MCSC_IPCLKPORT_C2W_CLK__CGVAL,
    BLK_YUVP_UID_MCSC_IPCLKPORT_C2W_CLK__MANUAL,
    BLK_YUVP_UID_MCSC_IPCLKPORT_C2W_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_MCSC_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_MCSC_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK__CGVAL,
    BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK__MANUAL,
    BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_VGEN_LITE_D1_YUVP_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_VGEN_LITE_D1_YUVP_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_VGEN_LITE_D1_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK__CGVAL,
    BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK__MANUAL,
    BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__CGVAL,
    BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__MANUAL,
    BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__CGVAL,
    BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__MANUAL,
    BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__CGVAL,
    BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__MANUAL,
    BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__CGVAL,
    BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__MANUAL,
    BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK__CGVAL,
    BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK__MANUAL,
    BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__CGVAL,
    BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__MANUAL,
    BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__CGVAL,
    BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__MANUAL,
    BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    LH_AST_MI_OTF_RGBP_YUVP_QCH__QCH_EN,
    LH_AST_MI_OTF_RGBP_YUVP_QCH__CLK_REQ,
    LH_AST_MI_OTF_RGBP_YUVP_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF_YUVP_RGBP_QCH__QCH_EN,
    LH_AST_SI_OTF_YUVP_RGBP_QCH__CLK_REQ,
    LH_AST_SI_OTF_YUVP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_YUVP_RGBP_QCH__QCH_EN,
    LH_AXI_SI_LD_YUVP_RGBP_QCH__CLK_REQ,
    LH_AXI_SI_LD_YUVP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    MCSC_QCH__QCH_EN,
    MCSC_QCH__CLK_REQ,
    MCSC_QCH__IGNORE_FORCE_PM_EN,
    MCSC_QCH_C2R__QCH_EN,
    MCSC_QCH_C2R__CLK_REQ,
    MCSC_QCH_C2R__IGNORE_FORCE_PM_EN,
    MCSC_QCH_C2W__QCH_EN,
    MCSC_QCH_C2W__CLK_REQ,
    MCSC_QCH_C2W__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_YUVP_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_YUVP_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_YUVP_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_YUVP_QCH_S0__QCH_EN,
    SYSMMU_S0_YUVP_QCH_S0__CLK_REQ,
    SYSMMU_S0_YUVP_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D0_YUVP_QCH__QCH_EN,
    VGEN_LITE_D0_YUVP_QCH__CLK_REQ,
    VGEN_LITE_D0_YUVP_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D1_YUVP_QCH__QCH_EN,
    VGEN_LITE_D1_YUVP_QCH__CLK_REQ,
    VGEN_LITE_D1_YUVP_QCH__IGNORE_FORCE_PM_EN,
    YUVP_QCH__QCH_EN,
    YUVP_QCH__CLK_REQ,
    YUVP_QCH__IGNORE_FORCE_PM_EN,
    YUVP_QCH_VOTF0__QCH_EN,
    YUVP_QCH_VOTF0__CLK_REQ,
    YUVP_QCH_VOTF0__IGNORE_FORCE_PM_EN,
    CMU_YUVP_QCH__QCH_EN,
    CMU_YUVP_QCH__CLK_REQ,
    CMU_YUVP_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_YUVP_QCH__QCH_EN,
    D_TZPC_YUVP_QCH__CLK_REQ,
    D_TZPC_YUVP_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D_YUVP_QCH__QCH_EN,
    PPMU_D_YUVP_QCH__CLK_REQ,
    PPMU_D_YUVP_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_YUVP_QCH__QCH_EN,
    SLH_AXI_MI_P_YUVP_QCH__CLK_REQ,
    SLH_AXI_MI_P_YUVP_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_YUVP_QCH__QCH_EN,
    SYSREG_YUVP_QCH__CLK_REQ,
    SYSREG_YUVP_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_HSI_NOC_USER__MUX_SEL,
    MUX_CLKCMU_HSI_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_HSI_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_HSI_UFS_EMBD_USER__MUX_SEL,
    MUX_CLKCMU_HSI_UFS_EMBD_USER__MUX_BUSY,
    MUX_CLKCMU_HSI_UFS_EMBD_USER__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_ACLK__CGVAL,
    BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_ACLK__MANUAL,
    BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI_UID_PPMU_D_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_S2MPU_S0_HSI_IPCLKPORT_CLK__CGVAL,
    BLK_HSI_UID_S2MPU_S0_HSI_IPCLKPORT_CLK__MANUAL,
    BLK_HSI_UID_S2MPU_S0_HSI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_S2MPU_S0_PMMU0_HSI_IPCLKPORT_CLK__CGVAL,
    BLK_HSI_UID_S2MPU_S0_PMMU0_HSI_IPCLKPORT_CLK__MANUAL,
    BLK_HSI_UID_S2MPU_S0_PMMU0_HSI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_SPC_HSI_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI_UID_SPC_HSI_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI_UID_SPC_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK__CGVAL,
    BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK__MANUAL,
    BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK__CGVAL,
    BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK__MANUAL,
    BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__CGVAL,
    BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__MANUAL,
    BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK__CGVAL,
    BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK__MANUAL,
    BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_XIU_MMU_HSI_IPCLKPORT_ACLK__CGVAL,
    BLK_HSI_UID_XIU_MMU_HSI_IPCLKPORT_ACLK__MANUAL,
    BLK_HSI_UID_XIU_MMU_HSI_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK__CGVAL,
    BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK__MANUAL,
    BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__CGVAL,
    BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__MANUAL,
    BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI_QCH__QCH_EN,
    CMU_HSI_QCH__CLK_REQ,
    CMU_HSI_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_HSI_QCH__QCH_EN,
    D_TZPC_HSI_QCH__CLK_REQ,
    D_TZPC_HSI_QCH__IGNORE_FORCE_PM_EN,
    ECU_HSI_QCH__QCH_EN,
    ECU_HSI_QCH__CLK_REQ,
    ECU_HSI_QCH__IGNORE_FORCE_PM_EN,
    GPIO_HSI_UFS_QCH__QCH_EN,
    GPIO_HSI_UFS_QCH__CLK_REQ,
    GPIO_HSI_UFS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D_HSI_QCH__QCH_EN,
    LH_AXI_SI_D_HSI_QCH__CLK_REQ,
    LH_AXI_SI_D_HSI_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D_HSI_QCH__QCH_EN,
    PPMU_D_HSI_QCH__CLK_REQ,
    PPMU_D_HSI_QCH__IGNORE_FORCE_PM_EN,
    S2MPU_S0_HSI_QCH_S0__QCH_EN,
    S2MPU_S0_HSI_QCH_S0__CLK_REQ,
    S2MPU_S0_HSI_QCH_S0__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PMMU0_HSI_QCH_S0__QCH_EN,
    S2MPU_S0_PMMU0_HSI_QCH_S0__CLK_REQ,
    S2MPU_S0_PMMU0_HSI_QCH_S0__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_HSI_QCH__QCH_EN,
    SLH_AXI_MI_P_HSI_QCH__CLK_REQ,
    SLH_AXI_MI_P_HSI_QCH__IGNORE_FORCE_PM_EN,
    SPC_HSI_QCH__QCH_EN,
    SPC_HSI_QCH__CLK_REQ,
    SPC_HSI_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_HSI_QCH__QCH_EN,
    SYSREG_HSI_QCH__CLK_REQ,
    SYSREG_HSI_QCH__IGNORE_FORCE_PM_EN,
    UFS_EMBD_QCH__QCH_EN,
    UFS_EMBD_QCH__CLK_REQ,
    UFS_EMBD_QCH__IGNORE_FORCE_PM_EN,
    UFS_EMBD_QCH_FMP__QCH_EN,
    UFS_EMBD_QCH_FMP__CLK_REQ,
    UFS_EMBD_QCH_FMP__IGNORE_FORCE_PM_EN,
    VGEN_LITE_HSI_QCH__QCH_EN,
    VGEN_LITE_HSI_QCH__CLK_REQ,
    VGEN_LITE_HSI_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_M2M_GDC_USER__MUX_SEL,
    MUX_CLKCMU_M2M_GDC_USER__MUX_BUSY,
    MUX_CLKCMU_M2M_GDC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_M2M_JPEG_USER__MUX_SEL,
    MUX_CLKCMU_M2M_JPEG_USER__MUX_BUSY,
    MUX_CLKCMU_M2M_JPEG_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_M2M_NOC_USER__MUX_SEL,
    MUX_CLKCMU_M2M_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_M2M_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_M2M_NOCP__DIVRATIO,
    DIV_CLK_M2M_NOCP__BUSY,
    DIV_CLK_M2M_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_AS_APB_GDC_L_IPCLKPORT_PCLKM__CGVAL,
    BLK_M2M_UID_AS_APB_GDC_L_IPCLKPORT_PCLKM__MANUAL,
    BLK_M2M_UID_AS_APB_GDC_L_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_AS_APB_GDC_O_IPCLKPORT_PCLKM__CGVAL,
    BLK_M2M_UID_AS_APB_GDC_O_IPCLKPORT_PCLKM__MANUAL,
    BLK_M2M_UID_AS_APB_GDC_O_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM__CGVAL,
    BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM__MANUAL,
    BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_NS_IPCLKPORT_PCLKM__CGVAL,
    BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_NS_IPCLKPORT_PCLKM__MANUAL,
    BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_S_IPCLKPORT_PCLKM__CGVAL,
    BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_S_IPCLKPORT_PCLKM__MANUAL,
    BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S1_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S2_IPCLKPORT_PCLKM__CGVAL,
    BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S2_IPCLKPORT_PCLKM__MANUAL,
    BLK_M2M_UID_AS_APB_SYSMMU_S0_M2M_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM__CGVAL,
    BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM__MANUAL,
    BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_AS_APB_VGEN_LITE_D2_M2M_IPCLKPORT_PCLKM__CGVAL,
    BLK_M2M_UID_AS_APB_VGEN_LITE_D2_M2M_IPCLKPORT_PCLKM__MANUAL,
    BLK_M2M_UID_AS_APB_VGEN_LITE_D2_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_GDC_L_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_GDC_L_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_GDC_L_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_GDC_O_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_GDC_O_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_GDC_O_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AST_MI_ID_LM_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AST_MI_ID_LM_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AST_MI_ID_LM_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AST_SI_ID_ML_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AST_SI_ID_ML_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AST_SI_ID_ML_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AST_SI_OTF0_M2M_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AST_SI_OTF0_M2M_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AST_SI_OTF0_M2M_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AST_SI_OTF1_M2M_MFC_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AST_SI_OTF1_M2M_MFC_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AST_SI_OTF1_M2M_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_SI_ID_GDCL0_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_SI_ID_GDCL0_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_SI_ID_GDCL0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_SI_ID_GDCL1_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_SI_ID_GDCL1_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_SI_ID_GDCL1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LME_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_LME_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_VGEN_LITE_D2_M2M_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_VGEN_LITE_D2_M2M_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_VGEN_LITE_D2_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM__CGVAL,
    BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM__MANUAL,
    BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK__CGVAL,
    BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK__MANUAL,
    BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_SI_ID_JPEG_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_SI_ID_JPEG_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_SI_ID_JPEG_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__CGVAL,
    BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__MANUAL,
    BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM__CGVAL,
    BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM__MANUAL,
    BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM__CGVAL,
    BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM__MANUAL,
    BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AST_MI_ID_ML_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AST_MI_ID_ML_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AST_MI_ID_ML_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AST_SI_ID_LM_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AST_SI_ID_LM_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AST_SI_ID_LM_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_MI_ID_GDCL0_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_MI_ID_GDCL0_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_MI_ID_GDCL0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_MI_ID_GDCL1_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_MI_ID_GDCL1_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_MI_ID_GDCL1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_MI_ID_JPEG_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_MI_ID_JPEG_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_MI_ID_JPEG_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__CGVAL,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__MANUAL,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__CGVAL,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__MANUAL,
    BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK__CGVAL,
    BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK__MANUAL,
    BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__CGVAL,
    BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__MANUAL,
    BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__CGVAL,
    BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__MANUAL,
    BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    GDC_L_QCH__QCH_EN,
    GDC_L_QCH__CLK_REQ,
    GDC_L_QCH__IGNORE_FORCE_PM_EN,
    GDC_O_QCH__QCH_EN,
    GDC_O_QCH__CLK_REQ,
    GDC_O_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_ID_LM_M2M_QCH__QCH_EN,
    LH_AST_MI_ID_LM_M2M_QCH__CLK_REQ,
    LH_AST_MI_ID_LM_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_ID_ML_M2M_QCH__QCH_EN,
    LH_AST_SI_ID_ML_M2M_QCH__CLK_REQ,
    LH_AST_SI_ID_ML_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF0_M2M_MFC_QCH__QCH_EN,
    LH_AST_SI_OTF0_M2M_MFC_QCH__CLK_REQ,
    LH_AST_SI_OTF0_M2M_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_OTF1_M2M_MFC_QCH__QCH_EN,
    LH_AST_SI_OTF1_M2M_MFC_QCH__CLK_REQ,
    LH_AST_SI_OTF1_M2M_MFC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D1_M2M_QCH__QCH_EN,
    LH_AXI_SI_D1_M2M_QCH__CLK_REQ,
    LH_AXI_SI_D1_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_GDCL0_M2M_QCH__QCH_EN,
    LH_AXI_SI_ID_GDCL0_M2M_QCH__CLK_REQ,
    LH_AXI_SI_ID_GDCL0_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_GDCL1_M2M_QCH__QCH_EN,
    LH_AXI_SI_ID_GDCL1_M2M_QCH__CLK_REQ,
    LH_AXI_SI_ID_GDCL1_M2M_QCH__IGNORE_FORCE_PM_EN,
    LME_QCH__QCH_EN,
    LME_QCH__CLK_REQ,
    LME_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_M2M_QCH_S0__QCH_EN,
    SYSMMU_S0_M2M_QCH_S0__CLK_REQ,
    SYSMMU_S0_M2M_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU1_M2M_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU1_M2M_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU1_M2M_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D1_M2M_QCH__QCH_EN,
    VGEN_LITE_D1_M2M_QCH__CLK_REQ,
    VGEN_LITE_D1_M2M_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D2_M2M_QCH__QCH_EN,
    VGEN_LITE_D2_M2M_QCH__CLK_REQ,
    VGEN_LITE_D2_M2M_QCH__IGNORE_FORCE_PM_EN,
    JPEG_QCH__QCH_EN,
    JPEG_QCH__CLK_REQ,
    JPEG_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_ID_JPEG_M2M_QCH__QCH_EN,
    LH_AXI_SI_ID_JPEG_M2M_QCH__CLK_REQ,
    LH_AXI_SI_ID_JPEG_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_MI_ID_ML_M2M_QCH__QCH_EN,
    LH_AST_MI_ID_ML_M2M_QCH__CLK_REQ,
    LH_AST_MI_ID_ML_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AST_SI_ID_LM_M2M_QCH__QCH_EN,
    LH_AST_SI_ID_LM_M2M_QCH__CLK_REQ,
    LH_AST_SI_ID_LM_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_GDCL0_M2M_QCH__QCH_EN,
    LH_AXI_MI_ID_GDCL0_M2M_QCH__CLK_REQ,
    LH_AXI_MI_ID_GDCL0_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_GDCL1_M2M_QCH__QCH_EN,
    LH_AXI_MI_ID_GDCL1_M2M_QCH__CLK_REQ,
    LH_AXI_MI_ID_GDCL1_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_ID_JPEG_M2M_QCH__QCH_EN,
    LH_AXI_MI_ID_JPEG_M2M_QCH__CLK_REQ,
    LH_AXI_MI_ID_JPEG_M2M_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D0_M2M_QCH__QCH_EN,
    LH_AXI_SI_D0_M2M_QCH__CLK_REQ,
    LH_AXI_SI_D0_M2M_QCH__IGNORE_FORCE_PM_EN,
    M2M_QCH_S1__QCH_EN,
    M2M_QCH_S1__CLK_REQ,
    M2M_QCH_S1__IGNORE_FORCE_PM_EN,
    M2M_QCH_S2__QCH_EN,
    M2M_QCH_S2__CLK_REQ,
    M2M_QCH_S2__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_M2M_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_M2M_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_M2M_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D0_M2M_QCH__QCH_EN,
    VGEN_LITE_D0_M2M_QCH__CLK_REQ,
    VGEN_LITE_D0_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_QCH__QCH_EN,
    CMU_M2M_QCH__CLK_REQ,
    CMU_M2M_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_M2M_QCH__QCH_EN,
    D_TZPC_M2M_QCH__CLK_REQ,
    D_TZPC_M2M_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D0_M2M_QCH__QCH_EN,
    PPMU_D0_M2M_QCH__CLK_REQ,
    PPMU_D0_M2M_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D1_M2M_QCH__QCH_EN,
    PPMU_D1_M2M_QCH__CLK_REQ,
    PPMU_D1_M2M_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_M2M_QCH__QCH_EN,
    SLH_AXI_MI_P_M2M_QCH__CLK_REQ,
    SLH_AXI_MI_P_M2M_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_M2M_QCH__QCH_EN,
    SYSREG_M2M_QCH__CLK_REQ,
    SYSREG_M2M_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_PERIC_IP_USER__MUX_SEL,
    MUX_CLKCMU_PERIC_IP_USER__MUX_BUSY,
    MUX_CLKCMU_PERIC_IP_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC_MMC_CARD_USER__MUX_SEL,
    MUX_CLKCMU_PERIC_MMC_CARD_USER__MUX_BUSY,
    MUX_CLKCMU_PERIC_MMC_CARD_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_PERIC_NOC_USER__MUX_SEL,
    MUX_CLKCMU_PERIC_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_PERIC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC_I2C__SELECT,
    MUX_CLK_PERIC_I2C__BUSY,
    MUX_CLK_PERIC_I2C__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC_UART_DBG__SELECT,
    MUX_CLK_PERIC_UART_DBG__BUSY,
    MUX_CLK_PERIC_UART_DBG__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC_USI00__SELECT,
    MUX_CLK_PERIC_USI00__BUSY,
    MUX_CLK_PERIC_USI00__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC_USI01__SELECT,
    MUX_CLK_PERIC_USI01__BUSY,
    MUX_CLK_PERIC_USI01__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC_USI02__SELECT,
    MUX_CLK_PERIC_USI02__BUSY,
    MUX_CLK_PERIC_USI02__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC_USI03__SELECT,
    MUX_CLK_PERIC_USI03__BUSY,
    MUX_CLK_PERIC_USI03__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC_USI04__SELECT,
    MUX_CLK_PERIC_USI04__BUSY,
    MUX_CLK_PERIC_USI04__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC_USI09_USI_OIS__SELECT,
    MUX_CLK_PERIC_USI09_USI_OIS__BUSY,
    MUX_CLK_PERIC_USI09_USI_OIS__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIC_USI10_USI_OIS__SELECT,
    MUX_CLK_PERIC_USI10_USI_OIS__BUSY,
    MUX_CLK_PERIC_USI10_USI_OIS__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIC_NOCP__DIVRATIO,
    DIV_CLK_PERIC_NOCP__BUSY,
    DIV_CLK_PERIC_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIC_UART_DBG__DIVRATIO,
    DIV_CLK_PERIC_UART_DBG__BUSY,
    DIV_CLK_PERIC_UART_DBG__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIC_USI00_USI__DIVRATIO,
    DIV_CLK_PERIC_USI00_USI__BUSY,
    DIV_CLK_PERIC_USI00_USI__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIC_USI01_USI__DIVRATIO,
    DIV_CLK_PERIC_USI01_USI__BUSY,
    DIV_CLK_PERIC_USI01_USI__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIC_USI02_USI__DIVRATIO,
    DIV_CLK_PERIC_USI02_USI__BUSY,
    DIV_CLK_PERIC_USI02_USI__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIC_USI03_USI__DIVRATIO,
    DIV_CLK_PERIC_USI03_USI__BUSY,
    DIV_CLK_PERIC_USI03_USI__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIC_USI04_USI__DIVRATIO,
    DIV_CLK_PERIC_USI04_USI__BUSY,
    DIV_CLK_PERIC_USI04_USI__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIC_USI09_USI_OIS__DIVRATIO,
    DIV_CLK_PERIC_USI09_USI_OIS__BUSY,
    DIV_CLK_PERIC_USI09_USI_OIS__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIC_USI10_USI_OIS__DIVRATIO,
    DIV_CLK_PERIC_USI10_USI_OIS__BUSY,
    DIV_CLK_PERIC_USI10_USI_OIS__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIC_USI_I2C__DIVRATIO,
    DIV_CLK_PERIC_USI_I2C__BUSY,
    DIV_CLK_PERIC_USI_I2C__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_MMC_CARD_IPCLKPORT_SDCLKIN__CGVAL,
    BLK_PERIC_UID_MMC_CARD_IPCLKPORT_SDCLKIN__MANUAL,
    BLK_PERIC_UID_MMC_CARD_IPCLKPORT_SDCLKIN__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_CMU_PERIC_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_CMU_PERIC_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_CMU_PERIC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_D_TZPC_PERIC_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_D_TZPC_PERIC_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_D_TZPC_PERIC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_GPIO_PERIC_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_GPIO_PERIC_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_GPIO_PERIC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_GPIO_PERICMMC_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_GPIO_PERICMMC_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_GPIO_PERICMMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_PCLK__CGVAL,
    BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_PCLK__MANUAL,
    BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_MMC_CARD_IPCLKPORT_I_ACLK__CGVAL,
    BLK_PERIC_UID_MMC_CARD_IPCLKPORT_I_ACLK__MANUAL,
    BLK_PERIC_UID_MMC_CARD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_PDMA_PERIC_IPCLKPORT_ACLK_PDMA0__CGVAL,
    BLK_PERIC_UID_PDMA_PERIC_IPCLKPORT_ACLK_PDMA0__MANUAL,
    BLK_PERIC_UID_PDMA_PERIC_IPCLKPORT_ACLK_PDMA0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_PPMU_D_PERIC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_QE_D_PDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_QE_D_SPDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_S2MPU_S0_PERIC_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_S2MPU_S0_PERIC_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_S2MPU_S0_PERIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_S2MPU_S0_PMMU0_PERIC_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_S2MPU_S0_PMMU0_PERIC_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_S2MPU_S0_PMMU0_PERIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_SLH_AXI_MI_LP_CSIS_PERIC_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIC_UID_SLH_AXI_MI_LP_CSIS_PERIC_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIC_UID_SLH_AXI_MI_LP_CSIS_PERIC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_SLH_AXI_MI_P_PERIC_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIC_UID_SLH_AXI_MI_P_PERIC_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIC_UID_SLH_AXI_MI_P_PERIC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_SLH_AXI_SI_D_PERIC_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIC_UID_SLH_AXI_SI_D_PERIC_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIC_UID_SLH_AXI_SI_D_PERIC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_SPC_PERIC_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_SPC_PERIC_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_SPC_PERIC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_SPDMA_PERIC_IPCLKPORT_ACLK_PDMA1__CGVAL,
    BLK_PERIC_UID_SPDMA_PERIC_IPCLKPORT_ACLK_PDMA1__MANUAL,
    BLK_PERIC_UID_SPDMA_PERIC_IPCLKPORT_ACLK_PDMA1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_SYSREG_PERIC_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_SYSREG_PERIC_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_SYSREG_PERIC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_UART_DBG_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_UART_DBG_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_UART_DBG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI00_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_USI00_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_USI00_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI00_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_USI00_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_USI00_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI01_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_USI01_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_USI01_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI01_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_USI01_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_USI01_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI02_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_USI02_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_USI02_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI02_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_USI02_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_USI02_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI03_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_USI03_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_USI03_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI03_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_USI03_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_USI03_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI04_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_USI04_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_USI04_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI04_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_USI04_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_USI04_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI05_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_USI05_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_USI05_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_VGEN_D_PDMA_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_VGEN_D_PDMA_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_VGEN_D_PDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_VGEN_LITE_D_PERIC_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_VGEN_LITE_D_PERIC_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_VGEN_LITE_D_PERIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_XIU_D0_PERIC_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIC_UID_XIU_D0_PERIC_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIC_UID_XIU_D0_PERIC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_XIU_D1_PERIC_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIC_UID_XIU_D1_PERIC_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIC_UID_XIU_D1_PERIC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_XIU_MMU_PERIC_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIC_UID_XIU_MMU_PERIC_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIC_UID_XIU_MMU_PERIC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_XIU_P_PERIC_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIC_UID_XIU_P_PERIC_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIC_UID_XIU_P_PERIC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_BLK_PERIC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIC_UID_BLK_PERIC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIC_UID_BLK_PERIC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_UART_DBG_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_UART_DBG_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_UART_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_UART_DBG_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC_UID_UART_DBG_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC_UID_UART_DBG_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI00_USI_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI00_USI_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI00_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI00_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC_UID_USI00_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC_UID_USI00_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI01_USI_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI01_USI_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI01_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI01_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC_UID_USI01_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC_UID_USI01_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI02_USI_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI02_USI_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI02_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI02_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC_UID_USI02_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC_UID_USI02_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI03_USI_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI03_USI_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI03_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI03_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC_UID_USI03_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC_UID_USI03_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI04_USI_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI04_USI_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI04_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI04_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC_UID_USI04_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC_UID_USI04_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI09_USI_OIS_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI09_USI_OIS_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI09_USI_OIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC_UID_USI09_USI_OIS_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI10_USI_OIS_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI10_USI_OIS_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI10_USI_OIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC_UID_USI10_USI_OIS_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_SCLK__CGVAL,
    BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_SCLK__MANUAL,
    BLK_PERIC_UID_I3C00_OIS_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_USI_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_USI_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_RSTNSYNC_CLK_PERIC_USI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_PERIC_UID_RSTNSYNC_SR_CLK_PERIC_USI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI00_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC_UID_USI00_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC_UID_USI00_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI01_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC_UID_USI01_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC_UID_USI01_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI02_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC_UID_USI02_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC_UID_USI02_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI03_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC_UID_USI03_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC_UID_USI03_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI04_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC_UID_USI04_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC_UID_USI04_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIC_UID_USI05_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_PERIC_UID_USI05_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_PERIC_UID_USI05_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    MMC_CARD_QCH__QCH_EN,
    MMC_CARD_QCH__CLK_REQ,
    MMC_CARD_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC_QCH__QCH_EN,
    CMU_PERIC_QCH__CLK_REQ,
    CMU_PERIC_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_PERIC_QCH__QCH_EN,
    D_TZPC_PERIC_QCH__CLK_REQ,
    D_TZPC_PERIC_QCH__IGNORE_FORCE_PM_EN,
    GPIO_PERIC_QCH_GPIO__QCH_EN,
    GPIO_PERIC_QCH_GPIO__CLK_REQ,
    GPIO_PERIC_QCH_GPIO__IGNORE_FORCE_PM_EN,
    GPIO_PERICMMC_QCH_GPIO__QCH_EN,
    GPIO_PERICMMC_QCH_GPIO__CLK_REQ,
    GPIO_PERICMMC_QCH_GPIO__IGNORE_FORCE_PM_EN,
    PDMA_PERIC_QCH__QCH_EN,
    PDMA_PERIC_QCH__CLK_REQ,
    PDMA_PERIC_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D_PERIC_QCH__QCH_EN,
    PPMU_D_PERIC_QCH__CLK_REQ,
    PPMU_D_PERIC_QCH__IGNORE_FORCE_PM_EN,
    QE_D_PDMA_QCH__QCH_EN,
    QE_D_PDMA_QCH__CLK_REQ,
    QE_D_PDMA_QCH__IGNORE_FORCE_PM_EN,
    QE_D_SPDMA_QCH__QCH_EN,
    QE_D_SPDMA_QCH__CLK_REQ,
    QE_D_SPDMA_QCH__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PERIC_QCH_S0__QCH_EN,
    S2MPU_S0_PERIC_QCH_S0__CLK_REQ,
    S2MPU_S0_PERIC_QCH_S0__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PMMU0_PERIC_QCH_S0__QCH_EN,
    S2MPU_S0_PMMU0_PERIC_QCH_S0__CLK_REQ,
    S2MPU_S0_PMMU0_PERIC_QCH_S0__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_LP_CSIS_PERIC_QCH__QCH_EN,
    SLH_AXI_MI_LP_CSIS_PERIC_QCH__CLK_REQ,
    SLH_AXI_MI_LP_CSIS_PERIC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_PERIC_QCH__QCH_EN,
    SLH_AXI_MI_P_PERIC_QCH__CLK_REQ,
    SLH_AXI_MI_P_PERIC_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_SI_D_PERIC_QCH__QCH_EN,
    SLH_AXI_SI_D_PERIC_QCH__CLK_REQ,
    SLH_AXI_SI_D_PERIC_QCH__IGNORE_FORCE_PM_EN,
    SPC_PERIC_QCH__QCH_EN,
    SPC_PERIC_QCH__CLK_REQ,
    SPC_PERIC_QCH__IGNORE_FORCE_PM_EN,
    SPDMA_PERIC_QCH__QCH_EN,
    SPDMA_PERIC_QCH__CLK_REQ,
    SPDMA_PERIC_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_PERIC_QCH__QCH_EN,
    SYSREG_PERIC_QCH__CLK_REQ,
    SYSREG_PERIC_QCH__IGNORE_FORCE_PM_EN,
    UART_DBG_QCH__QCH_EN,
    UART_DBG_QCH__CLK_REQ,
    UART_DBG_QCH__IGNORE_FORCE_PM_EN,
    USI00_I2C_QCH__QCH_EN,
    USI00_I2C_QCH__CLK_REQ,
    USI00_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI00_USI_QCH__QCH_EN,
    USI00_USI_QCH__CLK_REQ,
    USI00_USI_QCH__IGNORE_FORCE_PM_EN,
    USI01_I2C_QCH__QCH_EN,
    USI01_I2C_QCH__CLK_REQ,
    USI01_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI01_USI_QCH__QCH_EN,
    USI01_USI_QCH__CLK_REQ,
    USI01_USI_QCH__IGNORE_FORCE_PM_EN,
    USI02_I2C_QCH__QCH_EN,
    USI02_I2C_QCH__CLK_REQ,
    USI02_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI02_USI_QCH__QCH_EN,
    USI02_USI_QCH__CLK_REQ,
    USI02_USI_QCH__IGNORE_FORCE_PM_EN,
    USI03_I2C_QCH__QCH_EN,
    USI03_I2C_QCH__CLK_REQ,
    USI03_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI03_USI_QCH__QCH_EN,
    USI03_USI_QCH__CLK_REQ,
    USI03_USI_QCH__IGNORE_FORCE_PM_EN,
    USI04_I2C_QCH__QCH_EN,
    USI04_I2C_QCH__CLK_REQ,
    USI04_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI04_USI_QCH__QCH_EN,
    USI04_USI_QCH__CLK_REQ,
    USI04_USI_QCH__IGNORE_FORCE_PM_EN,
    USI05_I2C_QCH__QCH_EN,
    USI05_I2C_QCH__CLK_REQ,
    USI05_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI09_USI_OIS_QCH__QCH_EN,
    USI09_USI_OIS_QCH__CLK_REQ,
    USI09_USI_OIS_QCH__IGNORE_FORCE_PM_EN,
    USI10_USI_OIS_QCH__QCH_EN,
    USI10_USI_OIS_QCH__CLK_REQ,
    USI10_USI_OIS_QCH__IGNORE_FORCE_PM_EN,
    VGEN_D_PDMA_QCH__QCH_EN,
    VGEN_D_PDMA_QCH__CLK_REQ,
    VGEN_D_PDMA_QCH__IGNORE_FORCE_PM_EN,
    VGEN_D_SPDMA_QCH__QCH_EN,
    VGEN_D_SPDMA_QCH__CLK_REQ,
    VGEN_D_SPDMA_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D_PERIC_QCH__QCH_EN,
    VGEN_LITE_D_PERIC_QCH__CLK_REQ,
    VGEN_LITE_D_PERIC_QCH__IGNORE_FORCE_PM_EN,
    I3C00_OIS_QCH_P__QCH_EN,
    I3C00_OIS_QCH_P__CLK_REQ,
    I3C00_OIS_QCH_P__IGNORE_FORCE_PM_EN,
    I3C00_OIS_QCH_S__QCH_EN,
    I3C00_OIS_QCH_S__CLK_REQ,
    I3C00_OIS_QCH_S__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_PERIS_NOC_USER__MUX_SEL,
    MUX_CLKCMU_PERIS_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_PERIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIS_GIC_USER__MUX_SEL,
    MUX_CLK_PERIS_GIC_USER__MUX_BUSY,
    MUX_CLK_PERIS_GIC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_PERIS_GIC__SELECT,
    MUX_CLK_PERIS_GIC__BUSY,
    MUX_CLK_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIS_NOCP__DIVRATIO,
    DIV_CLK_PERIS_NOCP__BUSY,
    DIV_CLK_PERIS_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_PERIS_OTP__DIVRATIO,
    DIV_CLK_PERIS_OTP__BUSY,
    DIV_CLK_PERIS_OTP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_DFTMUX_PERIS_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK__CGVAL,
    BLK_PERIS_UID_DFTMUX_PERIS_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK__MANUAL,
    BLK_PERIS_UID_DFTMUX_PERIS_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_GIC_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_GIC_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_GIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_LH_AXI_MI_IP_GIC_PERIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIS_UID_LH_AXI_MI_IP_GIC_PERIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIS_UID_LH_AXI_MI_IP_GIC_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_LH_AXI_SI_IP_GIC_PERIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIS_UID_LH_AXI_SI_IP_GIC_PERIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIS_UID_LH_AXI_SI_IP_GIC_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_PWM_IPCLKPORT_I_PCLK_S0__CGVAL,
    BLK_PERIS_UID_PWM_IPCLKPORT_I_PCLK_S0__MANUAL,
    BLK_PERIS_UID_PWM_IPCLKPORT_I_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__CGVAL,
    BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__MANUAL,
    BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_TMU_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_TMU_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_TMU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__CGVAL,
    BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__MANUAL,
    BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_XIU_P_PERIS_IPCLKPORT_ACLK__CGVAL,
    BLK_PERIS_UID_XIU_P_PERIS_IPCLKPORT_ACLK__MANUAL,
    BLK_PERIS_UID_XIU_P_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__CGVAL,
    BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__MANUAL,
    BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    GIC_QCH__QCH_EN,
    GIC_QCH__CLK_REQ,
    GIC_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_GIC_PERIS_QCH__QCH_EN,
    LH_AXI_MI_IP_GIC_PERIS_QCH__CLK_REQ,
    LH_AXI_MI_IP_GIC_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_QCH__QCH_EN,
    CMU_PERIS_QCH__CLK_REQ,
    CMU_PERIS_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_PERIS_QCH__QCH_EN,
    D_TZPC_PERIS_QCH__CLK_REQ,
    D_TZPC_PERIS_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_GIC_PERIS_QCH__QCH_EN,
    LH_AXI_SI_IP_GIC_PERIS_QCH__CLK_REQ,
    LH_AXI_SI_IP_GIC_PERIS_QCH__IGNORE_FORCE_PM_EN,
    PWM_QCH__QCH_EN,
    PWM_QCH__CLK_REQ,
    PWM_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_PERIS_QCH__QCH_EN,
    SLH_AXI_MI_P_PERIS_QCH__CLK_REQ,
    SLH_AXI_MI_P_PERIS_QCH__IGNORE_FORCE_PM_EN,
    SPC_PERIS_QCH__QCH_EN,
    SPC_PERIS_QCH__CLK_REQ,
    SPC_PERIS_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_PERIS_QCH__QCH_EN,
    SYSREG_PERIS_QCH__CLK_REQ,
    SYSREG_PERIS_QCH__IGNORE_FORCE_PM_EN,
    TMU_QCH__QCH_EN,
    TMU_QCH__CLK_REQ,
    TMU_QCH__IGNORE_FORCE_PM_EN,
    WDT0_QCH__QCH_EN,
    WDT0_QCH__CLK_REQ,
    WDT0_QCH__IGNORE_FORCE_PM_EN,
    WDT1_QCH__QCH_EN,
    WDT1_QCH__CLK_REQ,
    WDT1_QCH__IGNORE_FORCE_PM_EN,
    OTP_CON_TOP_QCH__QCH_EN,
    OTP_CON_TOP_QCH__CLK_REQ,
    OTP_CON_TOP_QCH__IGNORE_FORCE_PM_EN,
    PLL_AUD__LOCKTIME,
    PLL_AUD__ENABLE,
    PLL_AUD__MDIV,
    PLL_AUD__PDIV,
    PLL_AUD__SDIV,
    PLL_AUD__FDIV,
    PLL_AUD__STABLE,
    MUX_CLKCMU_AUD_CPU_USER__MUX_SEL,
    MUX_CLKCMU_AUD_CPU_USER__MUX_BUSY,
    MUX_CLKCMU_AUD_CPU_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_AUD_NOC_USER__MUX_SEL,
    MUX_CLKCMU_AUD_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_AUD_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CP_PCMC_CLK_USER__MUX_SEL,
    MUX_CP_PCMC_CLK_USER__MUX_BUSY,
    MUX_CP_PCMC_CLK_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKVTS_AUD_DMIC__SELECT,
    MUX_CLKVTS_AUD_DMIC__BUSY,
    MUX_CLKVTS_AUD_DMIC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_AUDIF__SELECT,
    MUX_CLK_AUD_AUDIF__BUSY,
    MUX_CLK_AUD_AUDIF__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_CPU__SELECT,
    MUX_CLK_AUD_CPU__BUSY,
    MUX_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_CPU_PLL__SELECT,
    MUX_CLK_AUD_CPU_PLL__BUSY,
    MUX_CLK_AUD_CPU_PLL__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_DSIF__SELECT,
    MUX_CLK_AUD_DSIF__BUSY,
    MUX_CLK_AUD_DSIF__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_FM__SELECT,
    MUX_CLK_AUD_FM__BUSY,
    MUX_CLK_AUD_FM__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_NOC__SELECT,
    MUX_CLK_AUD_NOC__BUSY,
    MUX_CLK_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_NOC_PLL__SELECT,
    MUX_CLK_AUD_NOC_PLL__BUSY,
    MUX_CLK_AUD_NOC_PLL__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_PCMC__SELECT,
    MUX_CLK_AUD_PCMC__BUSY,
    MUX_CLK_AUD_PCMC__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_UAIF0__SELECT,
    MUX_CLK_AUD_UAIF0__BUSY,
    MUX_CLK_AUD_UAIF0__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_UAIF1__SELECT,
    MUX_CLK_AUD_UAIF1__BUSY,
    MUX_CLK_AUD_UAIF1__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_UAIF2__SELECT,
    MUX_CLK_AUD_UAIF2__BUSY,
    MUX_CLK_AUD_UAIF2__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_UAIF3__SELECT,
    MUX_CLK_AUD_UAIF3__BUSY,
    MUX_CLK_AUD_UAIF3__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_UAIF4__SELECT,
    MUX_CLK_AUD_UAIF4__BUSY,
    MUX_CLK_AUD_UAIF4__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_UAIF5__SELECT,
    MUX_CLK_AUD_UAIF5__BUSY,
    MUX_CLK_AUD_UAIF5__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_AUD_UAIF6__SELECT,
    MUX_CLK_AUD_UAIF6__BUSY,
    MUX_CLK_AUD_UAIF6__ENABLE_AUTOMATIC_CLKGATING,
    MUX_HCHGEN_CLK_AUD_CPU__SELECT,
    MUX_HCHGEN_CLK_AUD_CPU__BUSY,
    MUX_HCHGEN_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_ACLK__DIVRATIO,
    DIV_CLK_AUD_ACLK__BUSY,
    DIV_CLK_AUD_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_AUDIF__DIVRATIO,
    DIV_CLK_AUD_AUDIF__BUSY,
    DIV_CLK_AUD_AUDIF__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_CNT__DIVRATIO,
    DIV_CLK_AUD_CNT__BUSY,
    DIV_CLK_AUD_CNT__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_CPU__DIVRATIO,
    DIV_CLK_AUD_CPU__BUSY,
    DIV_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_CPU_ACP__DIVRATIO,
    DIV_CLK_AUD_CPU_ACP__BUSY,
    DIV_CLK_AUD_CPU_ACP__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_CPU_PCLKDBG__DIVRATIO,
    DIV_CLK_AUD_CPU_PCLKDBG__BUSY,
    DIV_CLK_AUD_CPU_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_DSIF__DIVRATIO,
    DIV_CLK_AUD_DSIF__BUSY,
    DIV_CLK_AUD_DSIF__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_FM__DIVRATIO,
    DIV_CLK_AUD_FM__BUSY,
    DIV_CLK_AUD_FM__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_FM_SPDY__DIVRATIO,
    DIV_CLK_AUD_FM_SPDY__BUSY,
    DIV_CLK_AUD_FM_SPDY__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_MCLK__DIVRATIO,
    DIV_CLK_AUD_MCLK__BUSY,
    DIV_CLK_AUD_MCLK__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_NOCD__DIVRATIO,
    DIV_CLK_AUD_NOCD__BUSY,
    DIV_CLK_AUD_NOCD__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_NOCP__DIVRATIO,
    DIV_CLK_AUD_NOCP__BUSY,
    DIV_CLK_AUD_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_PCMC__DIVRATIO,
    DIV_CLK_AUD_PCMC__BUSY,
    DIV_CLK_AUD_PCMC__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_SERIAL_LIF__DIVRATIO,
    DIV_CLK_AUD_SERIAL_LIF__BUSY,
    DIV_CLK_AUD_SERIAL_LIF__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_SERIAL_LIF_CORE__DIVRATIO,
    DIV_CLK_AUD_SERIAL_LIF_CORE__BUSY,
    DIV_CLK_AUD_SERIAL_LIF_CORE__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_UAIF0__DIVRATIO,
    DIV_CLK_AUD_UAIF0__BUSY,
    DIV_CLK_AUD_UAIF0__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_UAIF1__DIVRATIO,
    DIV_CLK_AUD_UAIF1__BUSY,
    DIV_CLK_AUD_UAIF1__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_UAIF2__DIVRATIO,
    DIV_CLK_AUD_UAIF2__BUSY,
    DIV_CLK_AUD_UAIF2__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_UAIF3__DIVRATIO,
    DIV_CLK_AUD_UAIF3__BUSY,
    DIV_CLK_AUD_UAIF3__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_UAIF4__DIVRATIO,
    DIV_CLK_AUD_UAIF4__BUSY,
    DIV_CLK_AUD_UAIF4__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_UAIF5__DIVRATIO,
    DIV_CLK_AUD_UAIF5__BUSY,
    DIV_CLK_AUD_UAIF5__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_AUD_UAIF6__DIVRATIO,
    DIV_CLK_AUD_UAIF6__BUSY,
    DIV_CLK_AUD_UAIF6__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_GRAY2BIN_AUD_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_GRAY2BIN_AUD_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_GRAY2BIN_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__CGVAL,
    BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__MANUAL,
    BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__CGVAL,
    BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__MANUAL,
    BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_SYS_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_SYS_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_SYS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__CGVAL,
    BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__MANUAL,
    BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_XCLK__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_XCLK__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_XCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__CGVAL,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__MANUAL,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__CGVAL,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__MANUAL,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__CGVAL,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__MANUAL,
    BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM__CGVAL,
    BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM__MANUAL,
    BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_LH_AXI_MI_IP_PERIASB_AUD_IPCLKPORT_I_CLK__CGVAL,
    BLK_AUD_UID_LH_AXI_MI_IP_PERIASB_AUD_IPCLKPORT_I_CLK__MANUAL,
    BLK_AUD_UID_LH_AXI_MI_IP_PERIASB_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK__CGVAL,
    BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK__MANUAL,
    BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK__CGVAL,
    BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK__MANUAL,
    BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK__CGVAL,
    BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK__MANUAL,
    BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_VGEN_LITE_D_AUD_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_VGEN_LITE_D_AUD_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_VGEN_LITE_D_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__CGVAL,
    BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__MANUAL,
    BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__CGVAL,
    BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__MANUAL,
    BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_LH_AXI_SI_IP_PERIASB_AUD_IPCLKPORT_I_CLK__CGVAL,
    BLK_AUD_UID_LH_AXI_SI_IP_PERIASB_AUD_IPCLKPORT_I_CLK__MANUAL,
    BLK_AUD_UID_LH_AXI_SI_IP_PERIASB_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__CGVAL,
    BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__MANUAL,
    BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK__CGVAL,
    BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK__MANUAL,
    BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK__CGVAL,
    BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK__MANUAL,
    BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__CGVAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__MANUAL,
    BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__ENABLE_AUTOMATIC_CLKGATING,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__CGVAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__MANUAL,
    BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    ABOX_QCH_CNT__QCH_EN,
    ABOX_QCH_CNT__CLK_REQ,
    ABOX_QCH_CNT__IGNORE_FORCE_PM_EN,
    ABOX_QCH_CPU0__QCH_EN,
    ABOX_QCH_CPU0__CLK_REQ,
    ABOX_QCH_CPU0__IGNORE_FORCE_PM_EN,
    ABOX_QCH_CPU1__QCH_EN,
    ABOX_QCH_CPU1__CLK_REQ,
    ABOX_QCH_CPU1__IGNORE_FORCE_PM_EN,
    ABOX_QCH_CPU2__QCH_EN,
    ABOX_QCH_CPU2__CLK_REQ,
    ABOX_QCH_CPU2__IGNORE_FORCE_PM_EN,
    ABOX_QCH_L2__QCH_EN,
    ABOX_QCH_L2__CLK_REQ,
    ABOX_QCH_L2__IGNORE_FORCE_PM_EN,
    ABOX_QCH_NEON0__QCH_EN,
    ABOX_QCH_NEON0__CLK_REQ,
    ABOX_QCH_NEON0__IGNORE_FORCE_PM_EN,
    ABOX_QCH_NEON1__QCH_EN,
    ABOX_QCH_NEON1__CLK_REQ,
    ABOX_QCH_NEON1__IGNORE_FORCE_PM_EN,
    ABOX_QCH_NEON2__QCH_EN,
    ABOX_QCH_NEON2__CLK_REQ,
    ABOX_QCH_NEON2__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__QCH_EN,
    RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__CLK_REQ,
    RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    ABOX_QCH_CCLK_ASB__QCH_EN,
    ABOX_QCH_CCLK_ASB__CLK_REQ,
    ABOX_QCH_CCLK_ASB__IGNORE_FORCE_PM_EN,
    ABOX_QCH_CCLK_ACP__QCH_EN,
    ABOX_QCH_CCLK_ACP__CLK_REQ,
    ABOX_QCH_CCLK_ACP__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__QCH_EN,
    RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__CLK_REQ,
    RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK_DSIF__QCH_EN,
    ABOX_QCH_BCLK_DSIF__CLK_REQ,
    ABOX_QCH_BCLK_DSIF__IGNORE_FORCE_PM_EN,
    ABOX_QCH_ACLK__QCH_EN,
    ABOX_QCH_ACLK__CLK_REQ,
    ABOX_QCH_ACLK__IGNORE_FORCE_PM_EN,
    ABOX_QCH_ACLK_ACP__QCH_EN,
    ABOX_QCH_ACLK_ACP__CLK_REQ,
    ABOX_QCH_ACLK_ACP__IGNORE_FORCE_PM_EN,
    ABOX_QCH_ACLK_ASB__QCH_EN,
    ABOX_QCH_ACLK_ASB__CLK_REQ,
    ABOX_QCH_ACLK_ASB__IGNORE_FORCE_PM_EN,
    ABOX_QCH_C2A0__QCH_EN,
    ABOX_QCH_C2A0__CLK_REQ,
    ABOX_QCH_C2A0__IGNORE_FORCE_PM_EN,
    ABOX_QCH_C2A1__QCH_EN,
    ABOX_QCH_C2A1__CLK_REQ,
    ABOX_QCH_C2A1__IGNORE_FORCE_PM_EN,
    ABOX_QCH_XCLK__QCH_EN,
    ABOX_QCH_XCLK__CLK_REQ,
    ABOX_QCH_XCLK__IGNORE_FORCE_PM_EN,
    CMU_AUD_QCH__QCH_EN,
    CMU_AUD_QCH__CLK_REQ,
    CMU_AUD_QCH__IGNORE_FORCE_PM_EN,
    DMIC_AUD0_QCH_PCLK__QCH_EN,
    DMIC_AUD0_QCH_PCLK__CLK_REQ,
    DMIC_AUD0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    DMIC_AUD1_QCH_PCLK__QCH_EN,
    DMIC_AUD1_QCH_PCLK__CLK_REQ,
    DMIC_AUD1_QCH_PCLK__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_PERIASB_AUD_QCH__QCH_EN,
    LH_AXI_MI_IP_PERIASB_AUD_QCH__CLK_REQ,
    LH_AXI_MI_IP_PERIASB_AUD_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D_AUD_QCH__QCH_EN,
    LH_AXI_SI_D_AUD_QCH__CLK_REQ,
    LH_AXI_SI_D_AUD_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AUD0_QCH__QCH_EN,
    MAILBOX_AUD0_QCH__CLK_REQ,
    MAILBOX_AUD0_QCH__IGNORE_FORCE_PM_EN,
    MAILBOX_AUD1_QCH__QCH_EN,
    MAILBOX_AUD1_QCH__CLK_REQ,
    MAILBOX_AUD1_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D_AUD_QCH__QCH_EN,
    PPMU_D_AUD_QCH__CLK_REQ,
    PPMU_D_AUD_QCH__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_AUD_QCH_ACLK__QCH_EN,
    SERIAL_LIF_AUD_QCH_ACLK__CLK_REQ,
    SERIAL_LIF_AUD_QCH_ACLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_AUD_QCH_PCLK__QCH_EN,
    SERIAL_LIF_AUD_QCH_PCLK__CLK_REQ,
    SERIAL_LIF_AUD_QCH_PCLK__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_AUD_QCH_S0__QCH_EN,
    SYSMMU_S0_AUD_QCH_S0__CLK_REQ,
    SYSMMU_S0_AUD_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_AUD_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_AUD_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_AUD_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSREG_AUD_QCH__QCH_EN,
    SYSREG_AUD_QCH__CLK_REQ,
    SYSREG_AUD_QCH__IGNORE_FORCE_PM_EN,
    VGEN_LITE_D_AUD_QCH__QCH_EN,
    VGEN_LITE_D_AUD_QCH__CLK_REQ,
    VGEN_LITE_D_AUD_QCH__IGNORE_FORCE_PM_EN,
    WDT_AUD_QCH__QCH_EN,
    WDT_AUD_QCH__CLK_REQ,
    WDT_AUD_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_AUD_QCH__QCH_EN,
    D_TZPC_AUD_QCH__CLK_REQ,
    D_TZPC_AUD_QCH__IGNORE_FORCE_PM_EN,
    ECU_AUD_QCH__QCH_EN,
    ECU_AUD_QCH__CLK_REQ,
    ECU_AUD_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_PERIASB_AUD_QCH__QCH_EN,
    LH_AXI_SI_IP_PERIASB_AUD_QCH__CLK_REQ,
    LH_AXI_SI_IP_PERIASB_AUD_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_AUD_QCH__QCH_EN,
    SLH_AXI_MI_P_AUD_QCH__CLK_REQ,
    SLH_AXI_MI_P_AUD_QCH__IGNORE_FORCE_PM_EN,
    ABOX_QCH_PCMC_CLK__QCH_EN,
    ABOX_QCH_PCMC_CLK__CLK_REQ,
    ABOX_QCH_PCMC_CLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_AUD_QCH_BCLK__QCH_EN,
    SERIAL_LIF_AUD_QCH_BCLK__CLK_REQ,
    SERIAL_LIF_AUD_QCH_BCLK__IGNORE_FORCE_PM_EN,
    SERIAL_LIF_AUD_QCH_CCLK__QCH_EN,
    SERIAL_LIF_AUD_QCH_CCLK__CLK_REQ,
    SERIAL_LIF_AUD_QCH_CCLK__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK0__QCH_EN,
    ABOX_QCH_BCLK0__CLK_REQ,
    ABOX_QCH_BCLK0__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK1__QCH_EN,
    ABOX_QCH_BCLK1__CLK_REQ,
    ABOX_QCH_BCLK1__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK2__QCH_EN,
    ABOX_QCH_BCLK2__CLK_REQ,
    ABOX_QCH_BCLK2__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK3__QCH_EN,
    ABOX_QCH_BCLK3__CLK_REQ,
    ABOX_QCH_BCLK3__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK4__QCH_EN,
    ABOX_QCH_BCLK4__CLK_REQ,
    ABOX_QCH_BCLK4__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK5__QCH_EN,
    ABOX_QCH_BCLK5__CLK_REQ,
    ABOX_QCH_BCLK5__IGNORE_FORCE_PM_EN,
    ABOX_QCH_BCLK6__QCH_EN,
    ABOX_QCH_BCLK6__CLK_REQ,
    ABOX_QCH_BCLK6__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_USB_NOC_USER__MUX_SEL,
    MUX_CLKCMU_USB_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_USB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_USB_USB20DRD_USER__MUX_SEL,
    MUX_CLKCMU_USB_USB20DRD_USER__MUX_BUSY,
    MUX_CLKCMU_USB_USB20DRD_USER__ENABLE_AUTOMATIC_CLKGATING,

    MUX_CLK_USB_USB20DRD__SELECT,
    MUX_CLK_USB_USB20DRD__BUSY,
    MUX_CLK_USB_USB20DRD__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_USB_NOC_DIV3__DIVRATIO,
    DIV_CLK_USB_NOC_DIV3__BUSY,
    DIV_CLK_USB_NOC_DIV3__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK__CGVAL,
    BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK__MANUAL,
    BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK__CGVAL,
    BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK__MANUAL,
    BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK__CGVAL,
    BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK__MANUAL,
    BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_PPMU_USB_IPCLKPORT_ACLK__CGVAL,
    BLK_USB_UID_PPMU_USB_IPCLKPORT_ACLK__MANUAL,
    BLK_USB_UID_PPMU_USB_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_PPMU_USB_IPCLKPORT_PCLK__CGVAL,
    BLK_USB_UID_PPMU_USB_IPCLKPORT_PCLK__MANUAL,
    BLK_USB_UID_PPMU_USB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK__CGVAL,
    BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK__MANUAL,
    BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_S2MPU_S0_PMMU0_USB_IPCLKPORT_CLK__CGVAL,
    BLK_USB_UID_S2MPU_S0_PMMU0_USB_IPCLKPORT_CLK__MANUAL,
    BLK_USB_UID_S2MPU_S0_PMMU0_USB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_S2MPU_S0_USB_IPCLKPORT_CLK__CGVAL,
    BLK_USB_UID_S2MPU_S0_USB_IPCLKPORT_CLK__MANUAL,
    BLK_USB_UID_S2MPU_S0_USB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK__CGVAL,
    BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK__MANUAL,
    BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_SPC_USB_IPCLKPORT_PCLK__CGVAL,
    BLK_USB_UID_SPC_USB_IPCLKPORT_PCLK__MANUAL,
    BLK_USB_UID_SPC_USB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK__CGVAL,
    BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK__MANUAL,
    BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_URAM_IPCLKPORT_ACLK__CGVAL,
    BLK_USB_UID_URAM_IPCLKPORT_ACLK__MANUAL,
    BLK_USB_UID_URAM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_CTRL_PCLK__CGVAL,
    BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_CTRL_PCLK__MANUAL,
    BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_CTRL_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBLINK_ACLK__CGVAL,
    BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBLINK_ACLK__MANUAL,
    BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBLINK_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBSUBCTL_APB_PCLK__CGVAL,
    BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBSUBCTL_APB_PCLK__MANUAL,
    BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USBSUBCTL_APB_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK__CGVAL,
    BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK__MANUAL,
    BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK__CGVAL,
    BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK__MANUAL,
    BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_XIU_P0_USB_IPCLKPORT_ACLK__CGVAL,
    BLK_USB_UID_XIU_P0_USB_IPCLKPORT_ACLK__MANUAL,
    BLK_USB_UID_XIU_P0_USB_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_AS_APB_EUSBPHY_USB_IPCLKPORT_PCLKM__CGVAL,
    BLK_USB_UID_AS_APB_EUSBPHY_USB_IPCLKPORT_PCLKM__MANUAL,
    BLK_USB_UID_AS_APB_EUSBPHY_USB_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_APB_CLK__CGVAL,
    BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_APB_CLK__MANUAL,
    BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_EUSB_APB_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_40__CGVAL,
    BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_40__MANUAL,
    BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_40__ENABLE_AUTOMATIC_CLKGATING,
    CMU_USB_QCH__QCH_EN,
    CMU_USB_QCH__CLK_REQ,
    CMU_USB_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_USB_QCH__QCH_EN,
    D_TZPC_USB_QCH__CLK_REQ,
    D_TZPC_USB_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_D_USB_QCH__QCH_EN,
    LH_AXI_SI_D_USB_QCH__CLK_REQ,
    LH_AXI_SI_D_USB_QCH__IGNORE_FORCE_PM_EN,
    PPMU_USB_QCH__QCH_EN,
    PPMU_USB_QCH__CLK_REQ,
    PPMU_USB_QCH__IGNORE_FORCE_PM_EN,
    S2MPU_S0_PMMU0_USB_QCH_S0__QCH_EN,
    S2MPU_S0_PMMU0_USB_QCH_S0__CLK_REQ,
    S2MPU_S0_PMMU0_USB_QCH_S0__IGNORE_FORCE_PM_EN,
    S2MPU_S0_USB_QCH_S0__QCH_EN,
    S2MPU_S0_USB_QCH_S0__CLK_REQ,
    S2MPU_S0_USB_QCH_S0__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_USB_QCH__QCH_EN,
    SLH_AXI_MI_P_USB_QCH__CLK_REQ,
    SLH_AXI_MI_P_USB_QCH__IGNORE_FORCE_PM_EN,
    SPC_USB_QCH__QCH_EN,
    SPC_USB_QCH__CLK_REQ,
    SPC_USB_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_USB_QCH__QCH_EN,
    SYSREG_USB_QCH__CLK_REQ,
    SYSREG_USB_QCH__IGNORE_FORCE_PM_EN,
    USB20DRD_TOP_QCH_S_EUSBCTL__QCH_EN,
    USB20DRD_TOP_QCH_S_EUSBCTL__CLK_REQ,
    USB20DRD_TOP_QCH_S_EUSBCTL__IGNORE_FORCE_PM_EN,
    USB20DRD_TOP_QCH_S_SUBCTRL__QCH_EN,
    USB20DRD_TOP_QCH_S_SUBCTRL__CLK_REQ,
    USB20DRD_TOP_QCH_S_SUBCTRL__IGNORE_FORCE_PM_EN,
    VGEN_LITE_USB_QCH__QCH_EN,
    VGEN_LITE_USB_QCH__CLK_REQ,
    VGEN_LITE_USB_QCH__IGNORE_FORCE_PM_EN,
    USB20DRD_TOP_QCH_S_EUSBPHY__QCH_EN,
    USB20DRD_TOP_QCH_S_EUSBPHY__CLK_REQ,
    USB20DRD_TOP_QCH_S_EUSBPHY__IGNORE_FORCE_PM_EN,
    USB20DRD_TOP_QCH_S_LINK__QCH_EN,
    USB20DRD_TOP_QCH_S_LINK__CLK_REQ,
    USB20DRD_TOP_QCH_S_LINK__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_ICPU_NOCD_1_USER__MUX_SEL,
    MUX_CLKCMU_ICPU_NOCD_1_USER__MUX_BUSY,
    MUX_CLKCMU_ICPU_NOCD_1_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_ICPU_NOC_0_USER__MUX_SEL,
    MUX_CLKCMU_ICPU_NOC_0_USER__MUX_BUSY,
    MUX_CLKCMU_ICPU_NOC_0_USER__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_ICPU_NOCP__DIVRATIO,
    DIV_CLK_ICPU_NOCP__BUSY,
    DIV_CLK_ICPU_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_ICPU_PCLKDBG__DIVRATIO,
    DIV_CLK_ICPU_PCLKDBG__BUSY,
    DIV_CLK_ICPU_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__CGVAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__MANUAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__CGVAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__MANUAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__CGVAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__MANUAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKM__CGVAL,
    BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKM__MANUAL,
    BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__CGVAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__MANUAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__CGVAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__MANUAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_LH_AXI_SI_LD_ICPU_RGBP_IPCLKPORT_I_CLK__CGVAL,
    BLK_ICPU_UID_LH_AXI_SI_LD_ICPU_RGBP_IPCLKPORT_I_CLK__MANUAL,
    BLK_ICPU_UID_LH_AXI_SI_LD_ICPU_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__CGVAL,
    BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__MANUAL,
    BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__CGVAL,
    BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__MANUAL,
    BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__CGVAL,
    BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__MANUAL,
    BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__CGVAL,
    BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__MANUAL,
    BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__CGVAL,
    BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__MANUAL,
    BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__CGVAL,
    BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__MANUAL,
    BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__CGVAL,
    BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__MANUAL,
    BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__CGVAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__MANUAL,
    BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__CGVAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__MANUAL,
    BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    ICPU_QCH_CPU0__QCH_EN,
    ICPU_QCH_CPU0__CLK_REQ,
    ICPU_QCH_CPU0__IGNORE_FORCE_PM_EN,
    ICPU_QCH_CPU_SI__QCH_EN,
    ICPU_QCH_CPU_SI__CLK_REQ,
    ICPU_QCH_CPU_SI__IGNORE_FORCE_PM_EN,
    ICPU_QCH_L2__QCH_EN,
    ICPU_QCH_L2__CLK_REQ,
    ICPU_QCH_L2__IGNORE_FORCE_PM_EN,
    ICPU_QCH_NEON__QCH_EN,
    ICPU_QCH_NEON__CLK_REQ,
    ICPU_QCH_NEON__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_ICPU_CORE_QCH__QCH_EN,
    RSTNSYNC_CLK_ICPU_CORE_QCH__CLK_REQ,
    RSTNSYNC_CLK_ICPU_CORE_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_ICPU_CPUPO_QCH__QCH_EN,
    RSTNSYNC_CLK_ICPU_CPUPO_QCH__CLK_REQ,
    RSTNSYNC_CLK_ICPU_CPUPO_QCH__IGNORE_FORCE_PM_EN,
    RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__QCH_EN,
    RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__CLK_REQ,
    RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__IGNORE_FORCE_PM_EN,
    ICPU_QCH_PERI__QCH_EN,
    ICPU_QCH_PERI__CLK_REQ,
    ICPU_QCH_PERI__IGNORE_FORCE_PM_EN,
    ICPU_QCH_PERI_MI__QCH_EN,
    ICPU_QCH_PERI_MI__CLK_REQ,
    ICPU_QCH_PERI_MI__IGNORE_FORCE_PM_EN,
    LH_AXI_MI_IP_ICPU_QCH__QCH_EN,
    LH_AXI_MI_IP_ICPU_QCH__CLK_REQ,
    LH_AXI_MI_IP_ICPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_LD_ICPU_RGBP_QCH__QCH_EN,
    LH_AXI_SI_LD_ICPU_RGBP_QCH__CLK_REQ,
    LH_AXI_SI_LD_ICPU_RGBP_QCH__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_ICPU_QCH_S0__QCH_EN,
    SYSMMU_S0_ICPU_QCH_S0__CLK_REQ,
    SYSMMU_S0_ICPU_QCH_S0__IGNORE_FORCE_PM_EN,
    SYSMMU_S0_PMMU0_ICPU_QCH_S0__QCH_EN,
    SYSMMU_S0_PMMU0_ICPU_QCH_S0__CLK_REQ,
    SYSMMU_S0_PMMU0_ICPU_QCH_S0__IGNORE_FORCE_PM_EN,
    VGEN_LITE_ICPU_QCH__QCH_EN,
    VGEN_LITE_ICPU_QCH__CLK_REQ,
    VGEN_LITE_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_QCH__QCH_EN,
    CMU_ICPU_QCH__CLK_REQ,
    CMU_ICPU_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_ICPU_QCH__QCH_EN,
    D_TZPC_ICPU_QCH__CLK_REQ,
    D_TZPC_ICPU_QCH__IGNORE_FORCE_PM_EN,
    LH_AXI_SI_IP_ICPU_QCH__QCH_EN,
    LH_AXI_SI_IP_ICPU_QCH__CLK_REQ,
    LH_AXI_SI_IP_ICPU_QCH__IGNORE_FORCE_PM_EN,
    PPMU_D_ICPU_QCH__QCH_EN,
    PPMU_D_ICPU_QCH__CLK_REQ,
    PPMU_D_ICPU_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_ICPU_QCH__QCH_EN,
    SLH_AXI_MI_P_ICPU_QCH__CLK_REQ,
    SLH_AXI_MI_P_ICPU_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_ICPU_QCH__QCH_EN,
    SYSREG_ICPU_QCH__CLK_REQ,
    SYSREG_ICPU_QCH__IGNORE_FORCE_PM_EN,
    MUX_CLKCMU_USI_IP_USER__MUX_SEL,
    MUX_CLKCMU_USI_IP_USER__MUX_BUSY,
    MUX_CLKCMU_USI_IP_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLKCMU_USI_NOC_USER__MUX_SEL,
    MUX_CLKCMU_USI_NOC_USER__MUX_BUSY,
    MUX_CLKCMU_USI_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_USI_I2C__SELECT,
    MUX_CLK_USI_I2C__BUSY,
    MUX_CLK_USI_I2C__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_USI_USI06__SELECT,
    MUX_CLK_USI_USI06__BUSY,
    MUX_CLK_USI_USI06__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_USI_USI07__SELECT,
    MUX_CLK_USI_USI07__BUSY,
    MUX_CLK_USI_USI07__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_USI_USI06_USI__DIVRATIO,
    DIV_CLK_USI_USI06_USI__BUSY,
    DIV_CLK_USI_USI06_USI__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_USI_USI07_USI__DIVRATIO,
    DIV_CLK_USI_USI07_USI__BUSY,
    DIV_CLK_USI_USI07_USI__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_USI_USI_I2C__DIVRATIO,
    DIV_CLK_USI_USI_I2C__BUSY,
    DIV_CLK_USI_USI_I2C__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_CMU_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_USI_UID_CMU_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_USI_UID_CMU_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_D_TZPC_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_USI_UID_D_TZPC_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_USI_UID_D_TZPC_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_GPIO_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_USI_UID_GPIO_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_USI_UID_GPIO_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_RSTNSYNC_CLK_USI_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_USI_UID_RSTNSYNC_CLK_USI_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_USI_UID_RSTNSYNC_CLK_USI_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_RSTNSYNC_SR_CLK_USI_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_USI_UID_RSTNSYNC_SR_CLK_USI_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_USI_UID_RSTNSYNC_SR_CLK_USI_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_SLH_AXI_MI_P_USI_IPCLKPORT_I_CLK__CGVAL,
    BLK_USI_UID_SLH_AXI_MI_P_USI_IPCLKPORT_I_CLK__MANUAL,
    BLK_USI_UID_SLH_AXI_MI_P_USI_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_SYSREG_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_USI_UID_SYSREG_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_USI_UID_SYSREG_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_USI06_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_USI_UID_USI06_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_USI_UID_USI06_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_USI06_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_USI_UID_USI06_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_USI_UID_USI06_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_USI07_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_USI_UID_USI07_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_USI_UID_USI07_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_USI07_USI_IPCLKPORT_PCLK__CGVAL,
    BLK_USI_UID_USI07_USI_IPCLKPORT_PCLK__MANUAL,
    BLK_USI_UID_USI07_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_USI08_I2C_IPCLKPORT_PCLK__CGVAL,
    BLK_USI_UID_USI08_I2C_IPCLKPORT_PCLK__MANUAL,
    BLK_USI_UID_USI08_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_RSTNSYNC_CLK_USI_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_USI_UID_RSTNSYNC_CLK_USI_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_USI_UID_RSTNSYNC_CLK_USI_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI06_USI_IPCLKPORT_CLK__CGVAL,
    BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI06_USI_IPCLKPORT_CLK__MANUAL,
    BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI06_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_USI06_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_USI_UID_USI06_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_USI_UID_USI06_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI07_USI_IPCLKPORT_CLK__CGVAL,
    BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI07_USI_IPCLKPORT_CLK__MANUAL,
    BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI07_USI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_USI07_USI_IPCLKPORT_IPCLK__CGVAL,
    BLK_USI_UID_USI07_USI_IPCLKPORT_IPCLK__MANUAL,
    BLK_USI_UID_USI07_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI_I2C_IPCLKPORT_CLK__CGVAL,
    BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI_I2C_IPCLKPORT_CLK__MANUAL,
    BLK_USI_UID_RSTNSYNC_SR_CLK_USI_USI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_USI06_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_USI_UID_USI06_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_USI_UID_USI06_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_USI07_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_USI_UID_USI07_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_USI_UID_USI07_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_USI_UID_USI08_I2C_IPCLKPORT_IPCLK__CGVAL,
    BLK_USI_UID_USI08_I2C_IPCLKPORT_IPCLK__MANUAL,
    BLK_USI_UID_USI08_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_USI_QCH__QCH_EN,
    CMU_USI_QCH__CLK_REQ,
    CMU_USI_QCH__IGNORE_FORCE_PM_EN,
    D_TZPC_USI_QCH__QCH_EN,
    D_TZPC_USI_QCH__CLK_REQ,
    D_TZPC_USI_QCH__IGNORE_FORCE_PM_EN,
    GPIO_USI_QCH_GPIO__QCH_EN,
    GPIO_USI_QCH_GPIO__CLK_REQ,
    GPIO_USI_QCH_GPIO__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_P_USI_QCH__QCH_EN,
    SLH_AXI_MI_P_USI_QCH__CLK_REQ,
    SLH_AXI_MI_P_USI_QCH__IGNORE_FORCE_PM_EN,
    SYSREG_USI_QCH__QCH_EN,
    SYSREG_USI_QCH__CLK_REQ,
    SYSREG_USI_QCH__IGNORE_FORCE_PM_EN,
    USI06_I2C_QCH__QCH_EN,
    USI06_I2C_QCH__CLK_REQ,
    USI06_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI06_USI_QCH__QCH_EN,
    USI06_USI_QCH__CLK_REQ,
    USI06_USI_QCH__IGNORE_FORCE_PM_EN,
    USI07_I2C_QCH__QCH_EN,
    USI07_I2C_QCH__CLK_REQ,
    USI07_I2C_QCH__IGNORE_FORCE_PM_EN,
    USI07_USI_QCH__QCH_EN,
    USI07_USI_QCH__CLK_REQ,
    USI07_USI_QCH__IGNORE_FORCE_PM_EN,
    USI08_I2C_QCH__QCH_EN,
    USI08_I2C_QCH__CLK_REQ,
    USI08_I2C_QCH__IGNORE_FORCE_PM_EN,
    PLL_MIF_S2D__LOCKTIME,
    PLL_MIF_S2D__ENABLE,
    PLL_MIF_S2D__STABLE,
    PLL_MIF_S2D__MDIV,
    PLL_MIF_S2D__PDIV,
    PLL_MIF_S2D__SDIV,
    CLKMUX_MIF_DDRPHY2X_S2D__MUX_SEL,
    CLKMUX_MIF_DDRPHY2X_S2D__MUX_BUSY,
    CLKMUX_MIF_DDRPHY2X_S2D__ENABLE_AUTOMATIC_CLKGATING,
    MUX_CLK_S2D_CORE__SELECT,
    MUX_CLK_S2D_CORE__BUSY,
    MUX_CLK_S2D_CORE__ENABLE_AUTOMATIC_CLKGATING,
    DIV_CLK_MIF_NOCD_S2D__DIVRATIO,
    DIV_CLK_MIF_NOCD_S2D__BUSY,
    DIV_CLK_MIF_NOCD_S2D__ENABLE_AUTOMATIC_CLKGATING,
    BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__CGVAL,
    BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__MANUAL,
    BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__CGVAL,
    BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__MANUAL,
    BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__CGVAL,
    BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__MANUAL,
    BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__CGVAL,
    BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__MANUAL,
    BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK__CGVAL,
    BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK__MANUAL,
    BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__CGVAL,
    BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__MANUAL,
    BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__CGVAL,
    BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__MANUAL,
    BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_S2D_QCH__QCH_EN,
    CMU_S2D_QCH__CLK_REQ,
    CMU_S2D_QCH__IGNORE_FORCE_PM_EN,
    SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__QCH_EN,
    SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__CLK_REQ,
    SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__IGNORE_FORCE_PM_EN,
    DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0__QCH_EN,
    DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0__CLK_REQ,
    DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0__IGNORE_FORCE_PM_EN,
    DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1__QCH_EN,
    DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1__CLK_REQ,
    DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1__IGNORE_FORCE_PM_EN,
    DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2__QCH_EN,
    DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2__CLK_REQ,
    DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2__IGNORE_FORCE_PM_EN,
    DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3__QCH_EN,
    DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3__CLK_REQ,
    DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3__IGNORE_FORCE_PM_EN,
    DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4__QCH_EN,
    DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4__CLK_REQ,
    DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4__IGNORE_FORCE_PM_EN,
    PLL_MIF_MAIN__LOCKTIME_MIF1,
    PLL_MIF_MAIN__ENABLE_MIF1,
    PLL_MIF_MAIN__STABLE_MIF1,
    PLL_MIF_MAIN__MDIV_MIF1,
    PLL_MIF_MAIN__PDIV_MIF1,
    PLL_MIF_MAIN__SDIV_MIF1,
    PLL_MIF_SUB__LOCKTIME_MIF1,
    PLL_MIF_SUB__ENABLE_MIF1,
    PLL_MIF_SUB__STABLE_MIF1,
    PLL_MIF_SUB__MDIV_MIF1,
    PLL_MIF_SUB__PDIV_MIF1,
    PLL_MIF_SUB__SDIV_MIF1,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL,
    BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL,
    BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_LH_MPACE_MI_D_MIF_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF1_UID_LH_MPACE_MI_D_MIF_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF1_UID_LH_MPACE_MI_D_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL,
    BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL,
    BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL,
    BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL,
    BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL,
    BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL,
    BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL,
    BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL,
    BLK_MIF1_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    end_of_sfr_access,
    num_of_sfr_access = end_of_sfr_access - SFR_ACCESS_TYPE,
};
#endif
