Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 19 18:41:37 2021
| Host         : hp6g4-mlab-2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   322 |
|    Minimum number of control sets                        |   322 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1160 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   322 |
| >= 0 to < 4        |    90 |
| >= 4 to < 6        |    82 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     5 |
| >= 16              |    94 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1976 |          603 |
| No           | No                    | Yes                    |             135 |           47 |
| No           | Yes                   | No                     |             438 |          157 |
| Yes          | No                    | No                     |            1271 |          354 |
| Yes          | No                    | Yes                    |             127 |           34 |
| Yes          | Yes                   | No                     |             445 |          123 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                            |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/top_nqueens_0/U0/fsm_9/logic/FSM_onehot_state_reg[4]   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_4/logic/valid_aux_reg_i_1__4_n_0  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_4/logic/done_aux_reg_i_1__4_n_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_1/ce_reg_i_1__7_n_0               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_1/acks_out_reg_i_1__7_n_0         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_1/done_s                          |                                                                                                                                                                                                                                                          | design_1_i/comblock_0/U0/comblock_i/reg0_o[0]                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_4/logic/FSM_onehot_state_reg[1]   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_1/logic/done_aux                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_5/reset_control_reg_i_1__3_n_0    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_8/acks_out                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_8/logic/done_aux_reg_i_1__0_n_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_8/reset_control_reg_i_1__0_n_0    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_1/logic/valid_aux                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_2/reset_control_reg_i_1__6_n_0    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_5/logic/valid_aux_reg_i_1__3_n_0  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_2/ce_reg_i_1__6_n_0               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_7/ce_reg_i_1__1_n_0               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_5/logic/done_aux_reg_i_1__3_n_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_5/ce_reg_i_1__3_n_0               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_7/reset_control_reg_i_1__1_n_0    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_5/logic/FSM_onehot_state_reg[2]   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_6/reset_control_reg_i_1__2_n_0    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_9/logic/done_aux_reg_i_1_n_0      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_5/acks_out_reg_i_1__3_n_0         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_2/acks_out_reg_i_1__6_n_0         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_2/logic/valid_aux_reg_i_1__6_n_0  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_6/ce_reg_i_1__2_n_0               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_9/reset_control_reg_i_1_n_0       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_2/logic/done_aux_reg_i_1__6_n_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_6/acks_out                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_6/logic/valid_aux_reg_i_1__2_n_0  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_9/logic/valid_aux_reg_i_1_n_0     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_9/ce_reg_i_1_n_0                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_2/logic/FSM_onehot_state_reg[1]   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_6/logic/done_aux_reg_i_1__2_n_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_3/reset_control_reg_i_1__5_n_0    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_8/ce_reg_i_1__0_n_0               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                             | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_6/logic/FSM_onehot_state_reg[2]   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_8/logic/FSM_onehot_state_reg[4]   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[4]_0       |                                                                                                                                                                                                                                                          | design_1_i/comblock_0/U0/comblock_i/reg0_o[0]                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_1/reset_control_reg_i_1__7_n_0    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/flag_s_reg_i_1_n_0                    |                                                                                                                                                                                                                                                          | design_1_i/comblock_0/U0/comblock_i/reg0_o[0]                                                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_9/acks_out                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_3/ce_reg_i_1__5_n_0               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_3/acks_out_reg_i_1__5_n_0         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_3/logic/valid_aux_reg_i_1__5_n_0  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_7/acks_out                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_3/logic/done_aux_reg_i_1__5_n_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_3/logic/FSM_onehot_state_reg[4]   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_8/logic/valid_aux_reg_i_1__0_n_0  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_7/logic/valid_aux_reg_i_1__1_n_0  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_7/logic/done_aux_reg_i_1__1_n_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_4/ce_reg_i_1__4_n_0               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg_i_1__4_n_0         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_7/logic/FSM_onehot_state_reg[2]   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_1/logic/FSM_onehot_state_reg[1]_1 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_4/reset_control_reg_i_1__4_n_0    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                     |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_6/ce                                                                                                                                                                                                                     | design_1_i/top_nqueens_0/U0/fsm_5/AR[0]                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_5/logic/E[0]                                                                                                                                                                                                             | design_1_i/top_nqueens_0/U0/fsm_4/SR[0]                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_4/logic/E[0]                                                                                                                                                                                                             | design_1_i/top_nqueens_0/U0/fsm_3/SR[0]                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_4/ce                                                                                                                                                                                                                     | design_1_i/top_nqueens_0/U0/fsm_3/AR[0]                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_3/logic/E[0]                                                                                                                                                                                                             | design_1_i/top_nqueens_0/U0/fsm_2/SR[0]                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_3/ce                                                                                                                                                                                                                     | design_1_i/top_nqueens_0/U0/fsm_2/AR[0]                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_2/logic/E[0]                                                                                                                                                                                                             | design_1_i/top_nqueens_0/U0/fsm_1/SR[0]                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_2/ce                                                                                                                                                                                                                     | design_1_i/top_nqueens_0/U0/fsm_1/AR[0]                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_1/logic/E[0]                                                                                                                                                                                                             | design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state[4]_i_1__7_n_0                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_1/ce                                                                                                                                                                                                                     | design_1_i/top_nqueens_0/U0/ack_in_1                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_7/logic/a_j_reg[4]_i_2__1_n_0     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[4]_i_2__1_n_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[4]_i_2__1_n_0       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_6/logic/a_j_reg[4]_i_2__2_n_0     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_6/logic/count_reg[4]_i_2__2_n_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_6/logic/j_reg[4]_i_2__2_n_0       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_1/logic/a_j                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_5/logic/j_reg[4]_i_2__3_n_0       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_5/logic/a_j_reg[4]_i_2__3_n_0     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_5/logic/count_reg[4]_i_2__3_n_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_4/logic/a_j_reg[4]_i_2__4_n_0     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_4/logic/count_reg[4]_i_2__4_n_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_4/logic/j_reg[4]_i_2__4_n_0       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_3/logic/count_reg[4]_i_2__5_n_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_3/logic/a_j_reg[4]_i_2__5_n_0     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_3/logic/j_reg[4]_i_2__5_n_0       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_2/logic/a_j_reg[4]_i_2__6_n_0     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_2/logic/count_reg[4]_i_2__6_n_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_2/logic/j_reg[4]_i_2__6_n_0       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_1/logic/j                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_1/logic/count                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/top_nqueens_0/U0/fsm_1/reset_control                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_9/ce                                                                                                                                                                                                                     | design_1_i/top_nqueens_0/U0/fsm_8/AR[0]                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[4]_i_2_n_0          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_7/logic/E[0]                                                                                                                                                                                                             | design_1_i/top_nqueens_0/U0/fsm_6/SR[0]                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[4]_i_2_n_0      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_9/logic/a_j_reg[4]_i_2_n_0        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[4]_i_2__0_n_0       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                3 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[4]_i_2__0_n_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                   |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/fsm_8/logic/a_j_reg[4]_i_2__0_n_0     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/top_nqueens_0/U0/a_in_1_reg[4]_i_2_n_0                 |                                                                                                                                                                                                                                                          | design_1_i/comblock_0/U0/comblock_i/reg0_o[0]                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_5/ce                                                                                                                                                                                                                     | design_1_i/top_nqueens_0/U0/fsm_4/AR[0]                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_8/logic/E[0]                                                                                                                                                                                                             | design_1_i/top_nqueens_0/U0/fsm_7/SR[0]                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_8/ce                                                                                                                                                                                                                     | design_1_i/top_nqueens_0/U0/fsm_7/AR[0]                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_9/logic/E[0]                                                                                                                                                                                                             | design_1_i/top_nqueens_0/U0/fsm_8/SR[0]                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_7/ce                                                                                                                                                                                                                     | design_1_i/top_nqueens_0/U0/fsm_6/AR[0]                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/top_nqueens_0/U0/fsm_6/logic/E[0]                                                                                                                                                                                                             | design_1_i/top_nqueens_0/U0/fsm_5/SR[0]                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                 |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/comblock_0/U0/AXIL_inst/p_0_in                                                                                                                                                                                               |                4 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/comblock_0/U0/AXIL_inst/axi_awready0                                                                                                                                                                                                          | design_1_i/comblock_0/U0/AXIL_inst/p_0_in                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/comblock_0/U0/AXIL_inst/axi_arready0                                                                                                                                                                                                          | design_1_i/comblock_0/U0/AXIL_inst/p_0_in                                                                                                                                                                                               |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                        |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                   | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                  |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |                2 |             10 |
|  design_1_i/top_nqueens_0/U0/fsm_1/asout_array[1]_8                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             10 |
| ~design_1_i/top_nqueens_0/U0/fsm_9/ack_out_9                       |                                                                                                                                                                                                                                                          | design_1_i/comblock_0/U0/comblock_i/reg0_o[0]                                                                                                                                                                                           |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[10]_i_1_n_0                                                                                                                                                                                |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                          |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                             |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                  | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_0                                                                                                                                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |
|  design_1_i/top_nqueens_0/U0/fsm_2/asout_array[2]_7                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                             |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  design_1_i/top_nqueens_0/U0/fsm_3/asout_array[3]_6                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/top_nqueens_0/U0/fsm_4/asout_array[4]_5                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                               |                                                                                                                                                                                                                                         |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                 |                                                                                                                                                                                                                                         |                5 |             28 |
|  design_1_i/top_nqueens_0/U0/fsm_5/asout_array[5]_4_BUFG           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               19 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |               10 |             34 |
|  design_1_i/top_nqueens_0/U0/fsm_6/asout_array[6]_3_BUFG           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             36 |
|  design_1_i/top_nqueens_0/U0/fsm_7/asout_array[7]_2_BUFG           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             40 |
|  design_1_i/top_nqueens_0/U0/fsm_8/asout_array[8]_1_BUFG           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               17 |             48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               26 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              394 |           1536 |
+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


