Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan  7 17:33:18 2021
| Host         : DESKTOP-CU9DUSH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.384        0.000                      0                13178        0.072        0.000                      0                13178        3.750        0.000                       0                  1924  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.384        0.000                      0                13178        0.072        0.000                      0                13178        3.750        0.000                       0                  1924  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 s_sea/RAM_reg_0_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 3.573ns (54.946%)  route 2.930ns (45.054%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.593     5.145    s_sea/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  s_sea/RAM_reg_0_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.017 r  s_sea/RAM_reg_0_9/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.082    s_sea/RAM_reg_0_9_n_0
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.507 r  s_sea/RAM_reg_1_9/DOADO[0]
                         net (fo=1, routed)           1.666    10.173    s_sea/RAM_reg_1_9_n_35
    SLICE_X48Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.297 r  s_sea/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           1.198    11.496    s_fish1/rgb_reg_reg[9]
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.152    11.648 r  s_fish1/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    11.648    s_fish1_n_2
    SLICE_X41Y31         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.440    14.812    clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.180    14.992    
                         clock uncertainty           -0.035    14.956    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.075    15.031    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 s_sea/RAM_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 3.545ns (54.988%)  route 2.902ns (45.012%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.611     5.162    s_sea/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  s_sea/RAM_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.034 r  s_sea/RAM_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.100    s_sea/RAM_reg_0_6_n_0
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.525 r  s_sea/RAM_reg_1_6/DOADO[0]
                         net (fo=1, routed)           1.603    10.128    s_sea/RAM_reg_1_6_n_35
    SLICE_X55Y26         LUT5 (Prop_lut5_I1_O)        0.124    10.252 r  s_sea/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           1.233    11.485    s_fish1/rgb_reg_reg[6]
    SLICE_X39Y26         LUT3 (Prop_lut3_I2_O)        0.124    11.609 r  s_fish1/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.609    s_fish1_n_5
    SLICE_X39Y26         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.433    14.805    clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X39Y26         FDRE (Setup_fdre_C_D)        0.029    15.057    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.609    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 s_sea/RAM_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 3.570ns (55.060%)  route 2.914ns (44.940%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.615     5.166    s_sea/clk_IBUF_BUFG
    RAMB36_X1Y0          RAMB36E1                                     r  s_sea/RAM_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.038 r  s_sea/RAM_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.104    s_sea/RAM_reg_0_5_n_0
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.529 r  s_sea/RAM_reg_1_5/DOADO[0]
                         net (fo=1, routed)           1.838    10.367    s_sea/RAM_reg_1_5_n_35
    SLICE_X48Y30         LUT5 (Prop_lut5_I1_O)        0.124    10.491 r  s_sea/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           1.010    11.501    s_fish1/rgb_reg_reg[5]
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.149    11.650 r  s_fish1/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.650    s_fish1_n_6
    SLICE_X43Y30         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.439    14.811    clk_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)        0.075    15.109    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 loc_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 1.096ns (16.994%)  route 5.353ns (83.006%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.551     5.103    clk_IBUF_BUFG
    SLICE_X44Y26         FDRE                                         r  loc_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  loc_reg[1][9]/Q
                         net (fo=96, routed)          4.498    10.056    s_fish1/Q[9]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124    10.180 r  s_fish1/data_o[7]_i_7/O
                         net (fo=1, routed)           0.000    10.180    s_fish1/data_o[7]_i_7_n_0
    SLICE_X57Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    10.397 r  s_fish1/data_o_reg[7]_i_2/O
                         net (fo=1, routed)           0.856    11.253    s_fish1/data_o_reg[7]_i_2_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I0_O)        0.299    11.552 r  s_fish1/data_o[7]_i_1/O
                         net (fo=1, routed)           0.000    11.552    s_fish1/data_o0[7]
    SLICE_X53Y11         FDRE                                         r  s_fish1/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.452    14.824    s_fish1/clk_IBUF_BUFG
    SLICE_X53Y11         FDRE                                         r  s_fish1/data_o_reg[7]/C
                         clock pessimism              0.259    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X53Y11         FDRE (Setup_fdre_C_D)        0.031    15.078    s_fish1/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 s_sea/RAM_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 3.571ns (56.392%)  route 2.761ns (43.608%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.615     5.166    s_sea/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  s_sea/RAM_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.038 r  s_sea/RAM_reg_0_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.104    s_sea/RAM_reg_0_1_n_0
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.529 r  s_sea/RAM_reg_1_1/DOADO[0]
                         net (fo=1, routed)           1.831    10.360    s_sea/RAM_reg_1_1_n_35
    SLICE_X35Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.484 r  s_sea/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.865    11.349    s_fish1/rgb_reg_reg[1]
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.150    11.499 r  s_fish1/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.499    s_fish1_n_10
    SLICE_X35Y28         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.435    14.807    clk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.187    14.994    
                         clock uncertainty           -0.035    14.958    
    SLICE_X35Y28         FDRE (Setup_fdre_C_D)        0.075    15.033    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 s_sea/RAM_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 3.545ns (56.303%)  route 2.751ns (43.697%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.603     5.154    s_sea/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  s_sea/RAM_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.026 r  s_sea/RAM_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.092    s_sea/RAM_reg_0_0_n_0
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.517 r  s_sea/RAM_reg_1_0/DOADO[0]
                         net (fo=1, routed)           1.601    10.117    s_sea/RAM_reg_1_0_n_35
    SLICE_X14Y28         LUT5 (Prop_lut5_I1_O)        0.124    10.241 r  s_sea/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           1.085    11.327    s_fish1/rgb_reg_reg[0]
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.124    11.451 r  s_fish1/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.451    s_fish1_n_11
    SLICE_X35Y28         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.435    14.807    clk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X35Y28         FDRE (Setup_fdre_C_D)        0.029    15.059    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 loc_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_sea/RAM_reg_1_9/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.456ns (7.989%)  route 5.252ns (92.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.551     5.103    clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  loc_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  loc_reg[0][0]/Q
                         net (fo=24, routed)          5.252    10.811    s_sea/Q[0]
    RAMB36_X1Y13         RAMB36E1                                     r  s_sea/RAM_reg_1_9/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.470    14.841    s_sea/clk_IBUF_BUFG
    RAMB36_X1Y13         RAMB36E1                                     r  s_sea/RAM_reg_1_9/CLKARDCLK
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.420    s_sea/RAM_reg_1_9
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 s_sea/RAM_reg_0_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 3.545ns (56.938%)  route 2.681ns (43.062%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.598     5.150    s_sea/clk_IBUF_BUFG
    RAMB36_X2Y11         RAMB36E1                                     r  s_sea/RAM_reg_0_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.022 r  s_sea/RAM_reg_0_8/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.087    s_sea/RAM_reg_0_8_n_0
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.512 r  s_sea/RAM_reg_1_8/DOADO[0]
                         net (fo=1, routed)           1.608    10.120    s_sea/RAM_reg_1_8_n_35
    SLICE_X55Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.244 r  s_sea/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           1.008    11.252    s_fish1/rgb_reg_reg[8]
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.124    11.376 r  s_fish1/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.376    s_fish1_n_3
    SLICE_X41Y31         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.440    14.812    clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.180    14.992    
                         clock uncertainty           -0.035    14.956    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.029    14.985    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 s_sea/RAM_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 3.573ns (56.639%)  route 2.735ns (43.361%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.613     5.164    s_sea/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  s_sea/RAM_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.036 r  s_sea/RAM_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.102    s_sea/RAM_reg_0_3_n_0
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.527 r  s_sea/RAM_reg_1_3/DOADO[0]
                         net (fo=1, routed)           1.288     9.815    s_sea/RAM_reg_1_3_n_35
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.939 r  s_sea/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           1.382    11.321    s_fish1/rgb_reg_reg[3]
    SLICE_X35Y28         LUT3 (Prop_lut3_I2_O)        0.152    11.473 r  s_fish1/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.473    s_fish1_n_8
    SLICE_X35Y28         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.435    14.807    clk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X35Y28         FDRE (Setup_fdre_C_D)        0.075    15.105    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 loc_reg[1][1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 2.127ns (33.909%)  route 4.145ns (66.091%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.560     5.112    clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  loc_reg[1][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  loc_reg[1][1]_rep__0/Q
                         net (fo=128, routed)         2.254     7.821    s_fish1/RAM_reg_4864_5119_2_2/A1
    SLICE_X38Y4          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.539     8.360 r  s_fish1/RAM_reg_4864_5119_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.360    s_fish1/RAM_reg_4864_5119_2_2/OA
    SLICE_X38Y4          MUXF7 (Prop_muxf7_I1_O)      0.214     8.574 r  s_fish1/RAM_reg_4864_5119_2_2/F7.A/O
                         net (fo=1, routed)           0.000     8.574    s_fish1/RAM_reg_4864_5119_2_2/O1
    SLICE_X38Y4          MUXF8 (Prop_muxf8_I1_O)      0.088     8.662 r  s_fish1/RAM_reg_4864_5119_2_2/F8/O
                         net (fo=1, routed)           0.961     9.623    s_fish1/RAM_reg_4864_5119_2_2_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I0_O)        0.319     9.942 r  s_fish1/data_o[2]_i_8/O
                         net (fo=1, routed)           0.000     9.942    s_fish1/data_o[2]_i_8_n_0
    SLICE_X39Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    10.154 r  s_fish1/data_o_reg[2]_i_3/O
                         net (fo=1, routed)           0.931    11.085    s_fish1/data_o_reg[2]_i_3_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I1_O)        0.299    11.384 r  s_fish1/data_o[2]_i_1/O
                         net (fo=1, routed)           0.000    11.384    s_fish1/data_o0[2]
    SLICE_X44Y12         FDRE                                         r  s_fish1/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        1.447    14.819    s_fish1/clk_IBUF_BUFG
    SLICE_X44Y12         FDRE                                         r  s_fish1/data_o_reg[2]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X44Y12         FDRE (Setup_fdre_C_D)        0.029    15.071    s_fish1/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -11.384    
  -------------------------------------------------------------------
                         slack                                  3.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 loc_reg[1][0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_512_767_8_8/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X51Y34         FDRE                                         r  loc_reg[1][0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  loc_reg[1][0]_rep__6/Q
                         net (fo=128, routed)         0.254     1.872    s_fish1/RAM_reg_512_767_8_8/A0
    SLICE_X50Y34         RAMS64E                                      r  s_fish1/RAM_reg_512_767_8_8/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.833     1.991    s_fish1/RAM_reg_512_767_8_8/WCLK
    SLICE_X50Y34         RAMS64E                                      r  s_fish1/RAM_reg_512_767_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X50Y34         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    s_fish1/RAM_reg_512_767_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 loc_reg[1][0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_512_767_8_8/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X51Y34         FDRE                                         r  loc_reg[1][0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  loc_reg[1][0]_rep__6/Q
                         net (fo=128, routed)         0.254     1.872    s_fish1/RAM_reg_512_767_8_8/A0
    SLICE_X50Y34         RAMS64E                                      r  s_fish1/RAM_reg_512_767_8_8/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.833     1.991    s_fish1/RAM_reg_512_767_8_8/WCLK
    SLICE_X50Y34         RAMS64E                                      r  s_fish1/RAM_reg_512_767_8_8/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X50Y34         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    s_fish1/RAM_reg_512_767_8_8/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 loc_reg[1][0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_512_767_8_8/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X51Y34         FDRE                                         r  loc_reg[1][0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  loc_reg[1][0]_rep__6/Q
                         net (fo=128, routed)         0.254     1.872    s_fish1/RAM_reg_512_767_8_8/A0
    SLICE_X50Y34         RAMS64E                                      r  s_fish1/RAM_reg_512_767_8_8/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.833     1.991    s_fish1/RAM_reg_512_767_8_8/WCLK
    SLICE_X50Y34         RAMS64E                                      r  s_fish1/RAM_reg_512_767_8_8/RAMS64E_C/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X50Y34         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    s_fish1/RAM_reg_512_767_8_8/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 loc_reg[1][0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_512_767_8_8/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X51Y34         FDRE                                         r  loc_reg[1][0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  loc_reg[1][0]_rep__6/Q
                         net (fo=128, routed)         0.254     1.872    s_fish1/RAM_reg_512_767_8_8/A0
    SLICE_X50Y34         RAMS64E                                      r  s_fish1/RAM_reg_512_767_8_8/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.833     1.991    s_fish1/RAM_reg_512_767_8_8/WCLK
    SLICE_X50Y34         RAMS64E                                      r  s_fish1/RAM_reg_512_767_8_8/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X50Y34         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    s_fish1/RAM_reg_512_767_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 loc_reg[1][3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.361%)  route 0.236ns (62.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  loc_reg[1][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  loc_reg[1][3]_rep__0/Q
                         net (fo=128, routed)         0.236     1.849    s_fish1/RAM_reg_3840_4095_2_2/A3
    SLICE_X42Y19         RAMS64E                                      r  s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.825     1.983    s_fish1/RAM_reg_3840_4095_2_2/WCLK
    SLICE_X42Y19         RAMS64E                                      r  s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.479     1.504    
    SLICE_X42Y19         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.744    s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 loc_reg[1][3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.361%)  route 0.236ns (62.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  loc_reg[1][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  loc_reg[1][3]_rep__0/Q
                         net (fo=128, routed)         0.236     1.849    s_fish1/RAM_reg_3840_4095_2_2/A3
    SLICE_X42Y19         RAMS64E                                      r  s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.825     1.983    s_fish1/RAM_reg_3840_4095_2_2/WCLK
    SLICE_X42Y19         RAMS64E                                      r  s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.479     1.504    
    SLICE_X42Y19         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.744    s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 loc_reg[1][3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.361%)  route 0.236ns (62.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  loc_reg[1][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  loc_reg[1][3]_rep__0/Q
                         net (fo=128, routed)         0.236     1.849    s_fish1/RAM_reg_3840_4095_2_2/A3
    SLICE_X42Y19         RAMS64E                                      r  s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.825     1.983    s_fish1/RAM_reg_3840_4095_2_2/WCLK
    SLICE_X42Y19         RAMS64E                                      r  s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_C/CLK
                         clock pessimism             -0.479     1.504    
    SLICE_X42Y19         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.744    s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 loc_reg[1][3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.361%)  route 0.236ns (62.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  loc_reg[1][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  loc_reg[1][3]_rep__0/Q
                         net (fo=128, routed)         0.236     1.849    s_fish1/RAM_reg_3840_4095_2_2/A3
    SLICE_X42Y19         RAMS64E                                      r  s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.825     1.983    s_fish1/RAM_reg_3840_4095_2_2/WCLK
    SLICE_X42Y19         RAMS64E                                      r  s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.479     1.504    
    SLICE_X42Y19         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.744    s_fish1/RAM_reg_3840_4095_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 loc_reg[1][1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_2560_2815_3_3/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.634%)  route 0.291ns (67.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  loc_reg[1][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  loc_reg[1][1]_rep__1/Q
                         net (fo=96, routed)          0.291     1.900    s_fish1/RAM_reg_2560_2815_3_3/A1
    SLICE_X52Y23         RAMS64E                                      r  s_fish1/RAM_reg_2560_2815_3_3/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.824     1.982    s_fish1/RAM_reg_2560_2815_3_3/WCLK
    SLICE_X52Y23         RAMS64E                                      r  s_fish1/RAM_reg_2560_2815_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X52Y23         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.791    s_fish1/RAM_reg_2560_2815_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 loc_reg[1][1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_fish1/RAM_reg_2560_2815_3_3/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.634%)  route 0.291ns (67.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  loc_reg[1][1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  loc_reg[1][1]_rep__1/Q
                         net (fo=96, routed)          0.291     1.900    s_fish1/RAM_reg_2560_2815_3_3/A1
    SLICE_X52Y23         RAMS64E                                      r  s_fish1/RAM_reg_2560_2815_3_3/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1923, routed)        0.824     1.982    s_fish1/RAM_reg_2560_2815_3_3/WCLK
    SLICE_X52Y23         RAMS64E                                      r  s_fish1/RAM_reg_2560_2815_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.482    
    SLICE_X52Y23         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.791    s_fish1/RAM_reg_2560_2815_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   s_sea/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   s_sea/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   s_sea/RAM_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   s_sea/RAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   s_sea/RAM_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   s_sea/RAM_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  s_sea/RAM_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   s_sea/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   s_sea/RAM_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   s_sea/RAM_reg_1_11/CLKARDCLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y31  s_fish1/RAM_reg_1792_2047_10_10/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y30  s_fish1/RAM_reg_1792_2047_11_11/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y30  s_fish1/RAM_reg_1792_2047_11_11/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y30  s_fish1/RAM_reg_1792_2047_11_11/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y30  s_fish1/RAM_reg_1792_2047_11_11/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17  s_fish1/RAM_reg_3328_3583_2_2/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y21  s_fish1/RAM_reg_6656_6911_3_3/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17  s_fish1/RAM_reg_3328_3583_2_2/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17  s_fish1/RAM_reg_3328_3583_2_2/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17  s_fish1/RAM_reg_3328_3583_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y31  s_fish1/RAM_reg_1792_2047_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y42  s_fish1/RAM_reg_1792_2047_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y44  s_fish1/RAM_reg_3328_3583_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y44  s_fish1/RAM_reg_3328_3583_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y44  s_fish1/RAM_reg_3328_3583_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y44  s_fish1/RAM_reg_3328_3583_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y5   s_fish1/RAM_reg_5120_5375_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y42  s_fish1/RAM_reg_1792_2047_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y42  s_fish1/RAM_reg_1792_2047_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y42  s_fish1/RAM_reg_1792_2047_1_1/RAMS64E_D/CLK



