// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "testmp")
  (DATE "07/19/2018 18:10:56")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 10.0 Build 218 06/27/2010 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (344:344:344) (375:375:375))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (458:458:458) (501:501:501))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (892:892:892) (1041:1041:1041))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1652:1652:1652))
        (PORT d[1] (1129:1129:1129) (1320:1320:1320))
        (PORT d[2] (1228:1228:1228) (1434:1434:1434))
        (PORT d[3] (1219:1219:1219) (1382:1382:1382))
        (PORT d[4] (1363:1363:1363) (1585:1585:1585))
        (PORT d[5] (1203:1203:1203) (1387:1387:1387))
        (PORT d[6] (1237:1237:1237) (1438:1438:1438))
        (PORT d[7] (1051:1051:1051) (1193:1193:1193))
        (PORT d[8] (1042:1042:1042) (1198:1198:1198))
        (PORT d[9] (1476:1476:1476) (1714:1714:1714))
        (PORT d[10] (1210:1210:1210) (1405:1405:1405))
        (PORT d[11] (1134:1134:1134) (1332:1332:1332))
        (PORT d[12] (1276:1276:1276) (1493:1493:1493))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1064:1064:1064) (1184:1184:1184))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (PORT d[0] (1271:1271:1271) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1654:1654:1654))
        (PORT d[1] (1140:1140:1140) (1335:1335:1335))
        (PORT d[2] (1117:1117:1117) (1315:1315:1315))
        (PORT d[3] (1220:1220:1220) (1382:1382:1382))
        (PORT d[4] (1371:1371:1371) (1593:1593:1593))
        (PORT d[5] (1204:1204:1204) (1387:1387:1387))
        (PORT d[6] (1238:1238:1238) (1438:1438:1438))
        (PORT d[7] (1052:1052:1052) (1193:1193:1193))
        (PORT d[8] (1043:1043:1043) (1198:1198:1198))
        (PORT d[9] (1477:1477:1477) (1714:1714:1714))
        (PORT d[10] (1211:1211:1211) (1405:1405:1405))
        (PORT d[11] (1135:1135:1135) (1332:1332:1332))
        (PORT d[12] (1277:1277:1277) (1493:1493:1493))
        (PORT clk (1266:1266:1266) (1293:1293:1293))
        (PORT ena (1291:1291:1291) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1293:1293:1293))
        (PORT d[0] (1291:1291:1291) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (852:852:852) (983:983:983))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (688:688:688) (786:786:786))
        (PORT d[1] (827:827:827) (945:945:945))
        (PORT d[2] (730:730:730) (851:851:851))
        (PORT d[3] (707:707:707) (824:824:824))
        (PORT d[4] (835:835:835) (953:953:953))
        (PORT d[5] (868:868:868) (991:991:991))
        (PORT d[6] (952:952:952) (1089:1089:1089))
        (PORT d[7] (840:840:840) (970:970:970))
        (PORT d[8] (946:946:946) (1073:1073:1073))
        (PORT d[9] (821:821:821) (933:933:933))
        (PORT d[10] (1241:1241:1241) (1447:1447:1447))
        (PORT d[11] (1181:1181:1181) (1389:1389:1389))
        (PORT d[12] (1425:1425:1425) (1667:1667:1667))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (926:926:926) (985:985:985))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (PORT d[0] (1210:1210:1210) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (690:690:690) (789:789:789))
        (PORT d[1] (801:801:801) (912:912:912))
        (PORT d[2] (745:745:745) (861:861:861))
        (PORT d[3] (708:708:708) (824:824:824))
        (PORT d[4] (836:836:836) (953:953:953))
        (PORT d[5] (869:869:869) (991:991:991))
        (PORT d[6] (953:953:953) (1089:1089:1089))
        (PORT d[7] (841:841:841) (970:970:970))
        (PORT d[8] (947:947:947) (1073:1073:1073))
        (PORT d[9] (822:822:822) (933:933:933))
        (PORT d[10] (1242:1242:1242) (1447:1447:1447))
        (PORT d[11] (1182:1182:1182) (1389:1389:1389))
        (PORT d[12] (1426:1426:1426) (1667:1667:1667))
        (PORT clk (1271:1271:1271) (1297:1297:1297))
        (PORT ena (1147:1147:1147) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1297:1297:1297))
        (PORT d[0] (1147:1147:1147) (1239:1239:1239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (643:643:643) (729:729:729))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (772:772:772) (885:885:885))
        (PORT d[1] (715:715:715) (836:836:836))
        (PORT d[2] (842:842:842) (962:962:962))
        (PORT d[3] (688:688:688) (792:792:792))
        (PORT d[4] (844:844:844) (959:959:959))
        (PORT d[5] (684:684:684) (782:782:782))
        (PORT d[6] (1379:1379:1379) (1562:1562:1562))
        (PORT d[7] (934:934:934) (1055:1055:1055))
        (PORT d[8] (861:861:861) (988:988:988))
        (PORT d[9] (871:871:871) (992:992:992))
        (PORT d[10] (1028:1028:1028) (1194:1194:1194))
        (PORT d[11] (925:925:925) (1048:1048:1048))
        (PORT d[12] (931:931:931) (1050:1050:1050))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1116:1116:1116) (1205:1205:1205))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT d[0] (1402:1402:1402) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (767:767:767) (885:885:885))
        (PORT d[1] (716:716:716) (836:836:836))
        (PORT d[2] (710:710:710) (813:813:813))
        (PORT d[3] (689:689:689) (792:792:792))
        (PORT d[4] (856:856:856) (975:975:975))
        (PORT d[5] (685:685:685) (782:782:782))
        (PORT d[6] (1380:1380:1380) (1562:1562:1562))
        (PORT d[7] (935:935:935) (1055:1055:1055))
        (PORT d[8] (862:862:862) (988:988:988))
        (PORT d[9] (872:872:872) (992:992:992))
        (PORT d[10] (1029:1029:1029) (1194:1194:1194))
        (PORT d[11] (926:926:926) (1048:1048:1048))
        (PORT d[12] (932:932:932) (1050:1050:1050))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT ena (1133:1133:1133) (1214:1214:1214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT d[0] (1133:1133:1133) (1214:1214:1214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (487:487:487) (559:559:559))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (680:680:680) (780:780:780))
        (PORT d[1] (851:851:851) (967:967:967))
        (PORT d[2] (539:539:539) (630:630:630))
        (PORT d[3] (669:669:669) (776:776:776))
        (PORT d[4] (647:647:647) (740:740:740))
        (PORT d[5] (653:653:653) (746:746:746))
        (PORT d[6] (961:961:961) (1093:1093:1093))
        (PORT d[7] (654:654:654) (759:759:759))
        (PORT d[8] (696:696:696) (808:808:808))
        (PORT d[9] (688:688:688) (788:788:788))
        (PORT d[10] (1082:1082:1082) (1275:1275:1275))
        (PORT d[11] (970:970:970) (1150:1150:1150))
        (PORT d[12] (1399:1399:1399) (1626:1626:1626))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (764:764:764) (803:803:803))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (PORT d[0] (1048:1048:1048) (1096:1096:1096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (697:697:697) (794:794:794))
        (PORT d[1] (634:634:634) (722:722:722))
        (PORT d[2] (554:554:554) (639:639:639))
        (PORT d[3] (670:670:670) (776:776:776))
        (PORT d[4] (648:648:648) (740:740:740))
        (PORT d[5] (654:654:654) (746:746:746))
        (PORT d[6] (962:962:962) (1093:1093:1093))
        (PORT d[7] (655:655:655) (759:759:759))
        (PORT d[8] (697:697:697) (808:808:808))
        (PORT d[9] (689:689:689) (788:788:788))
        (PORT d[10] (1083:1083:1083) (1275:1275:1275))
        (PORT d[11] (971:971:971) (1150:1150:1150))
        (PORT d[12] (1400:1400:1400) (1626:1626:1626))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT ena (979:979:979) (1051:1051:1051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT d[0] (979:979:979) (1051:1051:1051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (638:638:638) (725:725:725))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (554:554:554) (642:642:642))
        (PORT d[1] (653:653:653) (739:739:739))
        (PORT d[2] (570:570:570) (669:669:669))
        (PORT d[3] (792:792:792) (913:913:913))
        (PORT d[4] (825:825:825) (942:942:942))
        (PORT d[5] (836:836:836) (951:951:951))
        (PORT d[6] (965:965:965) (1100:1100:1100))
        (PORT d[7] (641:641:641) (734:734:734))
        (PORT d[8] (654:654:654) (745:745:745))
        (PORT d[9] (687:687:687) (783:783:783))
        (PORT d[10] (1396:1396:1396) (1623:1623:1623))
        (PORT d[11] (948:948:948) (1130:1130:1130))
        (PORT d[12] (1457:1457:1457) (1704:1704:1704))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (775:775:775) (815:815:815))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (PORT d[0] (1059:1059:1059) (1108:1108:1108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (676:676:676) (778:778:778))
        (PORT d[1] (832:832:832) (946:946:946))
        (PORT d[2] (573:573:573) (671:671:671))
        (PORT d[3] (793:793:793) (913:913:913))
        (PORT d[4] (832:832:832) (941:941:941))
        (PORT d[5] (837:837:837) (951:951:951))
        (PORT d[6] (966:966:966) (1100:1100:1100))
        (PORT d[7] (642:642:642) (734:734:734))
        (PORT d[8] (655:655:655) (745:745:745))
        (PORT d[9] (688:688:688) (783:783:783))
        (PORT d[10] (1397:1397:1397) (1623:1623:1623))
        (PORT d[11] (949:949:949) (1130:1130:1130))
        (PORT d[12] (1458:1458:1458) (1704:1704:1704))
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (PORT ena (977:977:977) (1043:1043:1043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (PORT d[0] (977:977:977) (1043:1043:1043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (692:692:692) (792:792:792))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1082:1082:1082) (1263:1263:1263))
        (PORT d[1] (967:967:967) (1138:1138:1138))
        (PORT d[2] (1276:1276:1276) (1489:1489:1489))
        (PORT d[3] (975:975:975) (1115:1115:1115))
        (PORT d[4] (990:990:990) (1136:1136:1136))
        (PORT d[5] (892:892:892) (1016:1016:1016))
        (PORT d[6] (882:882:882) (1017:1017:1017))
        (PORT d[7] (1136:1136:1136) (1314:1314:1314))
        (PORT d[8] (1034:1034:1034) (1208:1208:1208))
        (PORT d[9] (1161:1161:1161) (1330:1330:1330))
        (PORT d[10] (552:552:552) (633:633:633))
        (PORT d[11] (524:524:524) (610:610:610))
        (PORT d[12] (546:546:546) (631:631:631))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1181:1181:1181))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT d[0] (1372:1372:1372) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1279:1279:1279))
        (PORT d[1] (954:954:954) (1118:1118:1118))
        (PORT d[2] (1266:1266:1266) (1474:1474:1474))
        (PORT d[3] (976:976:976) (1115:1115:1115))
        (PORT d[4] (1000:1000:1000) (1148:1148:1148))
        (PORT d[5] (893:893:893) (1016:1016:1016))
        (PORT d[6] (883:883:883) (1017:1017:1017))
        (PORT d[7] (1137:1137:1137) (1314:1314:1314))
        (PORT d[8] (1035:1035:1035) (1208:1208:1208))
        (PORT d[9] (1162:1162:1162) (1330:1330:1330))
        (PORT d[10] (553:553:553) (633:633:633))
        (PORT d[11] (525:525:525) (610:610:610))
        (PORT d[12] (547:547:547) (631:631:631))
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (PORT ena (1345:1345:1345) (1483:1483:1483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (PORT d[0] (1345:1345:1345) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1285:1285:1285))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (974:974:974) (1124:1124:1124))
        (PORT d[1] (899:899:899) (1065:1065:1065))
        (PORT d[2] (957:957:957) (1137:1137:1137))
        (PORT d[3] (1159:1159:1159) (1341:1341:1341))
        (PORT d[4] (996:996:996) (1149:1149:1149))
        (PORT d[5] (1102:1102:1102) (1270:1270:1270))
        (PORT d[6] (964:964:964) (1106:1106:1106))
        (PORT d[7] (980:980:980) (1130:1130:1130))
        (PORT d[8] (1260:1260:1260) (1474:1474:1474))
        (PORT d[9] (825:825:825) (945:945:945))
        (PORT d[10] (948:948:948) (1098:1098:1098))
        (PORT d[11] (885:885:885) (1034:1034:1034))
        (PORT d[12] (931:931:931) (1082:1082:1082))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (876:876:876) (949:949:949))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (1170:1170:1170) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1115:1115:1115))
        (PORT d[1] (909:909:909) (1076:1076:1076))
        (PORT d[2] (968:968:968) (1151:1151:1151))
        (PORT d[3] (1160:1160:1160) (1341:1341:1341))
        (PORT d[4] (1008:1008:1008) (1165:1165:1165))
        (PORT d[5] (1103:1103:1103) (1270:1270:1270))
        (PORT d[6] (965:965:965) (1106:1106:1106))
        (PORT d[7] (981:981:981) (1130:1130:1130))
        (PORT d[8] (1261:1261:1261) (1474:1474:1474))
        (PORT d[9] (826:826:826) (945:945:945))
        (PORT d[10] (949:949:949) (1098:1098:1098))
        (PORT d[11] (886:886:886) (1034:1034:1034))
        (PORT d[12] (932:932:932) (1082:1082:1082))
        (PORT clk (1272:1272:1272) (1298:1298:1298))
        (PORT ena (1403:1403:1403) (1542:1542:1542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1298:1298:1298))
        (PORT d[0] (1403:1403:1403) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1370:1370:1370))
        (PORT clk (1297:1297:1297) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1545:1545:1545))
        (PORT d[1] (940:940:940) (1112:1112:1112))
        (PORT d[2] (863:863:863) (1030:1030:1030))
        (PORT d[3] (1580:1580:1580) (1862:1862:1862))
        (PORT d[4] (1676:1676:1676) (1941:1941:1941))
        (PORT d[5] (1548:1548:1548) (1764:1764:1764))
        (PORT d[6] (1422:1422:1422) (1651:1651:1651))
        (PORT d[7] (1496:1496:1496) (1720:1720:1720))
        (PORT d[8] (1278:1278:1278) (1480:1480:1480))
        (PORT d[9] (1004:1004:1004) (1154:1154:1154))
        (PORT d[10] (1165:1165:1165) (1359:1359:1359))
        (PORT d[11] (1134:1134:1134) (1328:1328:1328))
        (PORT d[12] (1432:1432:1432) (1656:1656:1656))
        (PORT clk (1295:1295:1295) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1372:1372:1372))
        (PORT clk (1295:1295:1295) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
        (PORT d[0] (1342:1342:1342) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1519:1519:1519))
        (PORT d[1] (931:931:931) (1098:1098:1098))
        (PORT d[2] (1024:1024:1024) (1213:1213:1213))
        (PORT d[3] (1581:1581:1581) (1862:1862:1862))
        (PORT d[4] (1677:1677:1677) (1941:1941:1941))
        (PORT d[5] (1549:1549:1549) (1764:1764:1764))
        (PORT d[6] (1423:1423:1423) (1651:1651:1651))
        (PORT d[7] (1497:1497:1497) (1720:1720:1720))
        (PORT d[8] (1279:1279:1279) (1480:1480:1480))
        (PORT d[9] (1005:1005:1005) (1154:1154:1154))
        (PORT d[10] (1166:1166:1166) (1359:1359:1359))
        (PORT d[11] (1135:1135:1135) (1328:1328:1328))
        (PORT d[12] (1433:1433:1433) (1656:1656:1656))
        (PORT clk (1254:1254:1254) (1279:1279:1279))
        (PORT ena (1385:1385:1385) (1530:1530:1530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1279:1279:1279))
        (PORT d[0] (1385:1385:1385) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1395:1395:1395))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1578:1578:1578))
        (PORT d[1] (752:752:752) (889:889:889))
        (PORT d[2] (851:851:851) (1019:1019:1019))
        (PORT d[3] (1616:1616:1616) (1909:1909:1909))
        (PORT d[4] (1039:1039:1039) (1192:1192:1192))
        (PORT d[5] (1629:1629:1629) (1868:1868:1868))
        (PORT d[6] (1599:1599:1599) (1820:1820:1820))
        (PORT d[7] (1604:1604:1604) (1840:1840:1840))
        (PORT d[8] (931:931:931) (1086:1086:1086))
        (PORT d[9] (1008:1008:1008) (1159:1159:1159))
        (PORT d[10] (1028:1028:1028) (1197:1197:1197))
        (PORT d[11] (1121:1121:1121) (1314:1314:1314))
        (PORT d[12] (1382:1382:1382) (1615:1615:1615))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1116:1116:1116))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (PORT d[0] (1303:1303:1303) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1578:1578:1578))
        (PORT d[1] (743:743:743) (875:875:875))
        (PORT d[2] (862:862:862) (1032:1032:1032))
        (PORT d[3] (1617:1617:1617) (1909:1909:1909))
        (PORT d[4] (1726:1726:1726) (1986:1986:1986))
        (PORT d[5] (1630:1630:1630) (1868:1868:1868))
        (PORT d[6] (1600:1600:1600) (1820:1820:1820))
        (PORT d[7] (1605:1605:1605) (1840:1840:1840))
        (PORT d[8] (932:932:932) (1086:1086:1086))
        (PORT d[9] (1009:1009:1009) (1159:1159:1159))
        (PORT d[10] (1029:1029:1029) (1197:1197:1197))
        (PORT d[11] (1122:1122:1122) (1314:1314:1314))
        (PORT d[12] (1383:1383:1383) (1615:1615:1615))
        (PORT clk (1279:1279:1279) (1305:1305:1305))
        (PORT ena (1220:1220:1220) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1305:1305:1305))
        (PORT d[0] (1220:1220:1220) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (487:487:487) (550:550:550))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (545:545:545) (631:631:631))
        (PORT d[1] (677:677:677) (772:772:772))
        (PORT d[2] (526:526:526) (606:606:606))
        (PORT d[3] (490:490:490) (563:563:563))
        (PORT d[4] (643:643:643) (734:734:734))
        (PORT d[5] (660:660:660) (756:756:756))
        (PORT d[6] (1164:1164:1164) (1357:1357:1357))
        (PORT d[7] (630:630:630) (716:716:716))
        (PORT d[8] (658:658:658) (757:757:757))
        (PORT d[9] (667:667:667) (762:762:762))
        (PORT d[10] (1226:1226:1226) (1438:1438:1438))
        (PORT d[11] (999:999:999) (1186:1186:1186))
        (PORT d[12] (1064:1064:1064) (1204:1204:1204))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (762:762:762) (801:801:801))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (890:890:890) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (546:546:546) (631:631:631))
        (PORT d[1] (690:690:690) (787:787:787))
        (PORT d[2] (531:531:531) (603:603:603))
        (PORT d[3] (491:491:491) (563:563:563))
        (PORT d[4] (643:643:643) (731:731:731))
        (PORT d[5] (661:661:661) (756:756:756))
        (PORT d[6] (1165:1165:1165) (1357:1357:1357))
        (PORT d[7] (631:631:631) (716:716:716))
        (PORT d[8] (659:659:659) (757:757:757))
        (PORT d[9] (668:668:668) (762:762:762))
        (PORT d[10] (1227:1227:1227) (1438:1438:1438))
        (PORT d[11] (1000:1000:1000) (1186:1186:1186))
        (PORT d[12] (1065:1065:1065) (1204:1204:1204))
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT ena (801:801:801) (837:837:837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT d[0] (801:801:801) (837:837:837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (478:478:478) (541:541:541))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (571:571:571) (661:661:661))
        (PORT d[1] (821:821:821) (932:932:932))
        (PORT d[2] (694:694:694) (794:794:794))
        (PORT d[3] (682:682:682) (786:786:786))
        (PORT d[4] (657:657:657) (747:747:747))
        (PORT d[5] (654:654:654) (749:749:749))
        (PORT d[6] (1324:1324:1324) (1539:1539:1539))
        (PORT d[7] (662:662:662) (755:755:755))
        (PORT d[8] (686:686:686) (789:789:789))
        (PORT d[9] (866:866:866) (991:991:991))
        (PORT d[10] (1215:1215:1215) (1410:1410:1410))
        (PORT d[11] (932:932:932) (1057:1057:1057))
        (PORT d[12] (964:964:964) (1091:1091:1091))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1035:1035:1035))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT d[0] (1261:1261:1261) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (572:572:572) (661:661:661))
        (PORT d[1] (823:823:823) (934:934:934))
        (PORT d[2] (712:712:712) (821:821:821))
        (PORT d[3] (683:683:683) (786:786:786))
        (PORT d[4] (835:835:835) (950:950:950))
        (PORT d[5] (655:655:655) (749:749:749))
        (PORT d[6] (1325:1325:1325) (1539:1539:1539))
        (PORT d[7] (663:663:663) (755:755:755))
        (PORT d[8] (687:687:687) (789:789:789))
        (PORT d[9] (867:867:867) (991:991:991))
        (PORT d[10] (1216:1216:1216) (1410:1410:1410))
        (PORT d[11] (933:933:933) (1057:1057:1057))
        (PORT d[12] (965:965:965) (1091:1091:1091))
        (PORT clk (1322:1322:1322) (1349:1349:1349))
        (PORT ena (961:961:961) (1015:1015:1015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1349:1349:1349))
        (PORT d[0] (961:961:961) (1015:1015:1015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (804:804:804) (934:934:934))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1727:1727:1727))
        (PORT d[1] (963:963:963) (1132:1132:1132))
        (PORT d[2] (1036:1036:1036) (1233:1233:1233))
        (PORT d[3] (1608:1608:1608) (1894:1894:1894))
        (PORT d[4] (1696:1696:1696) (1949:1949:1949))
        (PORT d[5] (1748:1748:1748) (1997:1997:1997))
        (PORT d[6] (1591:1591:1591) (1811:1811:1811))
        (PORT d[7] (1487:1487:1487) (1706:1706:1706))
        (PORT d[8] (923:923:923) (1076:1076:1076))
        (PORT d[9] (1136:1136:1136) (1324:1324:1324))
        (PORT d[10] (924:924:924) (1076:1076:1076))
        (PORT d[11] (1215:1215:1215) (1410:1410:1410))
        (PORT d[12] (1392:1392:1392) (1623:1623:1623))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1152:1152:1152))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (PORT d[0] (1329:1329:1329) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1727:1727:1727))
        (PORT d[1] (920:920:920) (1074:1074:1074))
        (PORT d[2] (873:873:873) (1048:1048:1048))
        (PORT d[3] (1609:1609:1609) (1894:1894:1894))
        (PORT d[4] (1213:1213:1213) (1389:1389:1389))
        (PORT d[5] (1749:1749:1749) (1997:1997:1997))
        (PORT d[6] (1592:1592:1592) (1811:1811:1811))
        (PORT d[7] (1488:1488:1488) (1706:1706:1706))
        (PORT d[8] (924:924:924) (1076:1076:1076))
        (PORT d[9] (1137:1137:1137) (1324:1324:1324))
        (PORT d[10] (925:925:925) (1076:1076:1076))
        (PORT d[11] (1216:1216:1216) (1410:1410:1410))
        (PORT d[12] (1393:1393:1393) (1623:1623:1623))
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (PORT ena (1211:1211:1211) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (PORT d[0] (1211:1211:1211) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (672:672:672) (761:761:761))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (960:960:960) (1106:1106:1106))
        (PORT d[1] (763:763:763) (904:904:904))
        (PORT d[2] (970:970:970) (1145:1145:1145))
        (PORT d[3] (792:792:792) (911:911:911))
        (PORT d[4] (841:841:841) (975:975:975))
        (PORT d[5] (1272:1272:1272) (1463:1463:1463))
        (PORT d[6] (662:662:662) (767:767:767))
        (PORT d[7] (968:968:968) (1129:1129:1129))
        (PORT d[8] (790:790:790) (903:903:903))
        (PORT d[9] (848:848:848) (982:982:982))
        (PORT d[10] (566:566:566) (656:656:656))
        (PORT d[11] (506:506:506) (588:588:588))
        (PORT d[12] (781:781:781) (915:915:915))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (670:670:670) (712:712:712))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (954:954:954) (1005:1005:1005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (961:961:961) (1108:1108:1108))
        (PORT d[1] (775:775:775) (920:920:920))
        (PORT d[2] (971:971:971) (1145:1145:1145))
        (PORT d[3] (793:793:793) (911:911:911))
        (PORT d[4] (798:798:798) (917:917:917))
        (PORT d[5] (1273:1273:1273) (1463:1463:1463))
        (PORT d[6] (663:663:663) (767:767:767))
        (PORT d[7] (969:969:969) (1129:1129:1129))
        (PORT d[8] (791:791:791) (903:903:903))
        (PORT d[9] (849:849:849) (982:982:982))
        (PORT d[10] (567:567:567) (656:656:656))
        (PORT d[11] (507:507:507) (588:588:588))
        (PORT d[12] (782:782:782) (915:915:915))
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT ena (1223:1223:1223) (1308:1308:1308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT d[0] (1223:1223:1223) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1015:1015:1015) (1160:1160:1160))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1487:1487:1487))
        (PORT d[1] (1281:1281:1281) (1488:1488:1488))
        (PORT d[2] (1379:1379:1379) (1631:1631:1631))
        (PORT d[3] (1167:1167:1167) (1312:1312:1312))
        (PORT d[4] (1356:1356:1356) (1578:1578:1578))
        (PORT d[5] (1177:1177:1177) (1363:1363:1363))
        (PORT d[6] (1224:1224:1224) (1417:1417:1417))
        (PORT d[7] (1326:1326:1326) (1500:1500:1500))
        (PORT d[8] (1028:1028:1028) (1192:1192:1192))
        (PORT d[9] (1497:1497:1497) (1742:1742:1742))
        (PORT d[10] (1294:1294:1294) (1518:1518:1518))
        (PORT d[11] (990:990:990) (1173:1173:1173))
        (PORT d[12] (1280:1280:1280) (1496:1496:1496))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (1013:1013:1013))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT d[0] (1204:1204:1204) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1490:1490:1490))
        (PORT d[1] (1287:1287:1287) (1486:1486:1486))
        (PORT d[2] (1276:1276:1276) (1484:1484:1484))
        (PORT d[3] (1168:1168:1168) (1312:1312:1312))
        (PORT d[4] (1375:1375:1375) (1602:1602:1602))
        (PORT d[5] (1178:1178:1178) (1363:1363:1363))
        (PORT d[6] (1225:1225:1225) (1417:1417:1417))
        (PORT d[7] (1327:1327:1327) (1500:1500:1500))
        (PORT d[8] (1029:1029:1029) (1192:1192:1192))
        (PORT d[9] (1498:1498:1498) (1742:1742:1742))
        (PORT d[10] (1295:1295:1295) (1518:1518:1518))
        (PORT d[11] (991:991:991) (1173:1173:1173))
        (PORT d[12] (1281:1281:1281) (1496:1496:1496))
        (PORT clk (1273:1273:1273) (1300:1300:1300))
        (PORT ena (1457:1457:1457) (1596:1596:1596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1300:1300:1300))
        (PORT d[0] (1457:1457:1457) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1188:1188:1188))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1552:1552:1552))
        (PORT d[1] (1160:1160:1160) (1362:1362:1362))
        (PORT d[2] (1379:1379:1379) (1633:1633:1633))
        (PORT d[3] (1397:1397:1397) (1583:1583:1583))
        (PORT d[4] (1376:1376:1376) (1608:1608:1608))
        (PORT d[5] (1224:1224:1224) (1411:1411:1411))
        (PORT d[6] (1278:1278:1278) (1472:1472:1472))
        (PORT d[7] (1503:1503:1503) (1702:1702:1702))
        (PORT d[8] (1150:1150:1150) (1294:1294:1294))
        (PORT d[9] (1190:1190:1190) (1380:1380:1380))
        (PORT d[10] (932:932:932) (1091:1091:1091))
        (PORT d[11] (1174:1174:1174) (1385:1385:1385))
        (PORT d[12] (1300:1300:1300) (1516:1516:1516))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1166:1166:1166))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (1340:1340:1340) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1728:1728:1728))
        (PORT d[1] (1162:1162:1162) (1364:1364:1364))
        (PORT d[2] (1303:1303:1303) (1525:1525:1525))
        (PORT d[3] (1398:1398:1398) (1583:1583:1583))
        (PORT d[4] (1528:1528:1528) (1769:1769:1769))
        (PORT d[5] (1225:1225:1225) (1411:1411:1411))
        (PORT d[6] (1279:1279:1279) (1472:1472:1472))
        (PORT d[7] (1504:1504:1504) (1702:1702:1702))
        (PORT d[8] (1151:1151:1151) (1294:1294:1294))
        (PORT d[9] (1191:1191:1191) (1380:1380:1380))
        (PORT d[10] (933:933:933) (1091:1091:1091))
        (PORT d[11] (1175:1175:1175) (1385:1385:1385))
        (PORT d[12] (1301:1301:1301) (1516:1516:1516))
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT ena (1264:1264:1264) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT d[0] (1264:1264:1264) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (1095:1095:1095))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1571:1571:1571))
        (PORT d[1] (921:921:921) (1077:1077:1077))
        (PORT d[2] (820:820:820) (988:988:988))
        (PORT d[3] (1597:1597:1597) (1886:1886:1886))
        (PORT d[4] (1857:1857:1857) (2140:2140:2140))
        (PORT d[5] (1569:1569:1569) (1791:1791:1791))
        (PORT d[6] (1627:1627:1627) (1889:1889:1889))
        (PORT d[7] (1319:1319:1319) (1521:1521:1521))
        (PORT d[8] (1107:1107:1107) (1287:1287:1287))
        (PORT d[9] (1014:1014:1014) (1173:1173:1173))
        (PORT d[10] (953:953:953) (1122:1122:1122))
        (PORT d[11] (1277:1277:1277) (1490:1490:1490))
        (PORT d[12] (1254:1254:1254) (1460:1460:1460))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1064:1064:1064) (1191:1191:1191))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT d[0] (1348:1348:1348) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1569:1569:1569))
        (PORT d[1] (943:943:943) (1103:1103:1103))
        (PORT d[2] (821:821:821) (988:988:988))
        (PORT d[3] (1598:1598:1598) (1886:1886:1886))
        (PORT d[4] (1220:1220:1220) (1398:1398:1398))
        (PORT d[5] (1570:1570:1570) (1791:1791:1791))
        (PORT d[6] (1628:1628:1628) (1889:1889:1889))
        (PORT d[7] (1320:1320:1320) (1521:1521:1521))
        (PORT d[8] (1108:1108:1108) (1287:1287:1287))
        (PORT d[9] (1015:1015:1015) (1173:1173:1173))
        (PORT d[10] (954:954:954) (1122:1122:1122))
        (PORT d[11] (1278:1278:1278) (1490:1490:1490))
        (PORT d[12] (1255:1255:1255) (1460:1460:1460))
        (PORT clk (1267:1267:1267) (1293:1293:1293))
        (PORT ena (1394:1394:1394) (1543:1543:1543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1293:1293:1293))
        (PORT d[0] (1394:1394:1394) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (520:520:520) (594:594:594))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (944:944:944) (1092:1092:1092))
        (PORT d[1] (793:793:793) (943:943:943))
        (PORT d[2] (1083:1083:1083) (1267:1267:1267))
        (PORT d[3] (793:793:793) (912:912:912))
        (PORT d[4] (807:807:807) (928:928:928))
        (PORT d[5] (1081:1081:1081) (1237:1237:1237))
        (PORT d[6] (679:679:679) (785:785:785))
        (PORT d[7] (955:955:955) (1109:1109:1109))
        (PORT d[8] (1037:1037:1037) (1218:1218:1218))
        (PORT d[9] (1022:1022:1022) (1182:1182:1182))
        (PORT d[10] (554:554:554) (645:645:645))
        (PORT d[11] (505:505:505) (592:592:592))
        (PORT d[12] (777:777:777) (907:907:907))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (688:688:688) (724:724:724))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT d[0] (972:972:972) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1505:1505:1505))
        (PORT d[1] (915:915:915) (1071:1071:1071))
        (PORT d[2] (1095:1095:1095) (1283:1283:1283))
        (PORT d[3] (794:794:794) (912:912:912))
        (PORT d[4] (808:808:808) (928:928:928))
        (PORT d[5] (1082:1082:1082) (1237:1237:1237))
        (PORT d[6] (680:680:680) (785:785:785))
        (PORT d[7] (956:956:956) (1109:1109:1109))
        (PORT d[8] (1038:1038:1038) (1218:1218:1218))
        (PORT d[9] (1023:1023:1023) (1182:1182:1182))
        (PORT d[10] (555:555:555) (645:645:645))
        (PORT d[11] (506:506:506) (592:592:592))
        (PORT d[12] (778:778:778) (907:907:907))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (PORT ena (1149:1149:1149) (1271:1271:1271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (PORT d[0] (1149:1149:1149) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Pram\|memory_rtl_1\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (666:666:666) (770:770:770))
        (PORT d[1] (666:666:666) (770:770:770))
        (PORT d[2] (679:679:679) (784:784:784))
        (PORT d[3] (648:648:648) (751:751:751))
        (PORT d[4] (688:688:688) (795:795:795))
        (PORT d[5] (632:632:632) (731:731:731))
        (PORT d[6] (635:635:635) (734:734:734))
        (PORT d[7] (668:668:668) (771:771:771))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT ena (911:911:911) (951:951:951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Pram\|memory_rtl_1\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (911:911:911) (951:951:951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Pram\|memory_rtl_1\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Pram\|memory_rtl_1\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Pram\|memory_rtl_1\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Pram\|memory_rtl_1\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Pram\|memory_rtl_1\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|flag\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (762:762:762) (723:723:723))
        (PORT asdata (341:341:341) (368:368:368))
        (PORT sclr (1521:1521:1521) (1368:1368:1368))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (268:268:268))
        (PORT datab (193:193:193) (232:232:232))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (645:645:645))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (615:615:615))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (630:630:630))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (609:609:609))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (613:613:613))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (685:685:685))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (778:778:778))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (417:417:417))
        (PORT datab (665:665:665) (784:784:784))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (776:776:776))
        (PORT datab (489:489:489) (570:570:570))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (582:582:582))
        (PORT datab (491:491:491) (589:589:589))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (1033:1033:1033))
        (PORT datab (496:496:496) (574:574:574))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (363:363:363))
        (PORT datab (834:834:834) (973:973:973))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (367:367:367))
        (PORT datab (1101:1101:1101) (1301:1301:1301))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (435:435:435))
        (PORT datab (654:654:654) (780:780:780))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (557:557:557))
        (PORT datab (386:386:386) (477:477:477))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (938:938:938))
        (PORT datab (323:323:323) (375:375:375))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (557:557:557))
        (PORT datab (1028:1028:1028) (1215:1215:1215))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (878:878:878))
        (PORT datab (784:784:784) (905:905:905))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (593:593:593))
        (PORT datab (931:931:931) (1084:1084:1084))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~28\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (146:146:146))
        (PORT datab (102:102:102) (131:131:131))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datab (215:215:215) (267:267:267))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (389:389:389))
        (PORT datab (141:141:141) (180:180:180))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (268:268:268))
        (PORT datab (141:141:141) (179:179:179))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (267:267:267))
        (PORT datab (140:140:140) (178:178:178))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (272:272:272))
        (PORT datab (139:139:139) (177:177:177))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (267:267:267))
        (PORT datab (139:139:139) (177:177:177))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[8\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (212:212:212) (266:266:266))
        (PORT datad (177:177:177) (203:203:203))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (835:835:835) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (426:426:426))
        (PORT datab (375:375:375) (450:450:450))
        (PORT datad (495:495:495) (588:588:588))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (819:819:819) (878:878:878))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (819:819:819) (878:878:878))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (819:819:819) (878:878:878))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (373:373:373))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (311:311:311) (369:369:369))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (846:846:846) (923:923:923))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (619:619:619) (725:725:725))
        (PORT datac (359:359:359) (427:427:427))
        (PORT datad (393:393:393) (447:447:447))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (160:160:160) (216:216:216))
        (PORT datac (258:258:258) (291:291:291))
        (PORT datad (367:367:367) (449:449:449))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (618:618:618))
        (PORT datab (437:437:437) (531:531:531))
        (PORT datac (506:506:506) (606:606:606))
        (PORT datad (594:594:594) (691:691:691))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (290:290:290))
        (PORT datab (225:225:225) (283:283:283))
        (PORT datac (204:204:204) (251:251:251))
        (PORT datad (196:196:196) (244:244:244))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (306:306:306))
        (PORT datab (369:369:369) (442:442:442))
        (PORT datac (138:138:138) (184:184:184))
        (PORT datad (339:339:339) (404:404:404))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|next_state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (523:523:523))
        (PORT datab (168:168:168) (222:222:222))
        (PORT datac (143:143:143) (191:191:191))
        (PORT datad (253:253:253) (320:320:320))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (2102:2102:2102))
        (PORT datab (1747:1747:1747) (2033:2033:2033))
        (PORT datac (673:673:673) (770:770:770))
        (PORT datad (873:873:873) (1004:1004:1004))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (587:587:587))
        (PORT datab (1751:1751:1751) (2036:2036:2036))
        (PORT datad (511:511:511) (586:586:586))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (2257:2257:2257))
        (PORT datab (1839:1839:1839) (2128:2128:2128))
        (PORT datac (521:521:521) (590:590:590))
        (PORT datad (512:512:512) (581:581:581))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1998:1998:1998) (2327:2327:2327))
        (PORT datab (1807:1807:1807) (2084:2084:2084))
        (PORT datac (1037:1037:1037) (1201:1201:1201))
        (PORT datad (899:899:899) (1025:1025:1025))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (2105:2105:2105))
        (PORT datab (1312:1312:1312) (1521:1521:1521))
        (PORT datac (494:494:494) (563:563:563))
        (PORT datad (514:514:514) (592:592:592))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1998:1998:1998) (2326:2326:2326))
        (PORT datab (1807:1807:1807) (2083:2083:2083))
        (PORT datac (413:413:413) (466:466:466))
        (PORT datad (775:775:775) (859:859:859))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1822:1822:1822) (2095:2095:2095))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (397:397:397) (450:450:450))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (2036:2036:2036))
        (PORT datab (1682:1682:1682) (1941:1941:1941))
        (PORT datac (807:807:807) (929:929:929))
        (PORT datad (735:735:735) (855:855:855))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1997:1997:1997) (2326:2326:2326))
        (PORT datab (1807:1807:1807) (2083:2083:2083))
        (PORT datac (808:808:808) (932:932:932))
        (PORT datad (572:572:572) (636:636:636))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (216:216:216))
        (PORT datab (2155:2155:2155) (2494:2494:2494))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (223:223:223))
        (PORT datab (1892:1892:1892) (2208:2208:2208))
        (PORT datac (132:132:132) (175:175:175))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (502:502:502))
        (PORT datab (446:446:446) (517:517:517))
        (PORT datac (417:417:417) (469:469:469))
        (PORT datad (429:429:429) (498:498:498))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (537:537:537))
        (PORT datab (348:348:348) (415:415:415))
        (PORT datac (647:647:647) (754:754:754))
        (PORT datad (411:411:411) (462:462:462))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (772:772:772) (929:929:929))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (780:780:780) (939:939:939))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (880:880:880) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1033:1033:1033) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (598:598:598))
        (PORT datab (685:685:685) (806:806:806))
        (PORT datad (335:335:335) (398:398:398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (271:271:271))
        (PORT datab (208:208:208) (268:268:268))
        (PORT datac (129:129:129) (171:171:171))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (754:754:754))
        (PORT datab (518:518:518) (634:634:634))
        (PORT datac (914:914:914) (1087:1087:1087))
        (PORT datad (900:900:900) (1068:1068:1068))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|activeClock\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1117:1117:1117) (1322:1322:1322))
        (PORT datad (443:443:443) (413:413:413))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (627:627:627))
        (PORT datab (446:446:446) (541:541:541))
        (PORT datac (772:772:772) (904:904:904))
        (PORT datad (494:494:494) (591:591:591))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (634:634:634) (742:742:742))
        (PORT datac (92:92:92) (114:114:114))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (269:269:269))
        (PORT datac (368:368:368) (457:457:457))
        (PORT datad (710:710:710) (845:845:845))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (213:213:213) (272:272:272))
        (PORT datac (365:365:365) (452:452:452))
        (PORT datad (711:711:711) (846:846:846))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (583:583:583))
        (PORT datab (365:365:365) (442:442:442))
        (PORT datac (267:267:267) (339:339:339))
        (PORT datad (333:333:333) (397:397:397))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (431:431:431))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (2263:2263:2263) (2564:2564:2564))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (511:511:511) (598:598:598))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (622:622:622))
        (PORT datab (447:447:447) (542:542:542))
        (PORT datac (503:503:503) (603:603:603))
        (PORT datad (592:592:592) (689:689:689))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (448:448:448))
        (PORT datab (270:270:270) (337:337:337))
        (PORT datac (404:404:404) (487:487:487))
        (PORT datad (326:326:326) (386:386:386))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT asdata (605:605:605) (658:658:658))
        (PORT ena (740:740:740) (812:812:812))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (336:336:336))
        (PORT datac (403:403:403) (486:486:486))
        (PORT datad (326:326:326) (386:386:386))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|localclockOS\|accumulator\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (189:189:189) (240:240:240))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|flag\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT asdata (666:666:666) (747:747:747))
        (PORT ena (941:941:941) (1035:1035:1035))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (809:809:809) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (709:709:709))
        (PORT datab (269:269:269) (338:338:338))
        (PORT datad (488:488:488) (585:585:585))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT asdata (526:526:526) (583:583:583))
        (PORT ena (787:787:787) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT asdata (524:524:524) (581:581:581))
        (PORT ena (796:796:796) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (652:652:652) (722:722:722))
        (PORT ena (1026:1026:1026) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT asdata (663:663:663) (749:749:749))
        (PORT ena (941:941:941) (1035:1035:1035))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (809:809:809) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (1010:1010:1010))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datad (488:488:488) (585:585:585))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (1024:1024:1024))
        (PORT datab (499:499:499) (599:599:599))
        (PORT datad (518:518:518) (630:630:630))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (577:577:577))
        (PORT datab (487:487:487) (573:573:573))
        (PORT datad (163:163:163) (192:192:192))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (212:212:212) (267:267:267))
        (PORT datad (507:507:507) (583:583:583))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux5\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (616:616:616) (753:753:753))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT asdata (697:697:697) (782:782:782))
        (PORT ena (787:787:787) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT asdata (697:697:697) (782:782:782))
        (PORT ena (796:796:796) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (648:648:648) (744:744:744))
        (PORT ena (754:754:754) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (649:649:649) (744:744:744))
        (PORT ena (774:774:774) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (875:875:875) (966:966:966))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (724:724:724))
        (PORT datab (407:407:407) (499:499:499))
        (PORT datad (559:559:559) (667:667:667))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (725:725:725))
        (PORT datab (512:512:512) (633:633:633))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (575:575:575))
        (PORT datab (485:485:485) (570:570:570))
        (PORT datad (460:460:460) (524:524:524))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (899:899:899))
        (PORT datab (526:526:526) (606:606:606))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux6\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (812:812:812))
        (PORT datad (561:561:561) (636:636:636))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT asdata (518:518:518) (573:573:573))
        (PORT ena (801:801:801) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT asdata (660:660:660) (725:725:725))
        (PORT ena (670:670:670) (732:732:732))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT asdata (731:731:731) (796:796:796))
        (PORT ena (776:776:776) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT asdata (395:395:395) (441:441:441))
        (PORT ena (1035:1035:1035) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (875:875:875) (966:966:966))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (470:470:470))
        (PORT datab (130:130:130) (177:177:177))
        (PORT datad (502:502:502) (612:612:612))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (613:613:613))
        (PORT datab (798:798:798) (931:931:931))
        (PORT datad (183:183:183) (213:213:213))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (267:267:267))
        (PORT datab (204:204:204) (248:248:248))
        (PORT datad (318:318:318) (362:362:362))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux9\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (458:458:458))
        (PORT datab (501:501:501) (579:579:579))
        (PORT datad (291:291:291) (329:329:329))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux9\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (959:959:959))
        (PORT datab (352:352:352) (408:408:408))
        (PORT datac (427:427:427) (480:480:480))
        (PORT datad (314:314:314) (364:364:364))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (547:547:547))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT asdata (493:493:493) (537:537:537))
        (PORT ena (787:787:787) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT asdata (493:493:493) (537:537:537))
        (PORT ena (796:796:796) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT asdata (538:538:538) (601:601:601))
        (PORT ena (776:776:776) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT asdata (593:593:593) (649:649:649))
        (PORT ena (770:770:770) (837:837:837))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (875:875:875))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (508:508:508) (603:603:603))
        (PORT datad (376:376:376) (450:450:450))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (781:781:781))
        (PORT datab (387:387:387) (476:476:476))
        (PORT datad (350:350:350) (412:412:412))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (584:584:584))
        (PORT datab (493:493:493) (580:580:580))
        (PORT datad (456:456:456) (522:522:522))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux11\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (1005:1005:1005))
        (PORT datab (527:527:527) (607:607:607))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux11\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (712:712:712))
        (PORT datab (319:319:319) (375:375:375))
        (PORT datac (865:865:865) (1003:1003:1003))
        (PORT datad (310:310:310) (357:357:357))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (629:629:629) (694:694:694))
        (PORT ena (754:754:754) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (631:631:631) (697:697:697))
        (PORT ena (774:774:774) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (875:875:875))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (741:741:741))
        (PORT datab (411:411:411) (503:503:503))
        (PORT datad (330:330:330) (396:396:396))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (1114:1114:1114))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (371:371:371) (449:449:449))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT asdata (614:614:614) (671:671:671))
        (PORT ena (498:498:498) (532:532:532))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT asdata (614:614:614) (672:672:672))
        (PORT ena (638:638:638) (690:690:690))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT asdata (483:483:483) (527:527:527))
        (PORT ena (776:776:776) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT asdata (484:484:484) (529:529:529))
        (PORT ena (941:941:941) (1035:1035:1035))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1208:1208:1208))
        (PORT datab (272:272:272) (341:341:341))
        (PORT datad (487:487:487) (584:584:584))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (613:613:613))
        (PORT datab (481:481:481) (575:575:575))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux13\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (652:652:652))
        (PORT datab (354:354:354) (415:415:415))
        (PORT datad (484:484:484) (556:556:556))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (246:246:246))
        (PORT datab (759:759:759) (888:888:888))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux13\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (178:178:178))
        (PORT datab (125:125:125) (157:157:157))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (730:730:730) (837:837:837))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (789:789:789) (922:922:922))
        (PORT datac (776:776:776) (879:879:879))
        (PORT datad (292:292:292) (335:335:335))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1016:1016:1016) (1110:1110:1110))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT asdata (674:674:674) (752:752:752))
        (PORT ena (804:804:804) (889:889:889))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT asdata (624:624:624) (688:688:688))
        (PORT ena (670:670:670) (732:732:732))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT asdata (749:749:749) (819:819:819))
        (PORT ena (776:776:776) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT asdata (460:460:460) (500:500:500))
        (PORT ena (770:770:770) (837:837:837))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (875:875:875))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (652:652:652))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (375:375:375) (450:450:450))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (649:649:649))
        (PORT datab (386:386:386) (475:475:475))
        (PORT datad (330:330:330) (383:383:383))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (261:261:261))
        (PORT datab (201:201:201) (245:245:245))
        (PORT datad (328:328:328) (384:384:384))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (391:391:391))
        (PORT datab (498:498:498) (575:575:575))
        (PORT datad (452:452:452) (521:521:521))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (612:612:612) (734:734:734))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (447:447:447))
        (PORT datab (481:481:481) (573:573:573))
        (PORT datac (383:383:383) (459:459:459))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (270:270:270))
        (PORT datab (561:561:561) (637:637:637))
        (PORT datac (291:291:291) (333:333:333))
        (PORT datad (310:310:310) (355:355:355))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (396:396:396))
        (PORT datab (308:308:308) (355:355:355))
        (PORT datac (657:657:657) (742:742:742))
        (PORT datad (346:346:346) (404:404:404))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (435:435:435))
        (PORT datab (372:372:372) (456:456:456))
        (PORT datac (258:258:258) (297:297:297))
        (PORT datad (876:876:876) (1016:1016:1016))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1723:1723:1723) (2020:2020:2020))
        (PORT datab (821:821:821) (960:960:960))
        (PORT datac (746:746:746) (847:847:847))
        (PORT datad (258:258:258) (293:293:293))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (262:262:262))
        (PORT datab (231:231:231) (280:280:280))
        (PORT datac (479:479:479) (558:558:558))
        (PORT datad (547:547:547) (621:621:621))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (349:349:349))
        (PORT datab (987:987:987) (1173:1173:1173))
        (PORT datac (424:424:424) (484:484:484))
        (PORT datad (974:974:974) (1109:1109:1109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (397:397:397))
        (PORT datab (585:585:585) (675:675:675))
        (PORT datac (292:292:292) (333:333:333))
        (PORT datad (613:613:613) (698:698:698))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (630:630:630))
        (PORT datab (916:916:916) (1052:1052:1052))
        (PORT datac (455:455:455) (518:518:518))
        (PORT datad (1059:1059:1059) (1208:1208:1208))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (1016:1016:1016))
        (PORT datab (1693:1693:1693) (2000:2000:2000))
        (PORT datac (714:714:714) (810:810:810))
        (PORT datad (187:187:187) (222:222:222))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (466:466:466))
        (PORT datab (229:229:229) (278:278:278))
        (PORT datac (316:316:316) (370:370:370))
        (PORT datad (553:553:553) (627:627:627))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1156:1156:1156))
        (PORT datab (418:418:418) (476:476:476))
        (PORT datac (597:597:597) (709:709:709))
        (PORT datad (463:463:463) (531:531:531))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (289:289:289))
        (PORT datab (396:396:396) (478:478:478))
        (PORT datac (459:459:459) (539:539:539))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (858:858:858))
        (PORT datab (228:228:228) (276:276:276))
        (PORT datac (203:203:203) (243:243:243))
        (PORT datad (474:474:474) (542:542:542))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (573:573:573))
        (PORT datab (1171:1171:1171) (1380:1380:1380))
        (PORT datac (596:596:596) (674:674:674))
        (PORT datad (393:393:393) (443:443:443))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux11\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (1085:1085:1085))
        (PORT datab (400:400:400) (482:482:482))
        (PORT datac (457:457:457) (536:536:536))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (1094:1094:1094) (1293:1293:1293))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (1102:1102:1102) (1301:1301:1301))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (194:194:194) (246:246:246))
        (PORT datad (122:122:122) (150:150:150))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (503:503:503))
        (PORT datab (436:436:436) (529:529:529))
        (PORT datac (373:373:373) (461:461:461))
        (PORT datad (363:363:363) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux9\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (812:812:812))
        (PORT datac (467:467:467) (552:552:552))
        (PORT datad (561:561:561) (636:636:636))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux11\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (812:812:812))
        (PORT datac (465:465:465) (550:550:550))
        (PORT datad (454:454:454) (519:519:519))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|localclockOS\|accumulator\[0\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (98:98:98) (123:123:123))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\re\|activeClock\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (544:544:544) (594:594:594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\end1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1238:1238:1238) (1430:1430:1430))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\tx\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1768:1768:1768) (1526:1526:1526))
        (IOPATH i o (3699:3699:3699) (3406:3406:3406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clk\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\staten\.nope\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\staten\.nope\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (776:776:776) (935:935:935))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (768:768:768) (925:925:925))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (771:771:771) (928:928:928))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (770:770:770) (927:927:927))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (769:769:769) (926:926:926))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (778:778:778) (936:936:936))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (777:777:777) (936:936:936))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (268:268:268))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (290:290:290))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (280:280:280))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (575:575:575))
        (PORT datab (358:358:358) (435:435:435))
        (PORT datac (259:259:259) (330:330:330))
        (PORT datad (338:338:338) (403:403:403))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|filter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datac (130:130:130) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|filter\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datad (203:203:203) (249:249:249))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|filter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1179:1179:1179))
        (PORT asdata (340:340:340) (365:365:365))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\rx\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (183:183:183) (734:734:734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|filter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datad (2263:2263:2263) (2564:2564:2564))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|filter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1179:1179:1179))
        (PORT asdata (341:341:341) (370:370:370))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|flagStart\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (277:277:277))
        (PORT datab (223:223:223) (284:284:284))
        (PORT datad (202:202:202) (248:248:248))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (574:574:574))
        (PORT datab (358:358:358) (434:434:434))
        (PORT datac (259:259:259) (330:330:330))
        (PORT datad (338:338:338) (403:403:403))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|flagStart\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (211:211:211))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|flagStart\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT asdata (456:456:456) (498:498:498))
        (PORT ena (569:569:569) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (583:583:583))
        (PORT datab (364:364:364) (442:442:442))
        (PORT datac (267:267:267) (338:338:338))
        (PORT datad (334:334:334) (398:398:398))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT asdata (338:338:338) (365:365:365))
        (PORT ena (569:569:569) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (380:380:380))
        (PORT datab (312:312:312) (371:371:371))
        (PORT datad (315:315:315) (370:370:370))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (569:569:569) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (437:437:437))
        (PORT datac (261:261:261) (332:332:332))
        (PORT datad (337:337:337) (402:402:402))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT asdata (336:336:336) (361:361:361))
        (PORT ena (569:569:569) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (577:577:577))
        (PORT datab (360:360:360) (437:437:437))
        (PORT datac (262:262:262) (333:333:333))
        (PORT datad (336:336:336) (401:401:401))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|dataReady\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (190:190:190) (230:230:230))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|dataReady\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (627:627:627) (609:609:609))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (435:435:435))
        (PORT datab (162:162:162) (217:217:217))
        (PORT datac (359:359:359) (427:427:427))
        (PORT datad (369:369:369) (451:451:451))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\writeu\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (303:303:303))
        (PORT datad (608:608:608) (723:723:723))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\startt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (160:160:160))
        (PORT datab (222:222:222) (281:281:281))
        (PORT datad (99:99:99) (121:121:121))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE startt)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|state\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (724:724:724))
        (PORT datac (1599:1599:1599) (1826:1826:1826))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1148:1148:1148))
        (PORT asdata (452:452:452) (491:491:491))
        (PORT sclr (927:927:927) (874:874:874))
        (PORT ena (719:719:719) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (392:392:392))
        (PORT datab (225:225:225) (286:286:286))
        (PORT datad (303:303:303) (357:357:357))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (809:809:809) (765:765:765))
        (PORT ena (720:720:720) (777:777:777))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (434:434:434))
        (PORT datab (161:161:161) (217:217:217))
        (PORT datac (359:359:359) (427:427:427))
        (PORT datad (368:368:368) (450:450:450))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1147:1147:1147))
        (PORT asdata (269:269:269) (289:289:289))
        (PORT sclr (1101:1101:1101) (1030:1030:1030))
        (PORT ena (885:885:885) (973:973:973))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (435:435:435))
        (PORT datab (162:162:162) (217:217:217))
        (PORT datac (358:358:358) (426:426:426))
        (PORT datad (368:368:368) (451:451:451))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|flag\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1850:1850:1850))
        (PORT datac (601:601:601) (697:697:697))
        (PORT datad (276:276:276) (312:312:312))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|flag\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1137:1137:1137))
        (PORT asdata (766:766:766) (853:853:853))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (577:577:577))
        (PORT datab (477:477:477) (560:560:560))
        (PORT datac (499:499:499) (579:579:579))
        (PORT datad (583:583:583) (666:666:666))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (655:655:655) (772:772:772))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (697:697:697))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (286:286:286))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (322:322:322))
        (PORT datab (291:291:291) (340:340:340))
        (PORT datac (611:611:611) (702:702:702))
        (PORT datad (425:425:425) (486:486:486))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (269:269:269))
        (PORT datab (280:280:280) (329:329:329))
        (PORT datad (276:276:276) (319:319:319))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (286:286:286))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (338:338:338))
        (PORT datab (287:287:287) (334:334:334))
        (PORT datac (265:265:265) (300:300:300))
        (PORT datad (283:283:283) (327:327:327))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (175:175:175) (209:209:209))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (520:520:520))
        (PORT datab (457:457:457) (535:535:535))
        (PORT datac (440:440:440) (501:501:501))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (758:758:758))
        (PORT datab (432:432:432) (498:498:498))
        (PORT datac (101:101:101) (130:130:130))
        (PORT datad (219:219:219) (272:272:272))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector19\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (271:271:271))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datad (97:97:97) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\staten\.trans\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datab (480:480:480) (563:563:563))
        (PORT datac (209:209:209) (261:261:261))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (222:222:222) (280:280:280))
        (PORT datad (179:179:179) (213:213:213))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (460:460:460) (505:505:505))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (206:206:206) (264:264:264))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (699:699:699) (771:771:771))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (274:274:274))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (361:361:361) (398:398:398))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (566:566:566))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (439:439:439) (473:473:473))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (427:427:427))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (753:753:753) (833:833:833))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (449:449:449))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (597:597:597) (654:654:654))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (449:449:449))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (413:413:413))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (466:466:466))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (888:888:888) (980:980:980))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (779:779:779) (938:938:938))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (595:595:595) (658:658:658))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\staten\.00\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (390:390:390))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\staten\.00\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (459:459:459))
        (PORT datab (512:512:512) (598:598:598))
        (PORT datac (473:473:473) (553:553:553))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (767:767:767) (923:923:923))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (440:440:440) (475:475:475))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (292:292:292))
        (PORT datab (209:209:209) (268:268:268))
        (PORT datac (200:200:200) (258:258:258))
        (PORT datad (310:310:310) (366:366:366))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (781:781:781) (940:940:940))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (499:499:499) (548:548:548))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (416:416:416))
        (PORT datab (360:360:360) (446:446:446))
        (PORT datac (348:348:348) (426:426:426))
        (PORT datad (336:336:336) (403:403:403))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (382:382:382))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (553:553:553) (633:633:633))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (698:698:698))
        (PORT datab (655:655:655) (772:772:772))
        (PORT datac (364:364:364) (448:448:448))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (755:755:755))
        (PORT datab (431:431:431) (496:496:496))
        (PORT datac (105:105:105) (135:135:135))
        (PORT datad (223:223:223) (276:276:276))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Selector18\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (393:393:393))
        (PORT datac (91:91:91) (112:112:112))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\staten\.pros\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\writeu\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (382:382:382))
        (PORT datac (609:609:609) (705:705:705))
        (PORT datad (310:310:310) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE writeu)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT asdata (268:268:268) (287:287:287))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (526:526:526))
        (PORT datab (170:170:170) (224:224:224))
        (PORT datac (142:142:142) (191:191:191))
        (PORT datad (340:340:340) (406:406:406))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (149:149:149))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (142:142:142) (189:189:189))
        (PORT datad (253:253:253) (321:321:321))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\startp\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (525:525:525))
        (PORT datab (218:218:218) (278:278:278))
        (PORT datad (101:101:101) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE startp)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (954:954:954) (1059:1059:1059))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (396:396:396))
        (PORT datac (608:608:608) (703:703:703))
        (PORT datad (350:350:350) (424:424:424))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (492:492:492))
        (PORT datab (379:379:379) (459:459:459))
        (PORT datac (450:450:450) (525:525:525))
        (PORT datad (495:495:495) (583:583:583))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|incpc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (594:594:594) (703:703:703))
        (PORT ena (1020:1020:1020) (1124:1124:1124))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (395:395:395))
        (PORT datab (372:372:372) (451:451:451))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (304:304:304))
        (PORT datab (369:369:369) (442:442:442))
        (PORT datac (138:138:138) (183:183:183))
        (PORT datad (340:340:340) (404:404:404))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (939:939:939))
        (PORT datab (634:634:634) (742:742:742))
        (PORT datac (426:426:426) (485:485:485))
        (PORT datad (490:490:490) (585:585:585))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|operation\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1033:1033:1033) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (432:432:432))
        (PORT datab (169:169:169) (222:222:222))
        (PORT datac (411:411:411) (501:501:501))
        (PORT datad (253:253:253) (320:320:320))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (245:245:245))
        (PORT datac (351:351:351) (425:425:425))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|incac\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (946:946:946) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (463:463:463))
        (PORT datab (491:491:491) (584:584:584))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (937:937:937))
        (PORT datab (633:633:633) (741:741:741))
        (PORT datac (417:417:417) (510:510:510))
        (PORT datad (490:490:490) (579:579:579))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (494:494:494) (590:590:590))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|resetac\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1033:1033:1033) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (627:627:627))
        (PORT datab (446:446:446) (542:542:542))
        (PORT datac (771:771:771) (903:903:903))
        (PORT datad (494:494:494) (591:591:591))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|D_select\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (233:233:233))
        (PORT datab (470:470:470) (561:561:561))
        (PORT datad (304:304:304) (351:351:351))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (272:272:272))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (479:479:479))
        (PORT datab (396:396:396) (485:485:485))
        (PORT datac (380:380:380) (471:471:471))
        (PORT datad (589:589:589) (680:680:680))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Equal4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (312:312:312))
        (PORT datab (273:273:273) (347:347:347))
        (PORT datac (412:412:412) (502:502:502))
        (PORT datad (340:340:340) (406:406:406))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (458:458:458))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (278:278:278) (315:315:315))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (495:495:495))
        (PORT datab (429:429:429) (521:521:521))
        (PORT datac (377:377:377) (465:465:465))
        (PORT datad (361:361:361) (433:433:433))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|M_select\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (316:316:316))
        (PORT datab (116:116:116) (148:148:148))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (588:588:588) (679:679:679))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|M_select\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (824:824:824) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (495:495:495))
        (PORT datab (430:430:430) (521:521:521))
        (PORT datac (377:377:377) (464:464:464))
        (PORT datad (361:361:361) (433:433:433))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|M_select\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datad (589:589:589) (680:680:680))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|M_select\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (407:407:407) (466:466:466))
        (PORT sload (411:411:411) (454:454:454))
        (PORT ena (824:824:824) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (502:502:502))
        (PORT datab (436:436:436) (528:528:528))
        (PORT datac (373:373:373) (461:461:461))
        (PORT datad (362:362:362) (435:435:435))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|M_select\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (709:709:709))
        (PORT datab (283:283:283) (328:328:328))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (393:393:393))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|operation\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1648:1648:1648))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (839:839:839) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (465:465:465))
        (PORT datac (383:383:383) (458:458:458))
        (PORT datad (330:330:330) (392:392:392))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\pro\|alu\|Mux16\~0clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1060:1060:1060) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (1031:1031:1031) (1059:1059:1059))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (937:937:937))
        (PORT datab (633:633:633) (741:741:741))
        (PORT datac (416:416:416) (509:509:509))
        (PORT datad (490:490:490) (580:580:580))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (492:492:492) (588:588:588))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|resetpc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1033:1033:1033) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (407:407:407))
        (PORT datab (434:434:434) (526:526:526))
        (PORT datac (374:374:374) (461:461:461))
        (PORT datad (362:362:362) (434:434:434))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|D_select\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (470:470:470) (561:561:561))
        (PORT datad (267:267:267) (301:301:301))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|D_select\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (466:466:466))
        (PORT datab (189:189:189) (226:226:226))
        (PORT datac (306:306:306) (346:346:346))
        (PORT datad (224:224:224) (277:277:277))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|D_select\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (955:955:955) (1061:1061:1061))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (447:447:447))
        (PORT datab (267:267:267) (333:333:333))
        (PORT datac (400:400:400) (483:483:483))
        (PORT datad (327:327:327) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|D_select\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (455:455:455) (536:536:536))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Equal4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (349:349:349) (423:423:423))
        (PORT datad (187:187:187) (217:217:217))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|D_select\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (513:513:513) (573:573:573))
        (PORT sload (402:402:402) (441:441:441))
        (PORT ena (946:946:946) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (233:233:233))
        (PORT datab (178:178:178) (241:241:241))
        (PORT datac (632:632:632) (749:749:749))
        (PORT datad (212:212:212) (257:257:257))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (637:637:637) (694:694:694))
        (PORT sclr (585:585:585) (691:691:691))
        (PORT sload (633:633:633) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (204:204:204) (262:262:262))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (327:327:327))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[2\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (267:267:267))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (936:936:936))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (650:650:650) (722:722:722))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (521:521:521) (576:576:576))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (429:429:429))
        (PORT datab (650:650:650) (784:784:784))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1087:1087:1087))
        (PORT datab (475:475:475) (547:547:547))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (402:402:402))
        (PORT datab (1044:1044:1044) (1228:1228:1228))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1708:1708:1708) (1997:1997:1997))
        (PORT datad (803:803:803) (935:935:935))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (504:504:504))
        (PORT datab (437:437:437) (530:530:530))
        (PORT datac (373:373:373) (460:460:460))
        (PORT datad (363:363:363) (436:436:436))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|M_select\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (724:724:724))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (724:724:724) (836:836:836))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|M_select\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (824:824:824) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (783:783:783))
        (PORT datab (562:562:562) (675:675:675))
        (PORT datac (212:212:212) (264:264:264))
        (PORT datad (369:369:369) (445:445:445))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (212:212:212) (264:264:264))
        (PORT datad (544:544:544) (651:651:651))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (396:396:396))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT asdata (750:750:750) (829:829:829))
        (PORT ena (804:804:804) (889:889:889))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (503:503:503))
        (PORT datac (555:555:555) (712:712:712))
        (PORT datad (360:360:360) (431:431:431))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (256:256:256))
        (PORT datab (177:177:177) (240:240:240))
        (PORT datac (632:632:632) (748:748:748))
        (PORT datad (158:158:158) (207:207:207))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT asdata (778:778:778) (870:870:870))
        (PORT ena (670:670:670) (732:732:732))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (306:306:306))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[5\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (404:404:404))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[6\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (413:413:413))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (297:297:297))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[8\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (409:409:409))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[9\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (590:590:590))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[10\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (648:648:648) (759:759:759))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (484:484:484))
        (PORT datab (394:394:394) (483:483:483))
        (PORT datac (385:385:385) (478:478:478))
        (PORT datad (588:588:588) (679:679:679))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|operation\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1648:1648:1648))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (839:839:839) (945:945:945))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (2019:2019:2019))
        (PORT datac (808:808:808) (946:946:946))
        (PORT datad (802:802:802) (934:934:934))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT asdata (794:794:794) (877:877:877))
        (PORT ena (787:787:787) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT asdata (799:799:799) (883:883:883))
        (PORT ena (796:796:796) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (248:248:248))
        (PORT datab (177:177:177) (238:238:238))
        (PORT datac (628:628:628) (744:744:744))
        (PORT datad (161:161:161) (211:211:211))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT asdata (518:518:518) (570:570:570))
        (PORT ena (776:776:776) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (254:254:254))
        (PORT datab (176:176:176) (238:238:238))
        (PORT datac (631:631:631) (747:747:747))
        (PORT datad (158:158:158) (209:209:209))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (875:875:875) (966:966:966))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (252:252:252))
        (PORT datab (176:176:176) (237:237:237))
        (PORT datac (630:630:630) (746:746:746))
        (PORT datad (159:159:159) (210:210:210))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT asdata (645:645:645) (708:708:708))
        (PORT ena (1035:1035:1035) (1162:1162:1162))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (470:470:470))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (501:501:501) (612:612:612))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (614:614:614))
        (PORT datab (476:476:476) (589:589:589))
        (PORT datad (194:194:194) (227:227:227))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux7\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (586:586:586))
        (PORT datab (496:496:496) (582:582:582))
        (PORT datad (465:465:465) (528:528:528))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux7\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (731:731:731))
        (PORT datab (525:525:525) (605:605:605))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux7\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (628:628:628) (766:766:766))
        (PORT datac (92:92:92) (114:114:114))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1351:1351:1351))
        (PORT datab (307:307:307) (354:354:354))
        (PORT datac (320:320:320) (375:375:375))
        (PORT datad (567:567:567) (644:644:644))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (788:788:788))
        (PORT datab (561:561:561) (673:673:673))
        (PORT datac (211:211:211) (262:262:262))
        (PORT datad (368:368:368) (443:443:443))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (771:771:771) (845:845:845))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datac (217:217:217) (263:263:263))
        (PORT datad (1050:1050:1050) (1084:1084:1084))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (681:681:681) (753:753:753))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (636:636:636) (695:695:695))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (527:527:527) (584:584:584))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (665:665:665))
        (PORT datab (619:619:619) (729:729:729))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (911:911:911) (1078:1078:1078))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (640:640:640))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (693:693:693))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (563:563:563))
        (PORT datab (716:716:716) (840:840:840))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1473:1473:1473))
        (PORT datab (232:232:232) (280:280:280))
        (PORT datac (313:313:313) (366:366:366))
        (PORT datad (738:738:738) (837:837:837))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1154:1154:1154))
        (PORT datab (341:341:341) (398:398:398))
        (PORT datac (443:443:443) (509:509:509))
        (PORT datad (552:552:552) (652:652:652))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (562:562:562) (631:631:631))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (203:203:203) (263:263:263))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (667:667:667) (740:740:740))
        (PORT sclr (585:585:585) (691:691:691))
        (PORT sload (633:633:633) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[6\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (393:393:393))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (654:654:654) (715:715:715))
        (PORT sclr (585:585:585) (691:691:691))
        (PORT sload (633:633:633) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|PC\|d\[7\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (204:204:204) (262:262:262))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (676:676:676) (748:748:748))
        (PORT sclr (585:585:585) (691:691:691))
        (PORT sload (633:633:633) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (250:250:250))
        (PORT datab (176:176:176) (237:237:237))
        (PORT datac (629:629:629) (745:745:745))
        (PORT datad (160:160:160) (210:210:210))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT asdata (363:363:363) (392:392:392))
        (PORT ena (780:780:780) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT asdata (958:958:958) (1068:1068:1068))
        (PORT ena (498:498:498) (532:532:532))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT asdata (956:956:956) (1066:1066:1066))
        (PORT ena (638:638:638) (690:690:690))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (805:805:805) (900:900:900))
        (PORT ena (774:774:774) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1016:1016:1016) (1110:1110:1110))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (809:809:809) (904:904:904))
        (PORT ena (754:754:754) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (737:737:737))
        (PORT datab (376:376:376) (457:457:457))
        (PORT datad (395:395:395) (478:478:478))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (679:679:679))
        (PORT datab (408:408:408) (500:500:500))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (648:648:648))
        (PORT datab (350:350:350) (412:412:412))
        (PORT datad (468:468:468) (535:535:535))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux15\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (243:243:243))
        (PORT datab (381:381:381) (463:463:463))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux15\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (178:178:178))
        (PORT datab (124:124:124) (156:156:156))
        (PORT datac (427:427:427) (489:489:489))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (413:413:413))
        (PORT datab (209:209:209) (271:271:271))
        (PORT datac (319:319:319) (373:373:373))
        (PORT datad (324:324:324) (379:379:379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT asdata (655:655:655) (727:727:727))
        (PORT ena (918:918:918) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (546:546:546) (651:651:651))
        (PORT datac (736:736:736) (859:859:859))
        (PORT datad (526:526:526) (638:638:638))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[13\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (268:268:268))
        (PORT datac (488:488:488) (578:578:578))
        (PORT datad (595:595:595) (699:699:699))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT asdata (1072:1072:1072) (1184:1184:1184))
        (PORT ena (819:819:819) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (618:618:618))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (534:534:534) (663:663:663))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (392:392:392))
        (PORT datab (1040:1040:1040) (1235:1235:1235))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (407:407:407))
        (PORT datab (566:566:566) (672:672:672))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (432:432:432))
        (PORT datab (496:496:496) (593:593:593))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux11\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (515:515:515))
        (PORT datab (764:764:764) (868:868:868))
        (PORT datac (799:799:799) (923:923:923))
        (PORT datad (266:266:266) (302:302:302))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux11\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (396:396:396))
        (PORT datab (669:669:669) (812:812:812))
        (PORT datac (1619:1619:1619) (1904:1904:1904))
        (PORT datad (158:158:158) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (312:312:312) (367:367:367))
        (PORT datad (1050:1050:1050) (1079:1079:1079))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT asdata (513:513:513) (562:562:562))
        (PORT ena (925:925:925) (1013:1013:1013))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT asdata (774:774:774) (862:862:862))
        (PORT ena (787:787:787) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (662:662:662) (747:747:747))
        (PORT ena (754:754:754) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (661:661:661) (745:745:745))
        (PORT ena (774:774:774) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (809:809:809) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (731:731:731))
        (PORT datab (409:409:409) (501:501:501))
        (PORT datad (740:740:740) (849:849:849))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (723:723:723))
        (PORT datab (620:620:620) (723:723:723))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT asdata (774:774:774) (862:862:862))
        (PORT ena (796:796:796) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (583:583:583))
        (PORT datab (307:307:307) (359:359:359))
        (PORT datad (478:478:478) (555:555:555))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (740:740:740))
        (PORT datab (315:315:315) (384:384:384))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux4\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (811:811:811))
        (PORT datad (454:454:454) (519:519:519))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (358:358:358))
        (PORT datab (761:761:761) (893:893:893))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (515:515:515))
        (PORT datab (801:801:801) (971:971:971))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (564:564:564))
        (PORT datab (1119:1119:1119) (1327:1327:1327))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (545:545:545) (676:676:676))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (264:264:264))
        (PORT datab (972:972:972) (1138:1138:1138))
        (PORT datac (213:213:213) (256:256:256))
        (PORT datad (395:395:395) (449:449:449))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (652:652:652))
        (PORT datab (590:590:590) (677:677:677))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (1062:1062:1062))
        (PORT datab (467:467:467) (542:542:542))
        (PORT datac (339:339:339) (396:396:396))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux13\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (982:982:982))
        (PORT datab (1627:1627:1627) (1915:1915:1915))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (120:120:120) (149:149:149))
        (PORT datac (1023:1023:1023) (1056:1056:1056))
        (PORT datad (476:476:476) (549:549:549))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT asdata (283:283:283) (304:304:304))
        (PORT ena (804:804:804) (889:889:889))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT asdata (733:733:733) (802:802:802))
        (PORT ena (796:796:796) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (662:662:662) (728:728:728))
        (PORT ena (754:754:754) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|R3\|d\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (457:457:457) (518:518:518))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1026:1026:1026) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (635:635:635) (694:694:694))
        (PORT ena (809:809:809) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (641:641:641))
        (PORT datab (129:129:129) (176:176:176))
        (PORT datad (521:521:521) (636:636:636))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (737:737:737))
        (PORT datab (1124:1124:1124) (1333:1333:1333))
        (PORT datad (439:439:439) (523:523:523))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (579:579:579))
        (PORT datab (489:489:489) (575:575:575))
        (PORT datad (452:452:452) (520:520:520))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (268:268:268))
        (PORT datab (497:497:497) (574:574:574))
        (PORT datad (333:333:333) (389:389:389))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (617:617:617) (739:739:739))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (671:671:671))
        (PORT datab (1118:1118:1118) (1294:1294:1294))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (500:500:500))
        (PORT datab (987:987:987) (1132:1132:1132))
        (PORT datac (916:916:916) (1093:1093:1093))
        (PORT datad (292:292:292) (338:338:338))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (1039:1039:1039))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1793:1793:1793) (2117:2117:2117))
        (PORT datad (821:821:821) (956:956:956))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (280:280:280) (322:322:322))
        (PORT datad (1056:1056:1056) (1090:1090:1090))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT asdata (674:674:674) (752:752:752))
        (PORT ena (880:880:880) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (648:648:648))
        (PORT datac (435:435:435) (510:510:510))
        (PORT datad (527:527:527) (639:639:639))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[14\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (436:436:436))
        (PORT datad (600:600:600) (706:706:706))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode607w\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (800:800:800) (931:931:931))
        (PORT datad (351:351:351) (425:425:425))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode617w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (400:400:400))
        (PORT datab (456:456:456) (519:519:519))
        (PORT datac (455:455:455) (515:515:515))
        (PORT datad (108:108:108) (128:128:128))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (PORT datab (619:619:619) (725:725:725))
        (PORT datad (138:138:138) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (355:355:355))
        (PORT datab (179:179:179) (215:215:215))
        (PORT datad (2263:2263:2263) (2558:2558:2558))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (683:683:683) (803:803:803))
        (PORT datac (444:444:444) (515:515:515))
        (PORT datad (800:800:800) (955:955:955))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (773:773:773) (931:931:931))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (443:443:443) (478:478:478))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (562:562:562) (669:669:669))
        (PORT datac (345:345:345) (417:417:417))
        (PORT datad (517:517:517) (627:627:627))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (552:552:552) (657:657:657))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT asdata (634:634:634) (696:696:696))
        (PORT ena (780:780:780) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (776:776:776) (933:933:933))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (562:562:562) (604:604:604))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (560:560:560) (667:667:667))
        (PORT datac (438:438:438) (508:508:508))
        (PORT datad (518:518:518) (629:629:629))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (660:660:660))
        (PORT datad (187:187:187) (235:235:235))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT asdata (628:628:628) (688:688:688))
        (PORT ena (780:780:780) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (939:939:939))
        (PORT datab (557:557:557) (664:664:664))
        (PORT datad (520:520:520) (630:630:630))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (644:644:644))
        (PORT datad (191:191:191) (240:240:240))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (285:285:285))
        (PORT datac (369:369:369) (457:457:457))
        (PORT datad (710:710:710) (844:844:844))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT asdata (528:528:528) (582:582:582))
        (PORT ena (780:780:780) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (396:396:396))
        (PORT datad (543:543:543) (636:636:636))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT asdata (527:527:527) (577:577:577))
        (PORT ena (780:780:780) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (402:402:402))
        (PORT datad (529:529:529) (621:621:621))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (283:283:283))
        (PORT datac (371:371:371) (459:459:459))
        (PORT datad (709:709:709) (844:844:844))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT asdata (674:674:674) (750:750:750))
        (PORT ena (863:863:863) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[5\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (568:568:568))
        (PORT datad (680:680:680) (791:791:791))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT asdata (690:690:690) (774:774:774))
        (PORT ena (822:822:822) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (292:292:292))
        (PORT datac (366:366:366) (454:454:454))
        (PORT datad (711:711:711) (845:845:845))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[6\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (477:477:477))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[7\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (426:426:426))
        (PORT datad (540:540:540) (633:633:633))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT asdata (641:641:641) (707:707:707))
        (PORT ena (780:780:780) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (544:544:544) (649:649:649))
        (PORT datac (878:878:878) (1024:1024:1024))
        (PORT datad (527:527:527) (639:639:639))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[8\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (549:549:549) (654:654:654))
        (PORT datad (192:192:192) (241:241:241))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT asdata (684:684:684) (757:757:757))
        (PORT ena (780:780:780) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (420:420:420))
        (PORT datab (547:547:547) (652:652:652))
        (PORT datad (525:525:525) (637:637:637))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[9\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (659:659:659))
        (PORT datad (187:187:187) (232:232:232))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT asdata (546:546:546) (614:614:614))
        (PORT ena (925:925:925) (1013:1013:1013))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (632:632:632))
        (PORT datac (368:368:368) (448:448:448))
        (PORT datad (614:614:614) (723:723:723))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[10\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (631:631:631))
        (PORT datad (185:185:185) (232:232:232))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (634:634:634))
        (PORT datac (374:374:374) (458:458:458))
        (PORT datad (615:615:615) (723:723:723))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[11\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (632:632:632))
        (PORT datad (189:189:189) (235:235:235))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT asdata (523:523:523) (575:575:575))
        (PORT ena (787:787:787) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1187:1187:1187))
        (PORT asdata (523:523:523) (575:575:575))
        (PORT ena (796:796:796) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (1050:1050:1050) (1165:1165:1165))
        (PORT ena (1026:1026:1026) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (557:557:557))
        (PORT datab (1131:1131:1131) (1351:1351:1351))
        (PORT datad (518:518:518) (631:631:631))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (578:578:578))
        (PORT datab (488:488:488) (573:573:573))
        (PORT datad (270:270:270) (308:308:308))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (257:257:257))
        (PORT datab (525:525:525) (605:605:605))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux3\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (631:631:631) (769:769:769))
        (PORT datac (90:90:90) (112:112:112))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (736:736:736))
        (PORT datab (612:612:612) (691:691:691))
        (PORT datac (320:320:320) (368:368:368))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (368:368:368))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (594:594:594) (672:672:672))
        (PORT datad (507:507:507) (602:602:602))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (660:660:660))
        (PORT datab (417:417:417) (481:481:481))
        (PORT datac (1838:1838:1838) (2141:2141:2141))
        (PORT datad (186:186:186) (219:219:219))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (1053:1053:1053) (1088:1088:1088))
        (PORT datad (161:161:161) (185:185:185))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT asdata (521:521:521) (571:571:571))
        (PORT ena (925:925:925) (1013:1013:1013))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (782:782:782) (941:941:941))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (841:841:841) (931:931:931))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (638:638:638))
        (PORT datac (453:453:453) (534:534:534))
        (PORT datad (616:616:616) (725:725:725))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[12\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (637:637:637))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (488:488:488) (556:556:556))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (747:747:747) (862:862:862))
        (PORT d[1] (869:869:869) (1002:1002:1002))
        (PORT d[2] (713:713:713) (820:820:820))
        (PORT d[3] (660:660:660) (754:754:754))
        (PORT d[4] (826:826:826) (939:939:939))
        (PORT d[5] (678:678:678) (780:780:780))
        (PORT d[6] (1081:1081:1081) (1227:1227:1227))
        (PORT d[7] (803:803:803) (913:913:913))
        (PORT d[8] (855:855:855) (983:983:983))
        (PORT d[9] (878:878:878) (1004:1004:1004))
        (PORT d[10] (859:859:859) (1006:1006:1006))
        (PORT d[11] (789:789:789) (898:898:898))
        (PORT d[12] (957:957:957) (1083:1083:1083))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (680:680:680) (712:712:712))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (PORT d[0] (964:964:964) (1005:1005:1005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (758:758:758) (876:876:876))
        (PORT d[1] (880:880:880) (1016:1016:1016))
        (PORT d[2] (697:697:697) (790:790:790))
        (PORT d[3] (661:661:661) (754:754:754))
        (PORT d[4] (849:849:849) (967:967:967))
        (PORT d[5] (679:679:679) (780:780:780))
        (PORT d[6] (1082:1082:1082) (1227:1227:1227))
        (PORT d[7] (804:804:804) (913:913:913))
        (PORT d[8] (856:856:856) (983:983:983))
        (PORT d[9] (879:879:879) (1004:1004:1004))
        (PORT d[10] (860:860:860) (1006:1006:1006))
        (PORT d[11] (790:790:790) (898:898:898))
        (PORT d[12] (958:958:958) (1083:1083:1083))
        (PORT clk (1325:1325:1325) (1352:1352:1352))
        (PORT ena (962:962:962) (1016:1016:1016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1352:1352:1352))
        (PORT d[0] (962:962:962) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode607w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (188:188:188))
        (PORT datab (135:135:135) (173:173:173))
        (PORT datac (296:296:296) (349:349:349))
        (PORT datad (346:346:346) (403:403:403))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (832:832:832) (957:957:957))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (561:561:561) (650:650:650))
        (PORT d[1] (666:666:666) (755:755:755))
        (PORT d[2] (594:594:594) (703:703:703))
        (PORT d[3] (519:519:519) (603:603:603))
        (PORT d[4] (811:811:811) (920:920:920))
        (PORT d[5] (862:862:862) (986:986:986))
        (PORT d[6] (670:670:670) (767:767:767))
        (PORT d[7] (664:664:664) (773:773:773))
        (PORT d[8] (702:702:702) (811:811:811))
        (PORT d[9] (707:707:707) (809:809:809))
        (PORT d[10] (1170:1170:1170) (1358:1358:1358))
        (PORT d[11] (1200:1200:1200) (1412:1412:1412))
        (PORT d[12] (1469:1469:1469) (1723:1723:1723))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (952:952:952))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (1185:1185:1185) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (552:552:552) (637:637:637))
        (PORT d[1] (665:665:665) (759:759:759))
        (PORT d[2] (574:574:574) (675:675:675))
        (PORT d[3] (520:520:520) (603:603:603))
        (PORT d[4] (673:673:673) (768:768:768))
        (PORT d[5] (863:863:863) (986:986:986))
        (PORT d[6] (671:671:671) (767:767:767))
        (PORT d[7] (665:665:665) (773:773:773))
        (PORT d[8] (703:703:703) (811:811:811))
        (PORT d[9] (708:708:708) (809:809:809))
        (PORT d[10] (1171:1171:1171) (1358:1358:1358))
        (PORT d[11] (1201:1201:1201) (1412:1412:1412))
        (PORT d[12] (1470:1470:1470) (1723:1723:1723))
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT ena (1059:1059:1059) (1143:1143:1143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT d[0] (1059:1059:1059) (1143:1143:1143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (2105:2105:2105))
        (PORT datab (1750:1750:1750) (2036:2036:2036))
        (PORT datac (520:520:520) (601:601:601))
        (PORT datad (666:666:666) (759:759:759))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode627w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (183:183:183))
        (PORT datab (144:144:144) (182:182:182))
        (PORT datac (304:304:304) (358:358:358))
        (PORT datad (342:342:342) (398:398:398))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (325:325:325) (371:371:371))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (576:576:576) (660:660:660))
        (PORT d[1] (692:692:692) (787:787:787))
        (PORT d[2] (565:565:565) (660:660:660))
        (PORT d[3] (510:510:510) (593:593:593))
        (PORT d[4] (656:656:656) (746:746:746))
        (PORT d[5] (497:497:497) (572:572:572))
        (PORT d[6] (1305:1305:1305) (1518:1518:1518))
        (PORT d[7] (649:649:649) (735:735:735))
        (PORT d[8] (835:835:835) (957:957:957))
        (PORT d[9] (684:684:684) (781:781:781))
        (PORT d[10] (1230:1230:1230) (1441:1441:1441))
        (PORT d[11] (943:943:943) (1069:1069:1069))
        (PORT d[12] (952:952:952) (1072:1072:1072))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (762:762:762) (802:802:802))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1046:1046:1046) (1095:1095:1095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (571:571:571) (660:660:660))
        (PORT d[1] (682:682:682) (773:773:773))
        (PORT d[2] (566:566:566) (660:660:660))
        (PORT d[3] (511:511:511) (593:593:593))
        (PORT d[4] (668:668:668) (762:762:762))
        (PORT d[5] (498:498:498) (572:572:572))
        (PORT d[6] (1306:1306:1306) (1518:1518:1518))
        (PORT d[7] (650:650:650) (735:735:735))
        (PORT d[8] (836:836:836) (957:957:957))
        (PORT d[9] (685:685:685) (781:781:781))
        (PORT d[10] (1231:1231:1231) (1441:1441:1441))
        (PORT d[11] (944:944:944) (1069:1069:1069))
        (PORT d[12] (953:953:953) (1072:1072:1072))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (PORT ena (965:965:965) (1023:1023:1023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (PORT d[0] (965:965:965) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode637w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (401:401:401))
        (PORT datab (454:454:454) (517:517:517))
        (PORT datac (457:457:457) (516:516:516))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (848:848:848) (973:973:973))
        (PORT clk (1322:1322:1322) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (718:718:718) (833:833:833))
        (PORT d[1] (965:965:965) (1095:1095:1095))
        (PORT d[2] (751:751:751) (877:877:877))
        (PORT d[3] (710:710:710) (827:827:827))
        (PORT d[4] (997:997:997) (1134:1134:1134))
        (PORT d[5] (1032:1032:1032) (1178:1178:1178))
        (PORT d[6] (845:845:845) (966:966:966))
        (PORT d[7] (848:848:848) (978:978:978))
        (PORT d[8] (889:889:889) (1026:1026:1026))
        (PORT d[9] (844:844:844) (966:966:966))
        (PORT d[10] (1232:1232:1232) (1434:1434:1434))
        (PORT d[11] (1022:1022:1022) (1208:1208:1208))
        (PORT d[12] (1183:1183:1183) (1354:1354:1354))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (867:867:867) (932:932:932))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (PORT d[0] (1151:1151:1151) (1225:1225:1225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (711:711:711) (814:814:814))
        (PORT d[1] (822:822:822) (938:938:938))
        (PORT d[2] (752:752:752) (878:878:878))
        (PORT d[3] (711:711:711) (827:827:827))
        (PORT d[4] (852:852:852) (975:975:975))
        (PORT d[5] (1033:1033:1033) (1178:1178:1178))
        (PORT d[6] (846:846:846) (966:966:966))
        (PORT d[7] (849:849:849) (978:978:978))
        (PORT d[8] (890:890:890) (1026:1026:1026))
        (PORT d[9] (845:845:845) (966:966:966))
        (PORT d[10] (1233:1233:1233) (1434:1434:1434))
        (PORT d[11] (1023:1023:1023) (1208:1208:1208))
        (PORT d[12] (1184:1184:1184) (1354:1354:1354))
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (PORT ena (1141:1141:1141) (1227:1227:1227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (PORT d[0] (1141:1141:1141) (1227:1227:1227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (2102:2102:2102))
        (PORT datab (1748:1748:1748) (2034:2034:2034))
        (PORT datac (500:500:500) (577:577:577))
        (PORT datad (699:699:699) (801:801:801))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT asdata (1237:1237:1237) (1372:1372:1372))
        (PORT ena (819:819:819) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode577w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (183:183:183))
        (PORT datab (143:143:143) (181:181:181))
        (PORT datac (303:303:303) (357:357:357))
        (PORT datad (342:342:342) (399:399:399))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (665:665:665) (760:760:760))
        (PORT clk (1347:1347:1347) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (506:506:506) (566:566:566))
        (PORT d[1] (840:840:840) (953:953:953))
        (PORT d[2] (681:681:681) (783:783:783))
        (PORT d[3] (815:815:815) (934:934:934))
        (PORT d[4] (487:487:487) (542:542:542))
        (PORT d[5] (694:694:694) (798:798:798))
        (PORT d[6] (962:962:962) (1094:1094:1094))
        (PORT d[7] (789:789:789) (907:907:907))
        (PORT d[8] (526:526:526) (612:612:612))
        (PORT d[9] (830:830:830) (944:944:944))
        (PORT d[10] (1200:1200:1200) (1406:1406:1406))
        (PORT d[11] (994:994:994) (1180:1180:1180))
        (PORT d[12] (817:817:817) (928:928:928))
        (PORT clk (1345:1345:1345) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (764:764:764) (804:804:804))
        (PORT clk (1345:1345:1345) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1371:1371:1371))
        (PORT d[0] (1048:1048:1048) (1097:1097:1097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (513:513:513) (581:581:581))
        (PORT d[1] (852:852:852) (968:968:968))
        (PORT d[2] (726:726:726) (846:846:846))
        (PORT d[3] (816:816:816) (934:934:934))
        (PORT d[4] (485:485:485) (547:547:547))
        (PORT d[5] (695:695:695) (798:798:798))
        (PORT d[6] (963:963:963) (1094:1094:1094))
        (PORT d[7] (790:790:790) (907:907:907))
        (PORT d[8] (527:527:527) (612:612:612))
        (PORT d[9] (831:831:831) (944:944:944))
        (PORT d[10] (1201:1201:1201) (1406:1406:1406))
        (PORT d[11] (995:995:995) (1180:1180:1180))
        (PORT d[12] (818:818:818) (928:928:928))
        (PORT clk (1304:1304:1304) (1330:1330:1330))
        (PORT ena (945:945:945) (1009:1009:1009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1330:1330:1330))
        (PORT d[0] (945:945:945) (1009:1009:1009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (614:614:614))
        (PORT datab (1590:1590:1590) (1820:1820:1820))
        (PORT datad (516:516:516) (594:594:594))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2010:2010:2010) (2330:2330:2330))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (165:165:165) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (677:677:677))
        (PORT datab (339:339:339) (397:397:397))
        (PORT datad (454:454:454) (528:528:528))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (658:658:658))
        (PORT datab (489:489:489) (576:576:576))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (574:574:574))
        (PORT datab (918:918:918) (1103:1103:1103))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1566:1566:1566))
        (PORT datab (363:363:363) (422:422:422))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1137:1137:1137))
        (PORT datab (492:492:492) (567:567:567))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (1078:1078:1078))
        (PORT datab (474:474:474) (548:548:548))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (1014:1014:1014))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1678:1678:1678) (1980:1980:1980))
        (PORT datad (716:716:716) (812:812:812))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (167:167:167) (196:196:196))
        (PORT datad (1050:1050:1050) (1083:1083:1083))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT asdata (753:753:753) (828:828:828))
        (PORT ena (801:801:801) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT asdata (670:670:670) (745:745:745))
        (PORT ena (670:670:670) (732:732:732))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (659:659:659) (727:727:727))
        (PORT ena (754:754:754) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (875:875:875) (966:966:966))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (660:660:660) (729:729:729))
        (PORT ena (774:774:774) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (734:734:734))
        (PORT datab (491:491:491) (600:600:600))
        (PORT datad (394:394:394) (477:477:477))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (730:730:730))
        (PORT datab (820:820:820) (953:953:953))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux10\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (271:271:271))
        (PORT datab (207:207:207) (252:252:252))
        (PORT datad (158:158:158) (184:184:184))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux10\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (424:424:424))
        (PORT datab (498:498:498) (576:576:576))
        (PORT datad (290:290:290) (335:335:335))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux10\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (555:555:555))
        (PORT datab (596:596:596) (681:681:681))
        (PORT datac (164:164:164) (193:193:193))
        (PORT datad (583:583:583) (661:661:661))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (378:378:378))
        (PORT datab (152:152:152) (206:206:206))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[5\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datab (2311:2311:2311) (2631:2631:2631))
        (PORT datad (268:268:268) (306:306:306))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[5\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (694:694:694))
        (PORT datac (315:315:315) (371:371:371))
        (PORT datad (677:677:677) (789:789:789))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (682:682:682) (786:786:786))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1281:1281:1281))
        (PORT d[1] (769:769:769) (915:915:915))
        (PORT d[2] (943:943:943) (1117:1117:1117))
        (PORT d[3] (782:782:782) (900:900:900))
        (PORT d[4] (823:823:823) (944:944:944))
        (PORT d[5] (1249:1249:1249) (1436:1436:1436))
        (PORT d[6] (637:637:637) (733:733:733))
        (PORT d[7] (959:959:959) (1118:1118:1118))
        (PORT d[8] (1029:1029:1029) (1203:1203:1203))
        (PORT d[9] (834:834:834) (962:962:962))
        (PORT d[10] (576:576:576) (670:670:670))
        (PORT d[11] (526:526:526) (616:616:616))
        (PORT d[12] (758:758:758) (886:886:886))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (530:530:530) (548:548:548))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (814:814:814) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1279:1279:1279))
        (PORT d[1] (748:748:748) (885:885:885))
        (PORT d[2] (935:935:935) (1106:1106:1106))
        (PORT d[3] (783:783:783) (900:900:900))
        (PORT d[4] (829:829:829) (960:960:960))
        (PORT d[5] (1250:1250:1250) (1436:1436:1436))
        (PORT d[6] (638:638:638) (733:733:733))
        (PORT d[7] (960:960:960) (1118:1118:1118))
        (PORT d[8] (1030:1030:1030) (1203:1203:1203))
        (PORT d[9] (835:835:835) (962:962:962))
        (PORT d[10] (577:577:577) (670:670:670))
        (PORT d[11] (527:527:527) (616:616:616))
        (PORT d[12] (759:759:759) (886:886:886))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (PORT ena (1051:1051:1051) (1116:1116:1116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (PORT d[0] (1051:1051:1051) (1116:1116:1116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (672:672:672) (768:768:768))
        (PORT clk (1365:1365:1365) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1464:1464:1464))
        (PORT d[1] (974:974:974) (1146:1146:1146))
        (PORT d[2] (983:983:983) (1175:1175:1175))
        (PORT d[3] (966:966:966) (1105:1105:1105))
        (PORT d[4] (982:982:982) (1125:1125:1125))
        (PORT d[5] (1045:1045:1045) (1192:1192:1192))
        (PORT d[6] (839:839:839) (970:970:970))
        (PORT d[7] (1148:1148:1148) (1333:1333:1333))
        (PORT d[8] (1028:1028:1028) (1201:1201:1201))
        (PORT d[9] (1015:1015:1015) (1169:1169:1169))
        (PORT d[10] (546:546:546) (627:627:627))
        (PORT d[11] (679:679:679) (788:788:788))
        (PORT d[12] (552:552:552) (640:640:640))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1208:1208:1208))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1389:1389:1389))
        (PORT d[0] (1391:1391:1391) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1267:1267:1267) (1461:1461:1461))
        (PORT d[1] (953:953:953) (1119:1119:1119))
        (PORT d[2] (973:973:973) (1162:1162:1162))
        (PORT d[3] (967:967:967) (1105:1105:1105))
        (PORT d[4] (973:973:973) (1111:1111:1111))
        (PORT d[5] (1046:1046:1046) (1192:1192:1192))
        (PORT d[6] (840:840:840) (970:970:970))
        (PORT d[7] (1149:1149:1149) (1333:1333:1333))
        (PORT d[8] (1029:1029:1029) (1201:1201:1201))
        (PORT d[9] (1016:1016:1016) (1169:1169:1169))
        (PORT d[10] (547:547:547) (627:627:627))
        (PORT d[11] (680:680:680) (788:788:788))
        (PORT d[12] (553:553:553) (640:640:640))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
        (PORT ena (1335:1335:1335) (1472:1472:1472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1348:1348:1348))
        (PORT d[0] (1335:1335:1335) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1920:1920:1920) (2258:2258:2258))
        (PORT datab (1840:1840:1840) (2128:2128:2128))
        (PORT datac (335:335:335) (381:381:381))
        (PORT datad (355:355:355) (406:406:406))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode560w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (182:182:182))
        (PORT datab (145:145:145) (184:184:184))
        (PORT datac (307:307:307) (361:361:361))
        (PORT datad (340:340:340) (396:396:396))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (699:699:699) (808:808:808))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (788:788:788) (914:914:914))
        (PORT d[1] (749:749:749) (886:886:886))
        (PORT d[2] (920:920:920) (1087:1087:1087))
        (PORT d[3] (984:984:984) (1136:1136:1136))
        (PORT d[4] (792:792:792) (913:913:913))
        (PORT d[5] (1107:1107:1107) (1274:1274:1274))
        (PORT d[6] (614:614:614) (702:702:702))
        (PORT d[7] (808:808:808) (943:943:943))
        (PORT d[8] (922:922:922) (1050:1050:1050))
        (PORT d[9] (637:637:637) (735:735:735))
        (PORT d[10] (749:749:749) (871:871:871))
        (PORT d[11] (676:676:676) (782:782:782))
        (PORT d[12] (711:711:711) (825:825:825))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (686:686:686) (721:721:721))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (PORT d[0] (970:970:970) (1014:1014:1014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (770:770:770) (890:890:890))
        (PORT d[1] (761:761:761) (902:902:902))
        (PORT d[2] (932:932:932) (1102:1102:1102))
        (PORT d[3] (985:985:985) (1136:1136:1136))
        (PORT d[4] (793:793:793) (913:913:913))
        (PORT d[5] (1108:1108:1108) (1274:1274:1274))
        (PORT d[6] (615:615:615) (702:702:702))
        (PORT d[7] (809:809:809) (943:943:943))
        (PORT d[8] (923:923:923) (1050:1050:1050))
        (PORT d[9] (638:638:638) (735:735:735))
        (PORT d[10] (750:750:750) (871:871:871))
        (PORT d[11] (677:677:677) (782:782:782))
        (PORT d[12] (712:712:712) (825:825:825))
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (PORT ena (1185:1185:1185) (1278:1278:1278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (PORT d[0] (1185:1185:1185) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (871:871:871) (1000:1000:1000))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1331:1331:1331))
        (PORT d[1] (941:941:941) (1103:1103:1103))
        (PORT d[2] (1108:1108:1108) (1303:1303:1303))
        (PORT d[3] (997:997:997) (1159:1159:1159))
        (PORT d[4] (971:971:971) (1120:1120:1120))
        (PORT d[5] (1077:1077:1077) (1238:1238:1238))
        (PORT d[6] (966:966:966) (1104:1104:1104))
        (PORT d[7] (1000:1000:1000) (1157:1157:1157))
        (PORT d[8] (1248:1248:1248) (1455:1455:1455))
        (PORT d[9] (799:799:799) (914:914:914))
        (PORT d[10] (936:936:936) (1082:1082:1082))
        (PORT d[11] (885:885:885) (1037:1037:1037))
        (PORT d[12] (932:932:932) (1089:1089:1089))
        (PORT clk (1306:1306:1306) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (861:861:861) (924:924:924))
        (PORT clk (1306:1306:1306) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (PORT d[0] (1145:1145:1145) (1217:1217:1217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1330:1330:1330))
        (PORT d[1] (954:954:954) (1118:1118:1118))
        (PORT d[2] (946:946:946) (1118:1118:1118))
        (PORT d[3] (998:998:998) (1159:1159:1159))
        (PORT d[4] (973:973:973) (1120:1120:1120))
        (PORT d[5] (1078:1078:1078) (1238:1238:1238))
        (PORT d[6] (967:967:967) (1104:1104:1104))
        (PORT d[7] (1001:1001:1001) (1157:1157:1157))
        (PORT d[8] (1249:1249:1249) (1455:1455:1455))
        (PORT d[9] (800:800:800) (914:914:914))
        (PORT d[10] (937:937:937) (1082:1082:1082))
        (PORT d[11] (886:886:886) (1037:1037:1037))
        (PORT d[12] (933:933:933) (1089:1089:1089))
        (PORT clk (1265:1265:1265) (1291:1291:1291))
        (PORT ena (1387:1387:1387) (1517:1517:1517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1291:1291:1291))
        (PORT d[0] (1387:1387:1387) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1918:1918:1918) (2256:2256:2256))
        (PORT datab (1838:1838:1838) (2126:2126:2126))
        (PORT datac (438:438:438) (496:496:496))
        (PORT datad (527:527:527) (601:601:601))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode587w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (185:185:185))
        (PORT datab (142:142:142) (180:180:180))
        (PORT datac (301:301:301) (355:355:355))
        (PORT datad (343:343:343) (400:400:400))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (710:710:710) (822:822:822))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1311:1311:1311))
        (PORT d[1] (702:702:702) (828:828:828))
        (PORT d[2] (960:960:960) (1133:1133:1133))
        (PORT d[3] (611:611:611) (697:697:697))
        (PORT d[4] (636:636:636) (735:735:735))
        (PORT d[5] (1097:1097:1097) (1260:1260:1260))
        (PORT d[6] (483:483:483) (555:555:555))
        (PORT d[7] (944:944:944) (1100:1100:1100))
        (PORT d[8] (465:465:465) (533:533:533))
        (PORT d[9] (825:825:825) (952:952:952))
        (PORT d[10] (575:575:575) (666:666:666))
        (PORT d[11] (527:527:527) (617:617:617))
        (PORT d[12] (685:685:685) (790:790:790))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (678:678:678) (722:722:722))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (PORT d[0] (962:962:962) (1015:1015:1015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1293:1293:1293))
        (PORT d[1] (690:690:690) (816:816:816))
        (PORT d[2] (960:960:960) (1132:1132:1132))
        (PORT d[3] (612:612:612) (697:697:697))
        (PORT d[4] (641:641:641) (740:740:740))
        (PORT d[5] (1098:1098:1098) (1260:1260:1260))
        (PORT d[6] (484:484:484) (555:555:555))
        (PORT d[7] (945:945:945) (1100:1100:1100))
        (PORT d[8] (466:466:466) (533:533:533))
        (PORT d[9] (826:826:826) (952:952:952))
        (PORT d[10] (576:576:576) (666:666:666))
        (PORT d[11] (528:528:528) (617:617:617))
        (PORT d[12] (686:686:686) (790:790:790))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT ena (1213:1213:1213) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT d[0] (1213:1213:1213) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|decode2\|w_anode597w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (182:182:182))
        (PORT datab (146:146:146) (184:184:184))
        (PORT datac (308:308:308) (362:362:362))
        (PORT datad (340:340:340) (396:396:396))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (982:982:982))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1113:1113:1113))
        (PORT d[1] (929:929:929) (1082:1082:1082))
        (PORT d[2] (790:790:790) (944:944:944))
        (PORT d[3] (822:822:822) (953:953:953))
        (PORT d[4] (816:816:816) (942:942:942))
        (PORT d[5] (1098:1098:1098) (1264:1264:1264))
        (PORT d[6] (638:638:638) (733:733:733))
        (PORT d[7] (937:937:937) (1090:1090:1090))
        (PORT d[8] (784:784:784) (894:894:894))
        (PORT d[9] (667:667:667) (770:770:770))
        (PORT d[10] (761:761:761) (883:883:883))
        (PORT d[11] (712:712:712) (842:842:842))
        (PORT d[12] (719:719:719) (833:833:833))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (710:710:710) (752:752:752))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (PORT d[0] (994:994:994) (1045:1045:1045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1300:1300:1300))
        (PORT d[1] (776:776:776) (921:921:921))
        (PORT d[2] (801:801:801) (957:957:957))
        (PORT d[3] (823:823:823) (953:953:953))
        (PORT d[4] (827:827:827) (956:956:956))
        (PORT d[5] (1099:1099:1099) (1264:1264:1264))
        (PORT d[6] (639:639:639) (733:733:733))
        (PORT d[7] (938:938:938) (1090:1090:1090))
        (PORT d[8] (785:785:785) (894:894:894))
        (PORT d[9] (668:668:668) (770:770:770))
        (PORT d[10] (762:762:762) (883:883:883))
        (PORT d[11] (713:713:713) (842:842:842))
        (PORT d[12] (720:720:720) (833:833:833))
        (PORT clk (1286:1286:1286) (1312:1312:1312))
        (PORT ena (1197:1197:1197) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1312:1312:1312))
        (PORT d[0] (1197:1197:1197) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1916:1916:1916) (2252:2252:2252))
        (PORT datab (1834:1834:1834) (2122:2122:2122))
        (PORT datac (349:349:349) (398:398:398))
        (PORT datad (454:454:454) (514:514:514))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2009:2009:2009) (2337:2337:2337))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (163:163:163) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (965:965:965) (1115:1115:1115))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1525:1525:1525))
        (PORT d[1] (1127:1127:1127) (1325:1325:1325))
        (PORT d[2] (1626:1626:1626) (1920:1920:1920))
        (PORT d[3] (1753:1753:1753) (2051:2051:2051))
        (PORT d[4] (1570:1570:1570) (1826:1826:1826))
        (PORT d[5] (1405:1405:1405) (1615:1615:1615))
        (PORT d[6] (1202:1202:1202) (1392:1392:1392))
        (PORT d[7] (1689:1689:1689) (1914:1914:1914))
        (PORT d[8] (1229:1229:1229) (1417:1417:1417))
        (PORT d[9] (1210:1210:1210) (1412:1412:1412))
        (PORT d[10] (910:910:910) (1073:1073:1073))
        (PORT d[11] (1346:1346:1346) (1579:1579:1579))
        (PORT d[12] (1475:1475:1475) (1714:1714:1714))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1065:1065:1065) (1173:1173:1173))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT d[0] (1349:1349:1349) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1346:1346:1346))
        (PORT d[1] (957:957:957) (1125:1125:1125))
        (PORT d[2] (1470:1470:1470) (1744:1744:1744))
        (PORT d[3] (1754:1754:1754) (2051:2051:2051))
        (PORT d[4] (1571:1571:1571) (1826:1826:1826))
        (PORT d[5] (1406:1406:1406) (1615:1615:1615))
        (PORT d[6] (1203:1203:1203) (1392:1392:1392))
        (PORT d[7] (1690:1690:1690) (1914:1914:1914))
        (PORT d[8] (1230:1230:1230) (1417:1417:1417))
        (PORT d[9] (1211:1211:1211) (1412:1412:1412))
        (PORT d[10] (911:911:911) (1073:1073:1073))
        (PORT d[11] (1347:1347:1347) (1579:1579:1579))
        (PORT d[12] (1476:1476:1476) (1714:1714:1714))
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (PORT ena (1293:1293:1293) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (PORT d[0] (1293:1293:1293) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (655:655:655) (749:749:749))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1491:1491:1491))
        (PORT d[1] (955:955:955) (1126:1126:1126))
        (PORT d[2] (1105:1105:1105) (1295:1295:1295))
        (PORT d[3] (797:797:797) (918:918:918))
        (PORT d[4] (837:837:837) (969:969:969))
        (PORT d[5] (1080:1080:1080) (1236:1236:1236))
        (PORT d[6] (956:956:956) (1098:1098:1098))
        (PORT d[7] (1124:1124:1124) (1304:1304:1304))
        (PORT d[8] (892:892:892) (1046:1046:1046))
        (PORT d[9] (996:996:996) (1146:1146:1146))
        (PORT d[10] (467:467:467) (538:538:538))
        (PORT d[11] (693:693:693) (801:801:801))
        (PORT d[12] (777:777:777) (908:908:908))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (785:785:785) (841:841:841))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT d[0] (1069:1069:1069) (1134:1134:1134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1491:1491:1491))
        (PORT d[1] (774:774:774) (915:915:915))
        (PORT d[2] (1106:1106:1106) (1295:1295:1295))
        (PORT d[3] (798:798:798) (918:918:918))
        (PORT d[4] (994:994:994) (1142:1142:1142))
        (PORT d[5] (1081:1081:1081) (1236:1236:1236))
        (PORT d[6] (957:957:957) (1098:1098:1098))
        (PORT d[7] (1125:1125:1125) (1304:1304:1304))
        (PORT d[8] (893:893:893) (1046:1046:1046))
        (PORT d[9] (997:997:997) (1146:1146:1146))
        (PORT d[10] (468:468:468) (538:538:538))
        (PORT d[11] (694:694:694) (801:801:801))
        (PORT d[12] (778:778:778) (908:908:908))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT ena (1318:1318:1318) (1450:1450:1450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT d[0] (1318:1318:1318) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1918:1918:1918) (2255:2255:2255))
        (PORT datab (1838:1838:1838) (2126:2126:2126))
        (PORT datac (735:735:735) (855:855:855))
        (PORT datad (461:461:461) (525:525:525))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2012:2012:2012) (2341:2341:2341))
        (PORT datab (176:176:176) (213:213:213))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (804:804:804))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (403:403:403) (454:454:454))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (562:562:562))
        (PORT datab (1026:1026:1026) (1231:1231:1231))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux7\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1692:1692:1692) (1999:1999:1999))
        (PORT datac (635:635:635) (739:739:739))
        (PORT datad (709:709:709) (823:823:823))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (1051:1051:1051) (1084:1084:1084))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT asdata (669:669:669) (737:737:737))
        (PORT ena (780:780:780) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT asdata (762:762:762) (847:847:847))
        (PORT ena (801:801:801) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT asdata (664:664:664) (728:728:728))
        (PORT ena (670:670:670) (732:732:732))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (666:666:666) (732:732:732))
        (PORT ena (754:754:754) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (875:875:875) (966:966:966))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (666:666:666) (732:732:732))
        (PORT ena (774:774:774) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (726:726:726))
        (PORT datab (776:776:776) (901:901:901))
        (PORT datad (393:393:393) (475:475:475))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (673:673:673))
        (PORT datab (381:381:381) (469:469:469))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (269:269:269))
        (PORT datab (206:206:206) (250:250:250))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (588:588:588))
        (PORT datab (512:512:512) (609:609:609))
        (PORT datad (299:299:299) (345:345:345))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (960:960:960))
        (PORT datab (353:353:353) (409:409:409))
        (PORT datac (462:462:462) (536:536:536))
        (PORT datad (307:307:307) (353:353:353))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (155:155:155) (207:207:207))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datab (2312:2312:2312) (2631:2631:2631))
        (PORT datad (161:161:161) (186:186:186))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (696:696:696) (818:818:818))
        (PORT datac (676:676:676) (824:824:824))
        (PORT datad (333:333:333) (397:397:397))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1341:1341:1341))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (910:910:910) (1050:1050:1050))
        (PORT d[1] (1001:1001:1001) (1139:1139:1139))
        (PORT d[2] (922:922:922) (1076:1076:1076))
        (PORT d[3] (869:869:869) (1000:1000:1000))
        (PORT d[4] (1341:1341:1341) (1547:1547:1547))
        (PORT d[5] (1240:1240:1240) (1419:1419:1419))
        (PORT d[6] (1030:1030:1030) (1179:1179:1179))
        (PORT d[7] (1028:1028:1028) (1184:1184:1184))
        (PORT d[8] (1064:1064:1064) (1217:1217:1217))
        (PORT d[9] (1168:1168:1168) (1330:1330:1330))
        (PORT d[10] (1254:1254:1254) (1464:1464:1464))
        (PORT d[11] (1133:1133:1133) (1331:1331:1331))
        (PORT d[12] (1170:1170:1170) (1340:1340:1340))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1107:1107:1107))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (1311:1311:1311) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (1064:1064:1064))
        (PORT d[1] (1185:1185:1185) (1386:1386:1386))
        (PORT d[2] (1050:1050:1050) (1212:1212:1212))
        (PORT d[3] (870:870:870) (1000:1000:1000))
        (PORT d[4] (1019:1019:1019) (1159:1159:1159))
        (PORT d[5] (1241:1241:1241) (1419:1419:1419))
        (PORT d[6] (1031:1031:1031) (1179:1179:1179))
        (PORT d[7] (1029:1029:1029) (1184:1184:1184))
        (PORT d[8] (1065:1065:1065) (1217:1217:1217))
        (PORT d[9] (1169:1169:1169) (1330:1330:1330))
        (PORT d[10] (1255:1255:1255) (1464:1464:1464))
        (PORT d[11] (1134:1134:1134) (1331:1331:1331))
        (PORT d[12] (1171:1171:1171) (1340:1340:1340))
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT ena (1267:1267:1267) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT d[0] (1267:1267:1267) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1074:1074:1074))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (1083:1083:1083))
        (PORT d[1] (926:926:926) (1086:1086:1086))
        (PORT d[2] (948:948:948) (1124:1124:1124))
        (PORT d[3] (814:814:814) (954:954:954))
        (PORT d[4] (821:821:821) (948:948:948))
        (PORT d[5] (902:902:902) (1036:1036:1036))
        (PORT d[6] (632:632:632) (722:722:722))
        (PORT d[7] (988:988:988) (1138:1138:1138))
        (PORT d[8] (640:640:640) (732:732:732))
        (PORT d[9] (642:642:642) (741:741:741))
        (PORT d[10] (772:772:772) (895:895:895))
        (PORT d[11] (862:862:862) (1004:1004:1004))
        (PORT d[12] (760:760:760) (890:890:890))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (846:846:846) (900:900:900))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (1127:1127:1127) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1338:1338:1338))
        (PORT d[1] (786:786:786) (930:930:930))
        (PORT d[2] (949:949:949) (1124:1124:1124))
        (PORT d[3] (815:815:815) (954:954:954))
        (PORT d[4] (822:822:822) (948:948:948))
        (PORT d[5] (903:903:903) (1036:1036:1036))
        (PORT d[6] (633:633:633) (722:722:722))
        (PORT d[7] (989:989:989) (1138:1138:1138))
        (PORT d[8] (641:641:641) (732:732:732))
        (PORT d[9] (643:643:643) (741:741:741))
        (PORT d[10] (773:773:773) (895:895:895))
        (PORT d[11] (863:863:863) (1004:1004:1004))
        (PORT d[12] (761:761:761) (890:890:890))
        (PORT clk (1272:1272:1272) (1298:1298:1298))
        (PORT ena (1373:1373:1373) (1500:1500:1500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1298:1298:1298))
        (PORT d[0] (1373:1373:1373) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1917:1917:1917) (2254:2254:2254))
        (PORT datab (1837:1837:1837) (2125:2125:2125))
        (PORT datac (892:892:892) (1029:1029:1029))
        (PORT datad (631:631:631) (721:721:721))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (1053:1053:1053))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1297:1297:1297))
        (PORT d[1] (943:943:943) (1109:1109:1109))
        (PORT d[2] (1049:1049:1049) (1243:1243:1243))
        (PORT d[3] (1606:1606:1606) (1890:1890:1890))
        (PORT d[4] (1387:1387:1387) (1607:1607:1607))
        (PORT d[5] (1960:1960:1960) (2243:2243:2243))
        (PORT d[6] (1240:1240:1240) (1406:1406:1406))
        (PORT d[7] (1656:1656:1656) (1907:1907:1907))
        (PORT d[8] (935:935:935) (1091:1091:1091))
        (PORT d[9] (1104:1104:1104) (1288:1288:1288))
        (PORT d[10] (968:968:968) (1139:1139:1139))
        (PORT d[11] (1111:1111:1111) (1291:1291:1291))
        (PORT d[12] (1418:1418:1418) (1639:1639:1639))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1149:1149:1149))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT d[0] (1334:1334:1334) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1313:1313:1313))
        (PORT d[1] (932:932:932) (1094:1094:1094))
        (PORT d[2] (1042:1042:1042) (1238:1238:1238))
        (PORT d[3] (1607:1607:1607) (1890:1890:1890))
        (PORT d[4] (1368:1368:1368) (1580:1580:1580))
        (PORT d[5] (1961:1961:1961) (2243:2243:2243))
        (PORT d[6] (1241:1241:1241) (1406:1406:1406))
        (PORT d[7] (1657:1657:1657) (1907:1907:1907))
        (PORT d[8] (936:936:936) (1091:1091:1091))
        (PORT d[9] (1105:1105:1105) (1288:1288:1288))
        (PORT d[10] (969:969:969) (1139:1139:1139))
        (PORT d[11] (1112:1112:1112) (1291:1291:1291))
        (PORT d[12] (1419:1419:1419) (1639:1639:1639))
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (PORT ena (1370:1370:1370) (1506:1506:1506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (PORT d[0] (1370:1370:1370) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1251:1251:1251))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1754:1754:1754))
        (PORT d[1] (921:921:921) (1069:1069:1069))
        (PORT d[2] (1009:1009:1009) (1193:1193:1193))
        (PORT d[3] (1626:1626:1626) (1917:1917:1917))
        (PORT d[4] (1703:1703:1703) (1956:1956:1956))
        (PORT d[5] (1739:1739:1739) (1987:1987:1987))
        (PORT d[6] (1598:1598:1598) (1819:1819:1819))
        (PORT d[7] (1605:1605:1605) (1841:1841:1841))
        (PORT d[8] (930:930:930) (1085:1085:1085))
        (PORT d[9] (1022:1022:1022) (1179:1179:1179))
        (PORT d[10] (911:911:911) (1067:1067:1067))
        (PORT d[11] (1253:1253:1253) (1462:1462:1462))
        (PORT d[12] (1384:1384:1384) (1616:1616:1616))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (1122:1122:1122))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT d[0] (1265:1265:1265) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1740:1740:1740))
        (PORT d[1] (918:918:918) (1069:1069:1069))
        (PORT d[2] (871:871:871) (1043:1043:1043))
        (PORT d[3] (1627:1627:1627) (1917:1917:1917))
        (PORT d[4] (1205:1205:1205) (1381:1381:1381))
        (PORT d[5] (1740:1740:1740) (1987:1987:1987))
        (PORT d[6] (1599:1599:1599) (1819:1819:1819))
        (PORT d[7] (1606:1606:1606) (1841:1841:1841))
        (PORT d[8] (931:931:931) (1085:1085:1085))
        (PORT d[9] (1023:1023:1023) (1179:1179:1179))
        (PORT d[10] (912:912:912) (1067:1067:1067))
        (PORT d[11] (1254:1254:1254) (1462:1462:1462))
        (PORT d[12] (1385:1385:1385) (1616:1616:1616))
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (PORT ena (1362:1362:1362) (1515:1515:1515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (PORT d[0] (1362:1362:1362) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1936:1936:1936))
        (PORT datab (1952:1952:1952) (2273:2273:2273))
        (PORT datac (1010:1010:1010) (1179:1179:1179))
        (PORT datad (855:855:855) (987:987:987))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1015:1015:1015) (1162:1162:1162))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (908:908:908) (1045:1045:1045))
        (PORT d[1] (1130:1130:1130) (1332:1332:1332))
        (PORT d[2] (940:940:940) (1095:1095:1095))
        (PORT d[3] (1014:1014:1014) (1162:1162:1162))
        (PORT d[4] (1375:1375:1375) (1600:1600:1600))
        (PORT d[5] (1238:1238:1238) (1415:1415:1415))
        (PORT d[6] (1028:1028:1028) (1169:1169:1169))
        (PORT d[7] (1167:1167:1167) (1337:1337:1337))
        (PORT d[8] (1213:1213:1213) (1382:1382:1382))
        (PORT d[9] (1187:1187:1187) (1352:1352:1352))
        (PORT d[10] (1226:1226:1226) (1436:1436:1436))
        (PORT d[11] (1010:1010:1010) (1193:1193:1193))
        (PORT d[12] (1610:1610:1610) (1877:1877:1877))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1181:1181:1181))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (PORT d[0] (1350:1350:1350) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (887:887:887) (1017:1017:1017))
        (PORT d[1] (1153:1153:1153) (1361:1361:1361))
        (PORT d[2] (1063:1063:1063) (1228:1228:1228))
        (PORT d[3] (1015:1015:1015) (1162:1162:1162))
        (PORT d[4] (1376:1376:1376) (1600:1600:1600))
        (PORT d[5] (1239:1239:1239) (1415:1415:1415))
        (PORT d[6] (1029:1029:1029) (1169:1169:1169))
        (PORT d[7] (1168:1168:1168) (1337:1337:1337))
        (PORT d[8] (1214:1214:1214) (1382:1382:1382))
        (PORT d[9] (1188:1188:1188) (1352:1352:1352))
        (PORT d[10] (1227:1227:1227) (1436:1436:1436))
        (PORT d[11] (1011:1011:1011) (1193:1193:1193))
        (PORT d[12] (1611:1611:1611) (1877:1877:1877))
        (PORT clk (1313:1313:1313) (1341:1341:1341))
        (PORT ena (1122:1122:1122) (1211:1211:1211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1341:1341:1341))
        (PORT d[0] (1122:1122:1122) (1211:1211:1211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (918:918:918) (1056:1056:1056))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1541:1541:1541))
        (PORT d[1] (937:937:937) (1102:1102:1102))
        (PORT d[2] (1014:1014:1014) (1205:1205:1205))
        (PORT d[3] (1603:1603:1603) (1884:1884:1884))
        (PORT d[4] (1545:1545:1545) (1789:1789:1789))
        (PORT d[5] (1928:1928:1928) (2200:2200:2200))
        (PORT d[6] (1409:1409:1409) (1605:1605:1605))
        (PORT d[7] (1650:1650:1650) (1900:1900:1900))
        (PORT d[8] (916:916:916) (1069:1069:1069))
        (PORT d[9] (1140:1140:1140) (1336:1336:1336))
        (PORT d[10] (949:949:949) (1121:1121:1121))
        (PORT d[11] (1128:1128:1128) (1309:1309:1309))
        (PORT d[12] (1424:1424:1424) (1648:1648:1648))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1128:1128:1128))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (PORT d[0] (1288:1288:1288) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1527:1527:1527))
        (PORT d[1] (958:958:958) (1128:1128:1128))
        (PORT d[2] (1027:1027:1027) (1217:1217:1217))
        (PORT d[3] (1604:1604:1604) (1884:1884:1884))
        (PORT d[4] (1537:1537:1537) (1778:1778:1778))
        (PORT d[5] (1929:1929:1929) (2200:2200:2200))
        (PORT d[6] (1410:1410:1410) (1605:1605:1605))
        (PORT d[7] (1651:1651:1651) (1900:1900:1900))
        (PORT d[8] (917:917:917) (1069:1069:1069))
        (PORT d[9] (1141:1141:1141) (1336:1336:1336))
        (PORT d[10] (950:950:950) (1121:1121:1121))
        (PORT d[11] (1129:1129:1129) (1309:1309:1309))
        (PORT d[12] (1425:1425:1425) (1648:1648:1648))
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (PORT ena (1214:1214:1214) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (PORT d[0] (1214:1214:1214) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1936:1936:1936))
        (PORT datab (1952:1952:1952) (2273:2273:2273))
        (PORT datac (931:931:931) (1072:1072:1072))
        (PORT datad (805:805:805) (925:925:925))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1950:1950:1950) (2241:2241:2241))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (926:926:926) (1042:1042:1042))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (968:968:968) (1118:1118:1118))
        (PORT d[1] (784:784:784) (929:929:929))
        (PORT d[2] (935:935:935) (1109:1109:1109))
        (PORT d[3] (966:966:966) (1109:1109:1109))
        (PORT d[4] (815:815:815) (939:939:939))
        (PORT d[5] (1073:1073:1073) (1233:1233:1233))
        (PORT d[6] (966:966:966) (1103:1103:1103))
        (PORT d[7] (924:924:924) (1069:1069:1069))
        (PORT d[8] (633:633:633) (719:719:719))
        (PORT d[9] (794:794:794) (910:910:910))
        (PORT d[10] (774:774:774) (901:901:901))
        (PORT d[11] (877:877:877) (1026:1026:1026))
        (PORT d[12] (707:707:707) (815:815:815))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (870:870:870))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (1095:1095:1095) (1163:1163:1163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1354:1354:1354))
        (PORT d[1] (785:785:785) (929:929:929))
        (PORT d[2] (936:936:936) (1110:1110:1110))
        (PORT d[3] (967:967:967) (1109:1109:1109))
        (PORT d[4] (811:811:811) (924:924:924))
        (PORT d[5] (1074:1074:1074) (1233:1233:1233))
        (PORT d[6] (626:626:626) (713:713:713))
        (PORT d[7] (925:925:925) (1069:1069:1069))
        (PORT d[8] (634:634:634) (719:719:719))
        (PORT d[9] (795:795:795) (910:910:910))
        (PORT d[10] (775:775:775) (901:901:901))
        (PORT d[11] (878:878:878) (1026:1026:1026))
        (PORT d[12] (708:708:708) (815:815:815))
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT ena (1220:1220:1220) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT d[0] (1220:1220:1220) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (972:972:972) (1075:1075:1075))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1743:1743:1743))
        (PORT d[1] (967:967:967) (1140:1140:1140))
        (PORT d[2] (1452:1452:1452) (1724:1724:1724))
        (PORT d[3] (1766:1766:1766) (2072:2072:2072))
        (PORT d[4] (1403:1403:1403) (1640:1640:1640))
        (PORT d[5] (1512:1512:1512) (1741:1741:1741))
        (PORT d[6] (1306:1306:1306) (1509:1509:1509))
        (PORT d[7] (1524:1524:1524) (1726:1726:1726))
        (PORT d[8] (1324:1324:1324) (1489:1489:1489))
        (PORT d[9] (1215:1215:1215) (1410:1410:1410))
        (PORT d[10] (923:923:923) (1085:1085:1085))
        (PORT d[11] (1338:1338:1338) (1571:1571:1571))
        (PORT d[12] (1475:1475:1475) (1713:1713:1713))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1156:1156:1156))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (1196:1196:1196) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1678:1678:1678))
        (PORT d[1] (968:968:968) (1143:1143:1143))
        (PORT d[2] (1205:1205:1205) (1435:1435:1435))
        (PORT d[3] (1767:1767:1767) (2072:2072:2072))
        (PORT d[4] (1546:1546:1546) (1787:1787:1787))
        (PORT d[5] (1513:1513:1513) (1741:1741:1741))
        (PORT d[6] (1307:1307:1307) (1509:1509:1509))
        (PORT d[7] (1525:1525:1525) (1726:1726:1726))
        (PORT d[8] (1325:1325:1325) (1489:1489:1489))
        (PORT d[9] (1216:1216:1216) (1410:1410:1410))
        (PORT d[10] (924:924:924) (1085:1085:1085))
        (PORT d[11] (1339:1339:1339) (1571:1571:1571))
        (PORT d[12] (1476:1476:1476) (1713:1713:1713))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (PORT ena (1292:1292:1292) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (PORT d[0] (1292:1292:1292) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1917:1917:1917) (2253:2253:2253))
        (PORT datab (1836:1836:1836) (2124:2124:2124))
        (PORT datac (615:615:615) (697:697:697))
        (PORT datad (822:822:822) (945:945:945))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2261:2261:2261) (2641:2641:2641))
        (PORT datab (405:405:405) (468:468:468))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (274:274:274) (309:309:309))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (549:549:549))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (795:795:795))
        (PORT datab (637:637:637) (743:743:743))
        (PORT datac (1003:1003:1003) (1133:1133:1133))
        (PORT datad (583:583:583) (681:681:681))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux8\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (655:655:655))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (823:823:823) (990:990:990))
        (PORT datad (1876:1876:1876) (2183:2183:2183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (556:556:556))
        (PORT datac (1049:1049:1049) (1085:1085:1085))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (636:636:636) (702:702:702))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux9\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (540:540:540))
        (PORT datab (806:806:806) (927:927:927))
        (PORT datac (482:482:482) (549:549:549))
        (PORT datad (160:160:160) (187:187:187))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux9\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (711:711:711))
        (PORT datab (719:719:719) (842:842:842))
        (PORT datac (454:454:454) (521:521:521))
        (PORT datad (1876:1876:1876) (2183:2183:2183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1050:1050:1050) (1084:1084:1084))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (653:653:653) (745:745:745))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux10\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (484:484:484) (558:558:558))
        (PORT datac (1836:1836:1836) (2139:2139:2139))
        (PORT datad (519:519:519) (634:634:634))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1053:1053:1053) (1088:1088:1088))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (652:652:652) (731:731:731))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[11\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (795:795:795) (927:927:927))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (664:664:664) (742:742:742))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[12\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (397:397:397))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (774:774:774) (866:866:866))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[13\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (272:272:272))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (763:763:763) (838:838:838))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[14\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (311:311:311))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (626:626:626) (689:689:689))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|AC\|d\[15\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (317:317:317) (377:377:377))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1044:1044:1044) (1165:1165:1165))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (665:665:665) (739:739:739))
        (PORT ena (1026:1026:1026) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT asdata (761:761:761) (837:837:837))
        (PORT ena (941:941:941) (1035:1035:1035))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (919:919:919))
        (PORT datab (389:389:389) (477:477:477))
        (PORT datad (250:250:250) (308:308:308))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (659:659:659))
        (PORT datab (631:631:631) (756:756:756))
        (PORT datad (476:476:476) (569:569:569))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (266:266:266))
        (PORT datab (203:203:203) (248:248:248))
        (PORT datad (582:582:582) (678:678:678))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (761:761:761))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (455:455:455) (520:520:520))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (616:616:616) (739:739:739))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add1\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (928:928:928) (1112:1112:1112))
        (PORT datad (469:469:469) (532:532:532))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (858:858:858) (971:971:971))
        (PORT datac (346:346:346) (409:409:409))
        (PORT datad (1660:1660:1660) (1969:1969:1969))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (642:642:642))
        (PORT datad (578:578:578) (656:656:656))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (795:795:795))
        (PORT datab (1807:1807:1807) (2142:2142:2142))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (552:552:552) (632:632:632))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (706:706:706) (810:810:810))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1030:1030:1030) (1059:1059:1059))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AR\|d\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT asdata (747:747:747) (825:825:825))
        (PORT ena (880:880:880) (955:955:955))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\countn\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (772:772:772) (930:930:930))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\countn\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (893:893:893) (989:989:989))
        (PORT sload (555:555:555) (523:523:523))
        (PORT ena (598:598:598) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\count\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (549:549:549) (655:655:655))
        (PORT datac (969:969:969) (1113:1113:1113))
        (PORT datad (524:524:524) (635:635:635))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\count\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (432:432:432))
        (PORT datad (592:592:592) (688:688:688))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT asdata (877:877:877) (963:963:963))
        (PORT ena (819:819:819) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (580:580:580))
        (PORT datab (362:362:362) (440:440:440))
        (PORT datac (264:264:264) (336:336:336))
        (PORT datad (335:335:335) (399:399:399))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (354:354:354))
        (PORT datab (2311:2311:2311) (2630:2630:2630))
        (PORT datad (162:162:162) (188:188:188))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (687:687:687) (807:807:807))
        (PORT datac (904:904:904) (1045:1045:1045))
        (PORT datad (902:902:902) (1068:1068:1068))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (871:871:871) (1000:1000:1000))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1375:1375:1375))
        (PORT d[1] (951:951:951) (1111:1111:1111))
        (PORT d[2] (1592:1592:1592) (1879:1879:1879))
        (PORT d[3] (1765:1765:1765) (2074:2074:2074))
        (PORT d[4] (1593:1593:1593) (1855:1855:1855))
        (PORT d[5] (1416:1416:1416) (1630:1630:1630))
        (PORT d[6] (1372:1372:1372) (1583:1583:1583))
        (PORT d[7] (1663:1663:1663) (1879:1879:1879))
        (PORT d[8] (1498:1498:1498) (1684:1684:1684))
        (PORT d[9] (1232:1232:1232) (1441:1441:1441))
        (PORT d[10] (904:904:904) (1059:1059:1059))
        (PORT d[11] (1344:1344:1344) (1578:1578:1578))
        (PORT d[12] (1135:1135:1135) (1329:1329:1329))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1075:1075:1075) (1183:1183:1183))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (1359:1359:1359) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1387:1387:1387))
        (PORT d[1] (957:957:957) (1127:1127:1127))
        (PORT d[2] (1468:1468:1468) (1740:1740:1740))
        (PORT d[3] (1766:1766:1766) (2074:2074:2074))
        (PORT d[4] (1577:1577:1577) (1823:1823:1823))
        (PORT d[5] (1417:1417:1417) (1630:1630:1630))
        (PORT d[6] (1373:1373:1373) (1583:1583:1583))
        (PORT d[7] (1664:1664:1664) (1879:1879:1879))
        (PORT d[8] (1499:1499:1499) (1684:1684:1684))
        (PORT d[9] (1233:1233:1233) (1441:1441:1441))
        (PORT d[10] (905:905:905) (1059:1059:1059))
        (PORT d[11] (1345:1345:1345) (1578:1578:1578))
        (PORT d[12] (1136:1136:1136) (1329:1329:1329))
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT ena (1473:1473:1473) (1614:1614:1614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT d[0] (1473:1473:1473) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (663:663:663) (758:758:758))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1495:1495:1495))
        (PORT d[1] (952:952:952) (1121:1121:1121))
        (PORT d[2] (1106:1106:1106) (1297:1297:1297))
        (PORT d[3] (957:957:957) (1094:1094:1094))
        (PORT d[4] (975:975:975) (1116:1116:1116))
        (PORT d[5] (1083:1083:1083) (1242:1242:1242))
        (PORT d[6] (823:823:823) (946:946:946))
        (PORT d[7] (1141:1141:1141) (1325:1325:1325))
        (PORT d[8] (1029:1029:1029) (1207:1207:1207))
        (PORT d[9] (1018:1018:1018) (1176:1176:1176))
        (PORT d[10] (548:548:548) (634:634:634))
        (PORT d[11] (472:472:472) (543:543:543))
        (PORT d[12] (530:530:530) (613:613:613))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (894:894:894) (984:984:984))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1178:1178:1178) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1482:1482:1482))
        (PORT d[1] (947:947:947) (1110:1110:1110))
        (PORT d[2] (1098:1098:1098) (1288:1288:1288))
        (PORT d[3] (958:958:958) (1094:1094:1094))
        (PORT d[4] (965:965:965) (1103:1103:1103))
        (PORT d[5] (1084:1084:1084) (1242:1242:1242))
        (PORT d[6] (824:824:824) (946:946:946))
        (PORT d[7] (1142:1142:1142) (1325:1325:1325))
        (PORT d[8] (1030:1030:1030) (1207:1207:1207))
        (PORT d[9] (1019:1019:1019) (1176:1176:1176))
        (PORT d[10] (549:549:549) (634:634:634))
        (PORT d[11] (473:473:473) (543:543:543))
        (PORT d[12] (531:531:531) (613:613:613))
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (PORT ena (1338:1338:1338) (1465:1465:1465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (PORT d[0] (1338:1338:1338) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1918:1918:1918) (2255:2255:2255))
        (PORT datab (1837:1837:1837) (2125:2125:2125))
        (PORT datac (736:736:736) (856:856:856))
        (PORT datad (443:443:443) (499:499:499))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1356:1356:1356))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1572:1572:1572))
        (PORT d[1] (1077:1077:1077) (1260:1260:1260))
        (PORT d[2] (1142:1142:1142) (1352:1352:1352))
        (PORT d[3] (1179:1179:1179) (1365:1365:1365))
        (PORT d[4] (1182:1182:1182) (1363:1363:1363))
        (PORT d[5] (1287:1287:1287) (1479:1479:1479))
        (PORT d[6] (1034:1034:1034) (1195:1195:1195))
        (PORT d[7] (1154:1154:1154) (1331:1331:1331))
        (PORT d[8] (1151:1151:1151) (1335:1335:1335))
        (PORT d[9] (1006:1006:1006) (1156:1156:1156))
        (PORT d[10] (1131:1131:1131) (1305:1305:1305))
        (PORT d[11] (1170:1170:1170) (1348:1348:1348))
        (PORT d[12] (1110:1110:1110) (1283:1283:1283))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (863:863:863) (944:944:944))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (1147:1147:1147) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1558:1558:1558))
        (PORT d[1] (1230:1230:1230) (1435:1435:1435))
        (PORT d[2] (1143:1143:1143) (1352:1352:1352))
        (PORT d[3] (1180:1180:1180) (1365:1365:1365))
        (PORT d[4] (1173:1173:1173) (1350:1350:1350))
        (PORT d[5] (1288:1288:1288) (1479:1479:1479))
        (PORT d[6] (1035:1035:1035) (1195:1195:1195))
        (PORT d[7] (1155:1155:1155) (1331:1331:1331))
        (PORT d[8] (1152:1152:1152) (1335:1335:1335))
        (PORT d[9] (1007:1007:1007) (1156:1156:1156))
        (PORT d[10] (1132:1132:1132) (1305:1305:1305))
        (PORT d[11] (1171:1171:1171) (1348:1348:1348))
        (PORT d[12] (1111:1111:1111) (1283:1283:1283))
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT ena (1339:1339:1339) (1459:1459:1459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT d[0] (1339:1339:1339) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1248:1248:1248))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1524:1524:1524))
        (PORT d[1] (939:939:939) (1115:1115:1115))
        (PORT d[2] (1018:1018:1018) (1207:1207:1207))
        (PORT d[3] (1611:1611:1611) (1899:1899:1899))
        (PORT d[4] (1532:1532:1532) (1770:1770:1770))
        (PORT d[5] (1935:1935:1935) (2208:2208:2208))
        (PORT d[6] (1407:1407:1407) (1604:1604:1604))
        (PORT d[7] (1643:1643:1643) (1887:1887:1887))
        (PORT d[8] (917:917:917) (1067:1067:1067))
        (PORT d[9] (1069:1069:1069) (1256:1256:1256))
        (PORT d[10] (964:964:964) (1138:1138:1138))
        (PORT d[11] (1090:1090:1090) (1259:1259:1259))
        (PORT d[12] (1591:1591:1591) (1836:1836:1836))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1029:1029:1029) (1134:1134:1134))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (1313:1313:1313) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1508:1508:1508))
        (PORT d[1] (940:940:940) (1115:1115:1115))
        (PORT d[2] (1030:1030:1030) (1221:1221:1221))
        (PORT d[3] (1612:1612:1612) (1899:1899:1899))
        (PORT d[4] (1533:1533:1533) (1770:1770:1770))
        (PORT d[5] (1936:1936:1936) (2208:2208:2208))
        (PORT d[6] (1408:1408:1408) (1604:1604:1604))
        (PORT d[7] (1644:1644:1644) (1887:1887:1887))
        (PORT d[8] (918:918:918) (1067:1067:1067))
        (PORT d[9] (1070:1070:1070) (1256:1256:1256))
        (PORT d[10] (965:965:965) (1138:1138:1138))
        (PORT d[11] (1091:1091:1091) (1259:1259:1259))
        (PORT d[12] (1592:1592:1592) (1836:1836:1836))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (PORT ena (1374:1374:1374) (1510:1510:1510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (PORT d[0] (1374:1374:1374) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1935:1935:1935))
        (PORT datab (1951:1951:1951) (2272:2272:2272))
        (PORT datac (638:638:638) (735:735:735))
        (PORT datad (784:784:784) (895:895:895))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1299:1299:1299))
        (PORT clk (1289:1289:1289) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1351:1351:1351))
        (PORT d[1] (1115:1115:1115) (1296:1296:1296))
        (PORT d[2] (862:862:862) (1029:1029:1029))
        (PORT d[3] (1580:1580:1580) (1864:1864:1864))
        (PORT d[4] (1846:1846:1846) (2130:2130:2130))
        (PORT d[5] (1559:1559:1559) (1777:1777:1777))
        (PORT d[6] (1436:1436:1436) (1671:1671:1671))
        (PORT d[7] (1500:1500:1500) (1726:1726:1726))
        (PORT d[8] (1269:1269:1269) (1469:1469:1469))
        (PORT d[9] (998:998:998) (1149:1149:1149))
        (PORT d[10] (1279:1279:1279) (1487:1487:1487))
        (PORT d[11] (1144:1144:1144) (1341:1341:1341))
        (PORT d[12] (1392:1392:1392) (1627:1627:1627))
        (PORT clk (1287:1287:1287) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1039:1039:1039) (1138:1138:1138))
        (PORT clk (1287:1287:1287) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (PORT d[0] (1323:1323:1323) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1529:1529:1529))
        (PORT d[1] (1118:1118:1118) (1313:1313:1313))
        (PORT d[2] (1021:1021:1021) (1207:1207:1207))
        (PORT d[3] (1581:1581:1581) (1864:1864:1864))
        (PORT d[4] (1837:1837:1837) (2116:2116:2116))
        (PORT d[5] (1560:1560:1560) (1777:1777:1777))
        (PORT d[6] (1437:1437:1437) (1671:1671:1671))
        (PORT d[7] (1501:1501:1501) (1726:1726:1726))
        (PORT d[8] (1270:1270:1270) (1469:1469:1469))
        (PORT d[9] (999:999:999) (1149:1149:1149))
        (PORT d[10] (1280:1280:1280) (1487:1487:1487))
        (PORT d[11] (1145:1145:1145) (1341:1341:1341))
        (PORT d[12] (1393:1393:1393) (1627:1627:1627))
        (PORT clk (1246:1246:1246) (1272:1272:1272))
        (PORT ena (1404:1404:1404) (1550:1550:1550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1272:1272:1272))
        (PORT d[0] (1404:1404:1404) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (968:968:968))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1553:1553:1553))
        (PORT d[1] (1103:1103:1103) (1290:1290:1290))
        (PORT d[2] (1216:1216:1216) (1448:1448:1448))
        (PORT d[3] (1407:1407:1407) (1594:1594:1594))
        (PORT d[4] (1403:1403:1403) (1645:1645:1645))
        (PORT d[5] (1235:1235:1235) (1426:1426:1426))
        (PORT d[6] (1288:1288:1288) (1490:1490:1490))
        (PORT d[7] (1516:1516:1516) (1717:1717:1717))
        (PORT d[8] (1320:1320:1320) (1488:1488:1488))
        (PORT d[9] (1197:1197:1197) (1387:1387:1387))
        (PORT d[10] (931:931:931) (1090:1090:1090))
        (PORT d[11] (1175:1175:1175) (1386:1386:1386))
        (PORT d[12] (1458:1458:1458) (1696:1696:1696))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1268:1268:1268))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (PORT d[0] (1312:1312:1312) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1712:1712:1712))
        (PORT d[1] (1150:1150:1150) (1347:1347:1347))
        (PORT d[2] (1218:1218:1218) (1451:1451:1451))
        (PORT d[3] (1408:1408:1408) (1594:1594:1594))
        (PORT d[4] (1389:1389:1389) (1612:1612:1612))
        (PORT d[5] (1236:1236:1236) (1426:1426:1426))
        (PORT d[6] (1289:1289:1289) (1490:1490:1490))
        (PORT d[7] (1517:1517:1517) (1717:1717:1717))
        (PORT d[8] (1321:1321:1321) (1488:1488:1488))
        (PORT d[9] (1198:1198:1198) (1387:1387:1387))
        (PORT d[10] (932:932:932) (1090:1090:1090))
        (PORT d[11] (1176:1176:1176) (1386:1386:1386))
        (PORT d[12] (1459:1459:1459) (1696:1696:1696))
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (PORT ena (1270:1270:1270) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (PORT d[0] (1270:1270:1270) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1935:1935:1935))
        (PORT datab (1952:1952:1952) (2272:2272:2272))
        (PORT datac (888:888:888) (1036:1036:1036))
        (PORT datad (702:702:702) (825:825:825))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2160:2160:2160) (2500:2500:2500))
        (PORT datac (179:179:179) (215:215:215))
        (PORT datad (166:166:166) (195:195:195))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (347:347:347))
        (PORT datab (2156:2156:2156) (2495:2495:2495))
        (PORT datac (273:273:273) (310:310:310))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (645:645:645) (747:747:747))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (1628:1628:1628) (1916:1916:1916))
        (PORT datac (746:746:746) (877:877:877))
        (PORT datad (821:821:821) (957:957:957))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1116:1116:1116))
        (PORT datac (412:412:412) (469:469:469))
        (PORT datad (268:268:268) (307:307:307))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (511:511:511) (558:558:558))
        (PORT sclr (585:585:585) (691:691:691))
        (PORT sload (633:633:633) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1183:1183:1183))
        (PORT asdata (770:770:770) (851:851:851))
        (PORT ena (885:885:885) (965:965:965))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|D_select\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1037:1037:1037) (1190:1190:1190))
        (PORT sload (402:402:402) (441:441:441))
        (PORT ena (946:946:946) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (248:248:248))
        (PORT datab (177:177:177) (239:239:239))
        (PORT datac (628:628:628) (744:744:744))
        (PORT datad (162:162:162) (212:212:212))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT asdata (551:551:551) (619:619:619))
        (PORT ena (498:498:498) (532:532:532))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT asdata (547:547:547) (615:615:615))
        (PORT ena (638:638:638) (690:690:690))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (503:503:503))
        (PORT datac (556:556:556) (713:713:713))
        (PORT datad (360:360:360) (431:431:431))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (387:387:387))
        (PORT datab (348:348:348) (409:409:409))
        (PORT datad (528:528:528) (618:618:618))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux12\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (585:585:585))
        (PORT datab (135:135:135) (165:165:165))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux12\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (175:175:175))
        (PORT datab (127:127:127) (159:159:159))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (433:433:433) (493:493:493))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (586:586:586))
        (PORT datab (367:367:367) (445:445:445))
        (PORT datac (270:270:270) (342:342:342))
        (PORT datad (332:332:332) (396:396:396))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (361:361:361))
        (PORT datab (2307:2307:2307) (2626:2626:2626))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (691:691:691) (812:812:812))
        (PORT datac (953:953:953) (1124:1124:1124))
        (PORT datad (331:331:331) (398:398:398))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1315:1315:1315))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1374:1374:1374))
        (PORT d[1] (1105:1105:1105) (1301:1301:1301))
        (PORT d[2] (967:967:967) (1156:1156:1156))
        (PORT d[3] (1166:1166:1166) (1343:1343:1343))
        (PORT d[4] (1172:1172:1172) (1350:1350:1350))
        (PORT d[5] (1280:1280:1280) (1471:1471:1471))
        (PORT d[6] (1148:1148:1148) (1317:1317:1317))
        (PORT d[7] (994:994:994) (1152:1152:1152))
        (PORT d[8] (1088:1088:1088) (1277:1277:1277))
        (PORT d[9] (1027:1027:1027) (1179:1179:1179))
        (PORT d[10] (1196:1196:1196) (1405:1405:1405))
        (PORT d[11] (1042:1042:1042) (1212:1212:1212))
        (PORT d[12] (1122:1122:1122) (1297:1297:1297))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (853:853:853) (931:931:931))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (PORT d[0] (1137:1137:1137) (1224:1224:1224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1374:1374:1374))
        (PORT d[1] (1115:1115:1115) (1312:1312:1312))
        (PORT d[2] (970:970:970) (1158:1158:1158))
        (PORT d[3] (1167:1167:1167) (1343:1343:1343))
        (PORT d[4] (1183:1183:1183) (1363:1363:1363))
        (PORT d[5] (1281:1281:1281) (1471:1471:1471))
        (PORT d[6] (1149:1149:1149) (1317:1317:1317))
        (PORT d[7] (995:995:995) (1152:1152:1152))
        (PORT d[8] (1089:1089:1089) (1277:1277:1277))
        (PORT d[9] (1028:1028:1028) (1179:1179:1179))
        (PORT d[10] (1197:1197:1197) (1405:1405:1405))
        (PORT d[11] (1043:1043:1043) (1212:1212:1212))
        (PORT d[12] (1123:1123:1123) (1297:1297:1297))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT ena (1359:1359:1359) (1502:1502:1502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT d[0] (1359:1359:1359) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1310:1310:1310))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1498:1498:1498))
        (PORT d[1] (905:905:905) (1071:1071:1071))
        (PORT d[2] (964:964:964) (1151:1151:1151))
        (PORT d[3] (1179:1179:1179) (1364:1364:1364))
        (PORT d[4] (998:998:998) (1152:1152:1152))
        (PORT d[5] (1112:1112:1112) (1281:1281:1281))
        (PORT d[6] (1196:1196:1196) (1376:1376:1376))
        (PORT d[7] (807:807:807) (935:935:935))
        (PORT d[8] (1241:1241:1241) (1452:1452:1452))
        (PORT d[9] (827:827:827) (954:954:954))
        (PORT d[10] (957:957:957) (1108:1108:1108))
        (PORT d[11] (1061:1061:1061) (1235:1235:1235))
        (PORT d[12] (940:940:940) (1092:1092:1092))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1008:1008:1008) (1092:1092:1092))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (PORT d[0] (1289:1289:1289) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1318:1318:1318))
        (PORT d[1] (973:973:973) (1139:1139:1139))
        (PORT d[2] (975:975:975) (1165:1165:1165))
        (PORT d[3] (1180:1180:1180) (1364:1364:1364))
        (PORT d[4] (999:999:999) (1152:1152:1152))
        (PORT d[5] (1113:1113:1113) (1281:1281:1281))
        (PORT d[6] (1197:1197:1197) (1376:1376:1376))
        (PORT d[7] (808:808:808) (935:935:935))
        (PORT d[8] (1242:1242:1242) (1452:1452:1452))
        (PORT d[9] (828:828:828) (954:954:954))
        (PORT d[10] (958:958:958) (1108:1108:1108))
        (PORT d[11] (1062:1062:1062) (1235:1235:1235))
        (PORT d[12] (941:941:941) (1092:1092:1092))
        (PORT clk (1286:1286:1286) (1312:1312:1312))
        (PORT ena (1346:1346:1346) (1494:1494:1494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1312:1312:1312))
        (PORT d[0] (1346:1346:1346) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2000:2000:2000) (2328:2328:2328))
        (PORT datab (1809:1809:1809) (2085:2085:2085))
        (PORT datac (751:751:751) (851:851:851))
        (PORT datad (749:749:749) (854:854:854))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1314:1314:1314))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1372:1372:1372))
        (PORT d[1] (932:932:932) (1103:1103:1103))
        (PORT d[2] (1284:1284:1284) (1498:1498:1498))
        (PORT d[3] (1345:1345:1345) (1547:1547:1547))
        (PORT d[4] (1168:1168:1168) (1343:1343:1343))
        (PORT d[5] (1286:1286:1286) (1478:1478:1478))
        (PORT d[6] (1178:1178:1178) (1359:1359:1359))
        (PORT d[7] (1161:1161:1161) (1343:1343:1343))
        (PORT d[8] (1231:1231:1231) (1439:1439:1439))
        (PORT d[9] (974:974:974) (1117:1117:1117))
        (PORT d[10] (1188:1188:1188) (1394:1394:1394))
        (PORT d[11] (875:875:875) (1019:1019:1019))
        (PORT d[12] (1115:1115:1115) (1290:1290:1290))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1007:1007:1007) (1102:1102:1102))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (1279:1279:1279) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1303:1303:1303) (1531:1531:1531))
        (PORT d[1] (933:933:933) (1105:1105:1105))
        (PORT d[2] (1128:1128:1128) (1331:1331:1331))
        (PORT d[3] (1346:1346:1346) (1547:1547:1547))
        (PORT d[4] (1169:1169:1169) (1343:1343:1343))
        (PORT d[5] (1287:1287:1287) (1478:1478:1478))
        (PORT d[6] (1179:1179:1179) (1359:1359:1359))
        (PORT d[7] (1162:1162:1162) (1343:1343:1343))
        (PORT d[8] (1232:1232:1232) (1439:1439:1439))
        (PORT d[9] (975:975:975) (1117:1117:1117))
        (PORT d[10] (1189:1189:1189) (1394:1394:1394))
        (PORT d[11] (876:876:876) (1019:1019:1019))
        (PORT d[12] (1393:1393:1393) (1609:1609:1609))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (PORT ena (1373:1373:1373) (1525:1525:1525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (PORT d[0] (1373:1373:1373) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (996:996:996) (1140:1140:1140))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1307:1307:1307))
        (PORT d[1] (971:971:971) (1138:1138:1138))
        (PORT d[2] (1128:1128:1128) (1330:1330:1330))
        (PORT d[3] (999:999:999) (1163:1163:1163))
        (PORT d[4] (994:994:994) (1145:1145:1145))
        (PORT d[5] (1111:1111:1111) (1280:1280:1280))
        (PORT d[6] (846:846:846) (975:975:975))
        (PORT d[7] (967:967:967) (1117:1117:1117))
        (PORT d[8] (1251:1251:1251) (1462:1462:1462))
        (PORT d[9] (815:815:815) (937:937:937))
        (PORT d[10] (959:959:959) (1112:1112:1112))
        (PORT d[11] (728:728:728) (862:862:862))
        (PORT d[12] (873:873:873) (1001:1001:1001))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (876:876:876) (937:937:937))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (1160:1160:1160) (1230:1230:1230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1229:1229:1229))
        (PORT d[1] (1114:1114:1114) (1296:1296:1296))
        (PORT d[2] (1124:1124:1124) (1315:1315:1315))
        (PORT d[3] (1000:1000:1000) (1163:1163:1163))
        (PORT d[4] (995:995:995) (1145:1145:1145))
        (PORT d[5] (1112:1112:1112) (1280:1280:1280))
        (PORT d[6] (847:847:847) (975:975:975))
        (PORT d[7] (968:968:968) (1117:1117:1117))
        (PORT d[8] (1252:1252:1252) (1462:1462:1462))
        (PORT d[9] (816:816:816) (937:937:937))
        (PORT d[10] (960:960:960) (1112:1112:1112))
        (PORT d[11] (729:729:729) (862:862:862))
        (PORT d[12] (874:874:874) (1001:1001:1001))
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT ena (1399:1399:1399) (1539:1539:1539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT d[0] (1399:1399:1399) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (2036:2036:2036))
        (PORT datab (1684:1684:1684) (1943:1943:1943))
        (PORT datac (775:775:775) (875:875:875))
        (PORT datad (799:799:799) (916:916:916))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2158:2158:2158) (2497:2497:2497))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1352:1352:1352))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1543:1543:1543))
        (PORT d[1] (1140:1140:1140) (1335:1335:1335))
        (PORT d[2] (1312:1312:1312) (1539:1539:1539))
        (PORT d[3] (1391:1391:1391) (1578:1578:1578))
        (PORT d[4] (1352:1352:1352) (1567:1567:1567))
        (PORT d[5] (1346:1346:1346) (1558:1558:1558))
        (PORT d[6] (1193:1193:1193) (1380:1380:1380))
        (PORT d[7] (1328:1328:1328) (1502:1502:1502))
        (PORT d[8] (895:895:895) (1041:1041:1041))
        (PORT d[9] (1227:1227:1227) (1431:1431:1431))
        (PORT d[10] (1183:1183:1183) (1372:1372:1372))
        (PORT d[11] (1296:1296:1296) (1514:1514:1514))
        (PORT d[12] (1299:1299:1299) (1515:1515:1515))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1183:1183:1183))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (PORT d[0] (1338:1338:1338) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1546:1546:1546))
        (PORT d[1] (1142:1142:1142) (1337:1337:1337))
        (PORT d[2] (1302:1302:1302) (1524:1524:1524))
        (PORT d[3] (1392:1392:1392) (1578:1578:1578))
        (PORT d[4] (1370:1370:1370) (1598:1598:1598))
        (PORT d[5] (1347:1347:1347) (1558:1558:1558))
        (PORT d[6] (1194:1194:1194) (1380:1380:1380))
        (PORT d[7] (1329:1329:1329) (1502:1502:1502))
        (PORT d[8] (896:896:896) (1041:1041:1041))
        (PORT d[9] (1228:1228:1228) (1431:1431:1431))
        (PORT d[10] (1184:1184:1184) (1372:1372:1372))
        (PORT d[11] (1297:1297:1297) (1514:1514:1514))
        (PORT d[12] (1300:1300:1300) (1515:1515:1515))
        (PORT clk (1285:1285:1285) (1311:1311:1311))
        (PORT ena (1277:1277:1277) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1311:1311:1311))
        (PORT d[0] (1277:1277:1277) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1311:1311:1311))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1683:1683:1683))
        (PORT d[1] (1291:1291:1291) (1498:1498:1498))
        (PORT d[2] (1127:1127:1127) (1330:1330:1330))
        (PORT d[3] (1075:1075:1075) (1218:1218:1218))
        (PORT d[4] (1374:1374:1374) (1599:1599:1599))
        (PORT d[5] (1200:1200:1200) (1380:1380:1380))
        (PORT d[6] (1374:1374:1374) (1591:1591:1591))
        (PORT d[7] (1310:1310:1310) (1479:1479:1479))
        (PORT d[8] (1047:1047:1047) (1217:1217:1217))
        (PORT d[9] (1475:1475:1475) (1716:1716:1716))
        (PORT d[10] (1287:1287:1287) (1500:1500:1500))
        (PORT d[11] (1169:1169:1169) (1374:1374:1374))
        (PORT d[12] (1395:1395:1395) (1626:1626:1626))
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1182:1182:1182))
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (PORT d[0] (1357:1357:1357) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1511:1511:1511))
        (PORT d[1] (1296:1296:1296) (1496:1496:1496))
        (PORT d[2] (1116:1116:1116) (1314:1314:1314))
        (PORT d[3] (1076:1076:1076) (1218:1218:1218))
        (PORT d[4] (1383:1383:1383) (1610:1610:1610))
        (PORT d[5] (1201:1201:1201) (1380:1380:1380))
        (PORT d[6] (1375:1375:1375) (1591:1591:1591))
        (PORT d[7] (1311:1311:1311) (1479:1479:1479))
        (PORT d[8] (1048:1048:1048) (1217:1217:1217))
        (PORT d[9] (1476:1476:1476) (1716:1716:1716))
        (PORT d[10] (1288:1288:1288) (1500:1500:1500))
        (PORT d[11] (1170:1170:1170) (1374:1374:1374))
        (PORT d[12] (1396:1396:1396) (1626:1626:1626))
        (PORT clk (1260:1260:1260) (1286:1286:1286))
        (PORT ena (1452:1452:1452) (1594:1594:1594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1286:1286:1286))
        (PORT d[0] (1452:1452:1452) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1999:1999:1999) (2328:2328:2328))
        (PORT datab (1808:1808:1808) (2085:2085:2085))
        (PORT datac (718:718:718) (829:829:829))
        (PORT datad (846:846:846) (978:978:978))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (2157:2157:2157) (2496:2496:2496))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (731:731:731))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (777:777:777) (879:879:879))
        (PORT datad (305:305:305) (349:349:349))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (263:263:263))
        (PORT datab (231:231:231) (279:279:279))
        (PORT datac (449:449:449) (534:534:534))
        (PORT datad (333:333:333) (382:382:382))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (1063:1063:1063))
        (PORT datab (395:395:395) (449:449:449))
        (PORT datac (528:528:528) (592:592:592))
        (PORT datad (754:754:754) (856:856:856))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (977:977:977))
        (PORT datab (1629:1629:1629) (1917:1917:1917))
        (PORT datac (160:160:160) (187:187:187))
        (PORT datad (731:731:731) (831:831:831))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1117:1117:1117))
        (PORT datab (176:176:176) (212:212:212))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (598:598:598) (652:652:652))
        (PORT sclr (585:585:585) (691:691:691))
        (PORT sload (633:633:633) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT asdata (1044:1044:1044) (1181:1181:1181))
        (PORT ena (758:758:758) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|M_select\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (497:497:497) (560:560:560))
        (PORT sload (411:411:411) (454:454:454))
        (PORT ena (824:824:824) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (335:335:335))
        (PORT datac (487:487:487) (598:598:598))
        (PORT datad (453:453:453) (547:547:547))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (578:578:578))
        (PORT datab (361:361:361) (438:438:438))
        (PORT datac (263:263:263) (334:334:334))
        (PORT datad (336:336:336) (401:401:401))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (359:359:359))
        (PORT datab (2308:2308:2308) (2627:2627:2627))
        (PORT datad (169:169:169) (198:198:198))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (684:684:684) (805:805:805))
        (PORT datac (676:676:676) (818:818:818))
        (PORT datad (325:325:325) (386:386:386))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (1184:1184:1184))
        (PORT clk (1322:1322:1322) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (565:565:565) (653:653:653))
        (PORT d[1] (664:664:664) (760:760:760))
        (PORT d[2] (583:583:583) (685:685:685))
        (PORT d[3] (667:667:667) (772:772:772))
        (PORT d[4] (673:673:673) (769:769:769))
        (PORT d[5] (881:881:881) (1009:1009:1009))
        (PORT d[6] (784:784:784) (895:895:895))
        (PORT d[7] (647:647:647) (745:745:745))
        (PORT d[8] (716:716:716) (831:831:831))
        (PORT d[9] (707:707:707) (810:810:810))
        (PORT d[10] (1220:1220:1220) (1421:1421:1421))
        (PORT d[11] (998:998:998) (1188:1188:1188))
        (PORT d[12] (1451:1451:1451) (1701:1701:1701))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (861:861:861) (924:924:924))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (PORT d[0] (1145:1145:1145) (1217:1217:1217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (566:566:566) (653:653:653))
        (PORT d[1] (686:686:686) (788:788:788))
        (PORT d[2] (584:584:584) (685:685:685))
        (PORT d[3] (668:668:668) (772:772:772))
        (PORT d[4] (674:674:674) (769:769:769))
        (PORT d[5] (882:882:882) (1009:1009:1009))
        (PORT d[6] (785:785:785) (895:895:895))
        (PORT d[7] (648:648:648) (745:745:745))
        (PORT d[8] (717:717:717) (831:831:831))
        (PORT d[9] (708:708:708) (810:810:810))
        (PORT d[10] (1221:1221:1221) (1421:1421:1421))
        (PORT d[11] (999:999:999) (1188:1188:1188))
        (PORT d[12] (1452:1452:1452) (1701:1701:1701))
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (PORT ena (1146:1146:1146) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (PORT d[0] (1146:1146:1146) (1239:1239:1239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (851:851:851) (978:978:978))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1526:1526:1526))
        (PORT d[1] (1290:1290:1290) (1507:1507:1507))
        (PORT d[2] (1396:1396:1396) (1654:1654:1654))
        (PORT d[3] (1239:1239:1239) (1408:1408:1408))
        (PORT d[4] (1362:1362:1362) (1587:1587:1587))
        (PORT d[5] (1215:1215:1215) (1406:1406:1406))
        (PORT d[6] (1276:1276:1276) (1473:1473:1473))
        (PORT d[7] (1322:1322:1322) (1495:1495:1495))
        (PORT d[8] (1030:1030:1030) (1199:1199:1199))
        (PORT d[9] (994:994:994) (1153:1153:1153))
        (PORT d[10] (1114:1114:1114) (1304:1304:1304))
        (PORT d[11] (1176:1176:1176) (1394:1394:1394))
        (PORT d[12] (1281:1281:1281) (1492:1492:1492))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1064:1064:1064) (1174:1174:1174))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (PORT d[0] (1348:1348:1348) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1526:1526:1526))
        (PORT d[1] (1302:1302:1302) (1521:1521:1521))
        (PORT d[2] (1294:1294:1294) (1516:1516:1516))
        (PORT d[3] (1240:1240:1240) (1408:1408:1408))
        (PORT d[4] (1352:1352:1352) (1572:1572:1572))
        (PORT d[5] (1216:1216:1216) (1406:1406:1406))
        (PORT d[6] (1277:1277:1277) (1473:1473:1473))
        (PORT d[7] (1323:1323:1323) (1495:1495:1495))
        (PORT d[8] (1031:1031:1031) (1199:1199:1199))
        (PORT d[9] (995:995:995) (1153:1153:1153))
        (PORT d[10] (1115:1115:1115) (1304:1304:1304))
        (PORT d[11] (1177:1177:1177) (1394:1394:1394))
        (PORT d[12] (1282:1282:1282) (1492:1492:1492))
        (PORT clk (1279:1279:1279) (1305:1305:1305))
        (PORT ena (1273:1273:1273) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1305:1305:1305))
        (PORT d[0] (1273:1273:1273) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1814:1814:1814) (2099:2099:2099))
        (PORT datab (1745:1745:1745) (2030:2030:2030))
        (PORT datac (746:746:746) (836:836:836))
        (PORT datad (862:862:862) (1004:1004:1004))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (853:853:853) (984:984:984))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (737:737:737) (851:851:851))
        (PORT d[1] (830:830:830) (944:944:944))
        (PORT d[2] (770:770:770) (901:901:901))
        (PORT d[3] (880:880:880) (1019:1019:1019))
        (PORT d[4] (852:852:852) (970:970:970))
        (PORT d[5] (1066:1066:1066) (1222:1222:1222))
        (PORT d[6] (854:854:854) (970:970:970))
        (PORT d[7] (1188:1188:1188) (1364:1364:1364))
        (PORT d[8] (898:898:898) (1035:1035:1035))
        (PORT d[9] (840:840:840) (953:953:953))
        (PORT d[10] (1397:1397:1397) (1622:1622:1622))
        (PORT d[11] (1014:1014:1014) (1199:1199:1199))
        (PORT d[12] (1443:1443:1443) (1693:1693:1693))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (1132:1132:1132))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (PORT d[0] (1264:1264:1264) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (718:718:718) (821:821:821))
        (PORT d[1] (851:851:851) (972:972:972))
        (PORT d[2] (771:771:771) (901:901:901))
        (PORT d[3] (881:881:881) (1019:1019:1019))
        (PORT d[4] (1338:1338:1338) (1554:1554:1554))
        (PORT d[5] (1067:1067:1067) (1222:1222:1222))
        (PORT d[6] (855:855:855) (970:970:970))
        (PORT d[7] (1189:1189:1189) (1364:1364:1364))
        (PORT d[8] (899:899:899) (1035:1035:1035))
        (PORT d[9] (841:841:841) (953:953:953))
        (PORT d[10] (1398:1398:1398) (1622:1622:1622))
        (PORT d[11] (1015:1015:1015) (1199:1199:1199))
        (PORT d[12] (1444:1444:1444) (1693:1693:1693))
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (PORT ena (1295:1295:1295) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (PORT d[0] (1295:1295:1295) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1289:1289:1289))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1235:1235:1235))
        (PORT d[1] (843:843:843) (952:952:952))
        (PORT d[2] (786:786:786) (927:927:927))
        (PORT d[3] (708:708:708) (826:826:826))
        (PORT d[4] (852:852:852) (976:976:976))
        (PORT d[5] (1048:1048:1048) (1199:1199:1199))
        (PORT d[6] (855:855:855) (981:981:981))
        (PORT d[7] (862:862:862) (998:998:998))
        (PORT d[8] (884:884:884) (1015:1015:1015))
        (PORT d[9] (852:852:852) (971:971:971))
        (PORT d[10] (1408:1408:1408) (1637:1637:1637))
        (PORT d[11] (1022:1022:1022) (1208:1208:1208))
        (PORT d[12] (1383:1383:1383) (1599:1599:1599))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1107:1107:1107))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (1208:1208:1208) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (718:718:718) (821:821:821))
        (PORT d[1] (841:841:841) (958:958:958))
        (PORT d[2] (765:765:765) (897:897:897))
        (PORT d[3] (709:709:709) (826:826:826))
        (PORT d[4] (1339:1339:1339) (1559:1559:1559))
        (PORT d[5] (1049:1049:1049) (1199:1199:1199))
        (PORT d[6] (856:856:856) (981:981:981))
        (PORT d[7] (863:863:863) (998:998:998))
        (PORT d[8] (885:885:885) (1015:1015:1015))
        (PORT d[9] (853:853:853) (971:971:971))
        (PORT d[10] (1409:1409:1409) (1637:1637:1637))
        (PORT d[11] (1023:1023:1023) (1208:1208:1208))
        (PORT d[12] (1384:1384:1384) (1599:1599:1599))
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT ena (1095:1095:1095) (1177:1177:1177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT d[0] (1095:1095:1095) (1177:1177:1177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (2106:2106:2106))
        (PORT datab (1751:1751:1751) (2037:2037:2037))
        (PORT datac (717:717:717) (837:837:837))
        (PORT datad (844:844:844) (954:954:954))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (704:704:704) (825:825:825))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1731:1731:1731))
        (PORT d[1] (1141:1141:1141) (1339:1339:1339))
        (PORT d[2] (1369:1369:1369) (1613:1613:1613))
        (PORT d[3] (1413:1413:1413) (1602:1602:1602))
        (PORT d[4] (1402:1402:1402) (1639:1639:1639))
        (PORT d[5] (1398:1398:1398) (1612:1612:1612))
        (PORT d[6] (1195:1195:1195) (1383:1383:1383))
        (PORT d[7] (1523:1523:1523) (1725:1725:1725))
        (PORT d[8] (1318:1318:1318) (1483:1483:1483))
        (PORT d[9] (1184:1184:1184) (1369:1369:1369))
        (PORT d[10] (852:852:852) (988:988:988))
        (PORT d[11] (1339:1339:1339) (1572:1572:1572))
        (PORT d[12] (1457:1457:1457) (1691:1691:1691))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1114:1114:1114))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (1309:1309:1309) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1692:1692:1692))
        (PORT d[1] (1153:1153:1153) (1355:1355:1355))
        (PORT d[2] (1207:1207:1207) (1435:1435:1435))
        (PORT d[3] (1414:1414:1414) (1602:1602:1602))
        (PORT d[4] (1393:1393:1393) (1626:1626:1626))
        (PORT d[5] (1399:1399:1399) (1612:1612:1612))
        (PORT d[6] (1196:1196:1196) (1383:1383:1383))
        (PORT d[7] (1524:1524:1524) (1725:1725:1725))
        (PORT d[8] (1319:1319:1319) (1483:1483:1483))
        (PORT d[9] (1185:1185:1185) (1369:1369:1369))
        (PORT d[10] (853:853:853) (988:988:988))
        (PORT d[11] (1340:1340:1340) (1572:1572:1572))
        (PORT d[12] (1458:1458:1458) (1691:1691:1691))
        (PORT clk (1299:1299:1299) (1326:1326:1326))
        (PORT ena (1295:1295:1295) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1326:1326:1326))
        (PORT d[0] (1295:1295:1295) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (631:631:631) (716:716:716))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (767:767:767) (886:886:886))
        (PORT d[1] (863:863:863) (997:997:997))
        (PORT d[2] (735:735:735) (849:849:849))
        (PORT d[3] (676:676:676) (777:777:777))
        (PORT d[4] (845:845:845) (960:960:960))
        (PORT d[5] (677:677:677) (774:774:774))
        (PORT d[6] (1081:1081:1081) (1220:1220:1220))
        (PORT d[7] (796:796:796) (898:898:898))
        (PORT d[8] (998:998:998) (1137:1137:1137))
        (PORT d[9] (885:885:885) (1012:1012:1012))
        (PORT d[10] (1043:1043:1043) (1217:1217:1217))
        (PORT d[11] (1164:1164:1164) (1377:1377:1377))
        (PORT d[12] (778:778:778) (878:878:878))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (973:973:973) (1058:1058:1058))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT d[0] (1257:1257:1257) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (768:768:768) (886:886:886))
        (PORT d[1] (843:843:843) (970:970:970))
        (PORT d[2] (736:736:736) (849:849:849))
        (PORT d[3] (677:677:677) (777:777:777))
        (PORT d[4] (842:842:842) (956:956:956))
        (PORT d[5] (678:678:678) (774:774:774))
        (PORT d[6] (1082:1082:1082) (1220:1220:1220))
        (PORT d[7] (797:797:797) (898:898:898))
        (PORT d[8] (999:999:999) (1137:1137:1137))
        (PORT d[9] (886:886:886) (1012:1012:1012))
        (PORT d[10] (1044:1044:1044) (1217:1217:1217))
        (PORT d[11] (1165:1165:1165) (1377:1377:1377))
        (PORT d[12] (779:779:779) (878:878:878))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (PORT ena (1038:1038:1038) (1096:1096:1096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (PORT d[0] (1038:1038:1038) (1096:1096:1096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (2104:2104:2104))
        (PORT datab (1749:1749:1749) (2035:2035:2035))
        (PORT datac (831:831:831) (965:965:965))
        (PORT datad (649:649:649) (736:736:736))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1905:1905:1905) (2172:2172:2172))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (2090:2090:2090) (2389:2389:2389))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R2\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT asdata (655:655:655) (727:727:727))
        (PORT ena (498:498:498) (532:532:532))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R4\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT asdata (655:655:655) (728:728:728))
        (PORT ena (638:638:638) (690:690:690))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R5\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (529:529:529) (589:589:589))
        (PORT ena (754:754:754) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R1\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (797:797:797) (875:875:875))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|R3\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT asdata (481:481:481) (521:521:521))
        (PORT ena (1026:1026:1026) (1128:1128:1128))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (661:661:661))
        (PORT datab (347:347:347) (421:421:421))
        (PORT datad (572:572:572) (683:683:683))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (735:735:735))
        (PORT datab (392:392:392) (473:473:473))
        (PORT datad (439:439:439) (520:520:520))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (650:650:650))
        (PORT datab (352:352:352) (414:414:414))
        (PORT datad (308:308:308) (349:349:349))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (587:587:587))
        (PORT datab (133:133:133) (163:163:163))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux14\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (968:968:968))
        (PORT datab (526:526:526) (608:608:608))
        (PORT datac (798:798:798) (937:937:937))
        (PORT datad (277:277:277) (309:309:309))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|mux\|Mux14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (766:766:766))
        (PORT datab (732:732:732) (839:839:839))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (269:269:269))
        (PORT datab (225:225:225) (273:273:273))
        (PORT datac (912:912:912) (1089:1089:1089))
        (PORT datad (532:532:532) (601:601:601))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (1062:1062:1062))
        (PORT datab (583:583:583) (669:669:669))
        (PORT datac (464:464:464) (533:533:533))
        (PORT datad (529:529:529) (597:597:597))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (978:978:978))
        (PORT datab (1628:1628:1628) (1917:1917:1917))
        (PORT datac (160:160:160) (192:192:192))
        (PORT datad (862:862:862) (994:994:994))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (145:145:145))
        (PORT datab (178:178:178) (214:214:214))
        (PORT datad (1059:1059:1059) (1093:1093:1093))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (632:632:632) (692:692:692))
        (PORT sclr (585:585:585) (691:691:691))
        (PORT sload (633:633:633) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT asdata (642:642:642) (714:714:714))
        (PORT ena (740:740:740) (812:812:812))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|D_select\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (535:535:535) (608:608:608))
        (PORT sload (402:402:402) (441:441:441))
        (PORT ena (946:946:946) (1056:1056:1056))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|decoder\|Equal5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (257:257:257))
        (PORT datab (178:178:178) (240:240:240))
        (PORT datac (632:632:632) (749:749:749))
        (PORT datad (158:158:158) (207:207:207))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|AC\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (741:741:741) (815:815:815))
        (PORT sclr (783:783:783) (906:906:906))
        (PORT sload (1020:1020:1020) (1158:1158:1158))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1096:1096:1096) (1284:1284:1284))
        (PORT datac (520:520:520) (582:582:582))
        (PORT datad (605:605:605) (690:690:690))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (790:790:790))
        (PORT datab (1201:1201:1201) (1365:1365:1365))
        (PORT datac (787:787:787) (899:899:899))
        (PORT datad (789:789:789) (904:904:904))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (792:792:792))
        (PORT datab (173:173:173) (213:213:213))
        (PORT datac (287:287:287) (332:332:332))
        (PORT datad (635:635:635) (740:740:740))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (271:271:271) (309:309:309))
        (PORT datad (1028:1028:1028) (1057:1057:1057))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|PC\|d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (903:903:903) (1003:1003:1003))
        (PORT sclr (585:585:585) (691:691:691))
        (PORT sload (633:633:633) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1476:1476:1476))
        (PORT asdata (488:488:488) (534:534:534))
        (PORT ena (927:927:927) (1018:1018:1018))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1476:1476:1476))
        (PORT asdata (472:472:472) (511:511:511))
        (PORT ena (927:927:927) (1018:1018:1018))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (224:224:224))
        (PORT datab (159:159:159) (214:214:214))
        (PORT datac (2021:2021:2021) (2293:2293:2293))
        (PORT datad (217:217:217) (267:267:267))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (223:223:223))
        (PORT datab (164:164:164) (218:218:218))
        (PORT datac (134:134:134) (177:177:177))
        (PORT datad (580:580:580) (669:669:669))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\pro\|cu\|Mux2\~0clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1175:1175:1175) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|mins\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (137:137:137))
        (PORT datac (254:254:254) (292:292:292))
        (PORT datad (1037:1037:1037) (1067:1067:1067))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|next_state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (137:137:137))
        (PORT datab (148:148:148) (197:197:197))
        (PORT datac (302:302:302) (338:338:338))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|next_state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (955:955:955) (1061:1061:1061))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (480:480:480))
        (PORT datab (376:376:376) (458:458:458))
        (PORT datac (322:322:322) (382:382:382))
        (PORT datad (589:589:589) (680:680:680))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|mins\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (346:346:346))
        (PORT datac (438:438:438) (492:492:492))
        (PORT datad (1035:1035:1035) (1064:1064:1064))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|next_state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (403:403:403))
        (PORT datab (397:397:397) (486:486:486))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|next_state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (824:824:824) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (621:621:621))
        (PORT datab (444:444:444) (539:539:539))
        (PORT datac (503:503:503) (604:604:604))
        (PORT datad (592:592:592) (689:689:689))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|next_state\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (373:373:373))
        (PORT datab (339:339:339) (397:397:397))
        (PORT datad (253:253:253) (320:320:320))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (1024:1024:1024))
        (PORT datab (526:526:526) (628:628:628))
        (PORT datac (1151:1151:1151) (1358:1358:1358))
        (PORT datad (500:500:500) (610:610:610))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (781:781:781))
        (PORT datab (797:797:797) (931:931:931))
        (PORT datac (508:508:508) (621:621:621))
        (PORT datad (1035:1035:1035) (1181:1181:1181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (990:990:990))
        (PORT datab (631:631:631) (757:757:757))
        (PORT datac (899:899:899) (1066:1066:1066))
        (PORT datad (1119:1119:1119) (1328:1328:1328))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|alu\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (511:511:511))
        (PORT datab (607:607:607) (710:710:710))
        (PORT datac (578:578:578) (652:652:652))
        (PORT datad (574:574:574) (666:666:666))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|alu\|z\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|IR\|d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1476:1476:1476))
        (PORT asdata (494:494:494) (544:544:544))
        (PORT ena (927:927:927) (1018:1018:1018))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1948:1948:1948) (2240:2240:2240))
        (PORT datab (161:161:161) (216:216:216))
        (PORT datad (217:217:217) (267:267:267))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (224:224:224))
        (PORT datab (1894:1894:1894) (2210:2210:2210))
        (PORT datad (217:217:217) (267:267:267))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (592:592:592))
        (PORT datac (170:170:170) (206:206:206))
        (PORT datad (266:266:266) (304:304:304))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|mins\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (137:137:137))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1039:1039:1039) (1070:1070:1070))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|next_state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (273:273:273) (295:295:295))
        (PORT sload (435:435:435) (474:474:474))
        (PORT ena (954:954:954) (1059:1059:1059))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|musec\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (305:305:305))
        (PORT datab (148:148:148) (197:197:197))
        (PORT datac (328:328:328) (383:383:383))
        (PORT datad (340:340:340) (405:405:405))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (293:293:293))
        (PORT datab (1923:1923:1923) (2190:2190:2190))
        (PORT datac (313:313:313) (377:377:377))
        (PORT datad (218:218:218) (267:267:267))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|mins\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (291:291:291) (329:329:329))
        (PORT datad (1039:1039:1039) (1070:1070:1070))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|next_state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (208:208:208))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (302:302:302) (337:337:337))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|next_state\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (955:955:955) (1061:1061:1061))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (223:223:223))
        (PORT datab (1892:1892:1892) (2207:2207:2207))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (528:528:528))
        (PORT datab (498:498:498) (589:589:589))
        (PORT datac (171:171:171) (208:208:208))
        (PORT datad (270:270:270) (310:310:310))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|mins\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1039:1039:1039) (1070:1070:1070))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|next_state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (431:431:431))
        (PORT datab (132:132:132) (162:162:162))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|next_state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (219:219:219))
        (PORT datab (274:274:274) (348:348:348))
        (PORT datac (208:208:208) (243:243:243))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|next_state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (954:954:954) (1059:1059:1059))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (347:347:347))
        (PORT datac (233:233:233) (287:287:287))
        (PORT datad (340:340:340) (406:406:406))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (212:212:212))
        (PORT datac (416:416:416) (506:506:506))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|endp\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (431:431:431))
        (PORT datab (171:171:171) (226:226:226))
        (PORT datac (635:635:635) (741:741:741))
        (PORT datad (254:254:254) (321:321:321))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\pro\|cu\|endp\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (707:707:707))
        (PORT datab (208:208:208) (247:247:247))
        (PORT datad (319:319:319) (372:372:372))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\pro\|cu\|endp\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[0\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (94:94:94) (117:117:117))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (242:242:242))
        (PORT datad (126:126:126) (155:155:155))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (107:107:107) (138:138:138))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (272:272:272))
        (PORT datab (191:191:191) (230:230:230))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (377:377:377))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (190:190:190) (240:240:240))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (135:135:135) (180:180:180))
        (PORT datad (511:511:511) (597:597:597))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (183:183:183))
        (PORT datab (300:300:300) (366:366:366))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (183:183:183))
        (PORT datab (214:214:214) (269:269:269))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (184:184:184))
        (PORT datab (338:338:338) (404:404:404))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (184:184:184))
        (PORT datab (205:205:205) (265:265:265))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|accumulator\[8\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (269:269:269))
        (PORT datad (131:131:131) (161:161:161))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|accumulator\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|localclockOS\|flag\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (136:136:136) (181:181:181))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|localclockOS\|flag\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1422:1422:1422))
        (PORT asdata (459:459:459) (498:498:498))
        (PORT sclr (817:817:817) (777:777:777))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|transmeterClock\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (621:621:621))
        (PORT datad (1274:1274:1274) (1112:1112:1112))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\tr\|transmeterClock\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1106:1106:1106) (1235:1235:1235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|Decoder1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (588:588:588))
        (PORT datab (368:368:368) (446:446:446))
        (PORT datac (271:271:271) (344:344:344))
        (PORT datad (331:331:331) (395:395:395))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\re\|character\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (355:355:355))
        (PORT datab (2310:2310:2310) (2630:2630:2630))
        (PORT datad (169:169:169) (199:199:199))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\re\|character\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\din\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (493:493:493))
        (PORT datab (693:693:693) (815:815:815))
        (PORT datac (337:337:337) (402:402:402))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (916:916:916) (1061:1061:1061))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1552:1552:1552))
        (PORT d[1] (923:923:923) (1084:1084:1084))
        (PORT d[2] (1032:1032:1032) (1221:1221:1221))
        (PORT d[3] (1581:1581:1581) (1856:1856:1856))
        (PORT d[4] (1538:1538:1538) (1776:1776:1776))
        (PORT d[5] (1914:1914:1914) (2185:2185:2185))
        (PORT d[6] (1404:1404:1404) (1594:1594:1594))
        (PORT d[7] (1635:1635:1635) (1883:1883:1883))
        (PORT d[8] (942:942:942) (1106:1106:1106))
        (PORT d[9] (1139:1139:1139) (1331:1331:1331))
        (PORT d[10] (768:768:768) (910:910:910))
        (PORT d[11] (1094:1094:1094) (1273:1273:1273))
        (PORT d[12] (1431:1431:1431) (1660:1660:1660))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (873:873:873) (946:946:946))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT d[0] (1157:1157:1157) (1239:1239:1239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1538:1538:1538))
        (PORT d[1] (948:948:948) (1111:1111:1111))
        (PORT d[2] (1038:1038:1038) (1230:1230:1230))
        (PORT d[3] (1582:1582:1582) (1856:1856:1856))
        (PORT d[4] (1228:1228:1228) (1406:1406:1406))
        (PORT d[5] (1915:1915:1915) (2185:2185:2185))
        (PORT d[6] (1405:1405:1405) (1594:1594:1594))
        (PORT d[7] (1636:1636:1636) (1883:1883:1883))
        (PORT d[8] (943:943:943) (1106:1106:1106))
        (PORT d[9] (1140:1140:1140) (1331:1331:1331))
        (PORT d[10] (769:769:769) (910:910:910))
        (PORT d[11] (1095:1095:1095) (1273:1273:1273))
        (PORT d[12] (1432:1432:1432) (1660:1660:1660))
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT ena (1201:1201:1201) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT d[0] (1201:1201:1201) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (821:821:821) (934:934:934))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (899:899:899) (1029:1029:1029))
        (PORT d[1] (1005:1005:1005) (1147:1147:1147))
        (PORT d[2] (917:917:917) (1067:1067:1067))
        (PORT d[3] (881:881:881) (1021:1021:1021))
        (PORT d[4] (1357:1357:1357) (1580:1580:1580))
        (PORT d[5] (1054:1054:1054) (1203:1203:1203))
        (PORT d[6] (1320:1320:1320) (1499:1499:1499))
        (PORT d[7] (1165:1165:1165) (1334:1334:1334))
        (PORT d[8] (1059:1059:1059) (1216:1216:1216))
        (PORT d[9] (1004:1004:1004) (1144:1144:1144))
        (PORT d[10] (1211:1211:1211) (1418:1418:1418))
        (PORT d[11] (988:988:988) (1164:1164:1164))
        (PORT d[12] (1437:1437:1437) (1682:1682:1682))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (903:903:903) (981:981:981))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (PORT d[0] (1187:1187:1187) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1049:1049:1049) (1200:1200:1200))
        (PORT d[1] (1333:1333:1333) (1564:1564:1564))
        (PORT d[2] (923:923:923) (1066:1066:1066))
        (PORT d[3] (882:882:882) (1021:1021:1021))
        (PORT d[4] (1358:1358:1358) (1580:1580:1580))
        (PORT d[5] (1055:1055:1055) (1203:1203:1203))
        (PORT d[6] (1321:1321:1321) (1499:1499:1499))
        (PORT d[7] (1166:1166:1166) (1334:1334:1334))
        (PORT d[8] (1060:1060:1060) (1216:1216:1216))
        (PORT d[9] (1005:1005:1005) (1144:1144:1144))
        (PORT d[10] (1212:1212:1212) (1418:1418:1418))
        (PORT d[11] (989:989:989) (1164:1164:1164))
        (PORT d[12] (1438:1438:1438) (1682:1682:1682))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT ena (1308:1308:1308) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT d[0] (1308:1308:1308) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1942:1942:1942))
        (PORT datab (1954:1954:1954) (2275:2275:2275))
        (PORT datac (954:954:954) (1094:1094:1094))
        (PORT datad (948:948:948) (1070:1070:1070))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1303:1303:1303))
        (PORT clk (1347:1347:1347) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1055:1055:1055) (1214:1214:1214))
        (PORT d[1] (1012:1012:1012) (1154:1154:1154))
        (PORT d[2] (925:925:925) (1075:1075:1075))
        (PORT d[3] (865:865:865) (994:994:994))
        (PORT d[4] (1015:1015:1015) (1156:1156:1156))
        (PORT d[5] (1231:1231:1231) (1407:1407:1407))
        (PORT d[6] (1033:1033:1033) (1179:1179:1179))
        (PORT d[7] (1023:1023:1023) (1178:1178:1178))
        (PORT d[8] (1071:1071:1071) (1229:1229:1229))
        (PORT d[9] (1023:1023:1023) (1168:1168:1168))
        (PORT d[10] (1389:1389:1389) (1617:1617:1617))
        (PORT d[11] (956:956:956) (1132:1132:1132))
        (PORT d[12] (1438:1438:1438) (1683:1683:1683))
        (PORT clk (1345:1345:1345) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1181:1181:1181))
        (PORT clk (1345:1345:1345) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1371:1371:1371))
        (PORT d[0] (1350:1350:1350) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1207:1207:1207))
        (PORT d[1] (1321:1321:1321) (1548:1548:1548))
        (PORT d[2] (926:926:926) (1076:1076:1076))
        (PORT d[3] (866:866:866) (994:994:994))
        (PORT d[4] (1359:1359:1359) (1579:1579:1579))
        (PORT d[5] (1232:1232:1232) (1407:1407:1407))
        (PORT d[6] (1034:1034:1034) (1179:1179:1179))
        (PORT d[7] (1024:1024:1024) (1178:1178:1178))
        (PORT d[8] (1072:1072:1072) (1229:1229:1229))
        (PORT d[9] (1024:1024:1024) (1168:1168:1168))
        (PORT d[10] (1390:1390:1390) (1617:1617:1617))
        (PORT d[11] (957:957:957) (1132:1132:1132))
        (PORT d[12] (1439:1439:1439) (1683:1683:1683))
        (PORT clk (1304:1304:1304) (1330:1330:1330))
        (PORT ena (1097:1097:1097) (1183:1183:1183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1330:1330:1330))
        (PORT d[0] (1097:1097:1097) (1183:1183:1183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (930:930:930) (1080:1080:1080))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1393:1393:1393))
        (PORT d[1] (922:922:922) (1073:1073:1073))
        (PORT d[2] (830:830:830) (991:991:991))
        (PORT d[3] (1584:1584:1584) (1872:1872:1872))
        (PORT d[4] (1857:1857:1857) (2140:2140:2140))
        (PORT d[5] (1599:1599:1599) (1830:1830:1830))
        (PORT d[6] (1609:1609:1609) (1867:1867:1867))
        (PORT d[7] (1332:1332:1332) (1536:1536:1536))
        (PORT d[8] (1114:1114:1114) (1295:1295:1295))
        (PORT d[9] (1007:1007:1007) (1169:1169:1169))
        (PORT d[10] (1057:1057:1057) (1231:1231:1231))
        (PORT d[11] (1267:1267:1267) (1476:1476:1476))
        (PORT d[12] (1253:1253:1253) (1454:1454:1454))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (1136:1136:1136))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (1321:1321:1321) (1429:1429:1429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1379:1379:1379))
        (PORT d[1] (923:923:923) (1073:1073:1073))
        (PORT d[2] (851:851:851) (1019:1019:1019))
        (PORT d[3] (1585:1585:1585) (1872:1872:1872))
        (PORT d[4] (1868:1868:1868) (2153:2153:2153))
        (PORT d[5] (1600:1600:1600) (1830:1830:1830))
        (PORT d[6] (1610:1610:1610) (1867:1867:1867))
        (PORT d[7] (1333:1333:1333) (1536:1536:1536))
        (PORT d[8] (1115:1115:1115) (1295:1295:1295))
        (PORT d[9] (1008:1008:1008) (1169:1169:1169))
        (PORT d[10] (1058:1058:1058) (1231:1231:1231))
        (PORT d[11] (1268:1268:1268) (1476:1476:1476))
        (PORT d[12] (1254:1254:1254) (1454:1454:1454))
        (PORT clk (1260:1260:1260) (1287:1287:1287))
        (PORT ena (1396:1396:1396) (1542:1542:1542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1287:1287:1287))
        (PORT d[0] (1396:1396:1396) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1672:1672:1672) (1939:1939:1939))
        (PORT datab (1953:1953:1953) (2274:2274:2274))
        (PORT datac (846:846:846) (976:976:976))
        (PORT datad (731:731:731) (841:841:841))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (925:925:925) (1071:1071:1071))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1338:1338:1338) (1553:1553:1553))
        (PORT d[1] (935:935:935) (1090:1090:1090))
        (PORT d[2] (1032:1032:1032) (1225:1225:1225))
        (PORT d[3] (1606:1606:1606) (1894:1894:1894))
        (PORT d[4] (1226:1226:1226) (1403:1403:1403))
        (PORT d[5] (1773:1773:1773) (2032:2032:2032))
        (PORT d[6] (1415:1415:1415) (1609:1609:1609))
        (PORT d[7] (1471:1471:1471) (1692:1692:1692))
        (PORT d[8] (910:910:910) (1061:1061:1061))
        (PORT d[9] (1135:1135:1135) (1323:1323:1323))
        (PORT d[10] (1090:1090:1090) (1263:1263:1263))
        (PORT d[11] (1270:1270:1270) (1482:1482:1482))
        (PORT d[12] (1405:1405:1405) (1644:1644:1644))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1035:1035:1035) (1135:1135:1135))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (1319:1319:1319) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1553:1553:1553))
        (PORT d[1] (946:946:946) (1106:1106:1106))
        (PORT d[2] (1044:1044:1044) (1237:1237:1237))
        (PORT d[3] (1607:1607:1607) (1894:1894:1894))
        (PORT d[4] (1241:1241:1241) (1425:1425:1425))
        (PORT d[5] (1774:1774:1774) (2032:2032:2032))
        (PORT d[6] (1416:1416:1416) (1609:1609:1609))
        (PORT d[7] (1472:1472:1472) (1692:1692:1692))
        (PORT d[8] (911:911:911) (1061:1061:1061))
        (PORT d[9] (1136:1136:1136) (1323:1323:1323))
        (PORT d[10] (1091:1091:1091) (1263:1263:1263))
        (PORT d[11] (1271:1271:1271) (1482:1482:1482))
        (PORT d[12] (1406:1406:1406) (1644:1644:1644))
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT ena (1191:1191:1191) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT d[0] (1191:1191:1191) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (939:939:939) (1108:1108:1108))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1363:1363:1363))
        (PORT d[1] (1039:1039:1039) (1213:1213:1213))
        (PORT d[2] (1128:1128:1128) (1333:1333:1333))
        (PORT d[3] (1328:1328:1328) (1528:1528:1528))
        (PORT d[4] (1147:1147:1147) (1320:1320:1320))
        (PORT d[5] (1266:1266:1266) (1456:1456:1456))
        (PORT d[6] (1208:1208:1208) (1394:1394:1394))
        (PORT d[7] (987:987:987) (1140:1140:1140))
        (PORT d[8] (1086:1086:1086) (1274:1274:1274))
        (PORT d[9] (979:979:979) (1120:1120:1120))
        (PORT d[10] (1114:1114:1114) (1287:1287:1287))
        (PORT d[11] (1056:1056:1056) (1229:1229:1229))
        (PORT d[12] (1103:1103:1103) (1275:1275:1275))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1114:1114:1114))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (PORT d[0] (1294:1294:1294) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1360:1360:1360))
        (PORT d[1] (1040:1040:1040) (1213:1213:1213))
        (PORT d[2] (1109:1109:1109) (1304:1304:1304))
        (PORT d[3] (1329:1329:1329) (1528:1528:1528))
        (PORT d[4] (1148:1148:1148) (1320:1320:1320))
        (PORT d[5] (1267:1267:1267) (1456:1456:1456))
        (PORT d[6] (1209:1209:1209) (1394:1394:1394))
        (PORT d[7] (988:988:988) (1140:1140:1140))
        (PORT d[8] (1087:1087:1087) (1274:1274:1274))
        (PORT d[9] (980:980:980) (1120:1120:1120))
        (PORT d[10] (1115:1115:1115) (1287:1287:1287))
        (PORT d[11] (1057:1057:1057) (1229:1229:1229))
        (PORT d[12] (1104:1104:1104) (1275:1275:1275))
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (PORT ena (1569:1569:1569) (1728:1728:1728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (PORT d[0] (1569:1569:1569) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1937:1937:1937))
        (PORT datab (1952:1952:1952) (2273:2273:2273))
        (PORT datac (945:945:945) (1078:1078:1078))
        (PORT datad (770:770:770) (881:881:881))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1952:1952:1952) (2244:2244:2244))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1222:1222:1222))
        (PORT clk (1297:1297:1297) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1376:1376:1376))
        (PORT d[1] (938:938:938) (1092:1092:1092))
        (PORT d[2] (855:855:855) (1023:1023:1023))
        (PORT d[3] (1562:1562:1562) (1836:1836:1836))
        (PORT d[4] (1553:1553:1553) (1786:1786:1786))
        (PORT d[5] (1395:1395:1395) (1594:1594:1594))
        (PORT d[6] (1574:1574:1574) (1825:1825:1825))
        (PORT d[7] (1339:1339:1339) (1544:1544:1544))
        (PORT d[8] (1115:1115:1115) (1296:1296:1296))
        (PORT d[9] (1000:1000:1000) (1154:1154:1154))
        (PORT d[10] (969:969:969) (1141:1141:1141))
        (PORT d[11] (1256:1256:1256) (1463:1463:1463))
        (PORT d[12] (1259:1259:1259) (1461:1461:1461))
        (PORT clk (1295:1295:1295) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1187:1187:1187))
        (PORT clk (1295:1295:1295) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
        (PORT d[0] (1355:1355:1355) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1539:1539:1539))
        (PORT d[1] (951:951:951) (1108:1108:1108))
        (PORT d[2] (845:845:845) (1006:1006:1006))
        (PORT d[3] (1563:1563:1563) (1836:1836:1836))
        (PORT d[4] (1850:1850:1850) (2132:2132:2132))
        (PORT d[5] (1396:1396:1396) (1594:1594:1594))
        (PORT d[6] (1575:1575:1575) (1825:1825:1825))
        (PORT d[7] (1340:1340:1340) (1544:1544:1544))
        (PORT d[8] (1116:1116:1116) (1296:1296:1296))
        (PORT d[9] (1001:1001:1001) (1154:1154:1154))
        (PORT d[10] (970:970:970) (1141:1141:1141))
        (PORT d[11] (1257:1257:1257) (1463:1463:1463))
        (PORT d[12] (1260:1260:1260) (1461:1461:1461))
        (PORT clk (1254:1254:1254) (1279:1279:1279))
        (PORT ena (1403:1403:1403) (1549:1549:1549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1279:1279:1279))
        (PORT d[0] (1403:1403:1403) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (952:952:952) (1122:1122:1122))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1338:1338:1338) (1571:1571:1571))
        (PORT d[1] (905:905:905) (1056:1056:1056))
        (PORT d[2] (846:846:846) (1016:1016:1016))
        (PORT d[3] (1604:1604:1604) (1893:1893:1893))
        (PORT d[4] (1572:1572:1572) (1817:1817:1817))
        (PORT d[5] (1564:1564:1564) (1786:1786:1786))
        (PORT d[6] (1617:1617:1617) (1875:1875:1875))
        (PORT d[7] (1158:1158:1158) (1332:1332:1332))
        (PORT d[8] (1094:1094:1094) (1271:1271:1271))
        (PORT d[9] (1002:1002:1002) (1153:1153:1153))
        (PORT d[10] (1142:1142:1142) (1337:1337:1337))
        (PORT d[11] (1274:1274:1274) (1482:1482:1482))
        (PORT d[12] (1222:1222:1222) (1431:1431:1431))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1030:1030:1030) (1128:1128:1128))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT d[0] (1314:1314:1314) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1586:1586:1586))
        (PORT d[1] (926:926:926) (1082:1082:1082))
        (PORT d[2] (835:835:835) (999:999:999))
        (PORT d[3] (1605:1605:1605) (1893:1893:1893))
        (PORT d[4] (1578:1578:1578) (1815:1815:1815))
        (PORT d[5] (1565:1565:1565) (1786:1786:1786))
        (PORT d[6] (1618:1618:1618) (1875:1875:1875))
        (PORT d[7] (1159:1159:1159) (1332:1332:1332))
        (PORT d[8] (1095:1095:1095) (1271:1271:1271))
        (PORT d[9] (1003:1003:1003) (1153:1153:1153))
        (PORT d[10] (1143:1143:1143) (1337:1337:1337))
        (PORT d[11] (1275:1275:1275) (1482:1482:1482))
        (PORT d[12] (1223:1223:1223) (1431:1431:1431))
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (PORT ena (1221:1221:1221) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (PORT d[0] (1221:1221:1221) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2020:2020:2020) (2309:2309:2309))
        (PORT datab (1953:1953:1953) (2274:2274:2274))
        (PORT datac (989:989:989) (1138:1138:1138))
        (PORT datad (947:947:947) (1116:1116:1116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Dram\|memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2261:2261:2261) (2640:2640:2640))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|data\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (726:726:726))
        (PORT datac (1599:1599:1599) (1826:1826:1826))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (835:835:835) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1121:1121:1121) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (282:282:282))
        (PORT datab (315:315:315) (381:381:381))
        (PORT datad (553:553:553) (644:644:644))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (434:434:434))
        (PORT datab (229:229:229) (284:284:284))
        (PORT datad (320:320:320) (383:383:383))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (903:903:903) (827:827:827))
        (PORT ena (737:737:737) (803:803:803))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1121:1121:1121) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (281:281:281))
        (PORT datac (307:307:307) (367:367:367))
        (PORT datad (563:563:563) (661:661:661))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (392:392:392))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (307:307:307) (360:360:360))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|dataBit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (324:324:324))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (606:606:606) (703:703:703))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\tr\|dataBit\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\tr\|dataBit\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
)
