VERSION 5
INS = 4
GCD::io_operands_bits_A/16 @ (2, 0)[0]
GCD::io_operands_val/1 @ (1, 0)[1]
GCD::io_operands_bits_B/16 @ (2, 0)[1]
GCD::io_result_rdy/1 @ (2, 1)[0]
OUTS = 3
GCD::io_operands_rdy/1 @ (2, 0)[2]
GCD::io_result_bits_data/16 @ (2, 1)[1]
GCD::io_result_val/1 @ (2, 0)[3]
REGS = 3
GCD::latch_A/16 @ (1, 1)[0]
GCD::latch_B/16 @ (1, 1)[1]
GCD::state/2 @ (1, 0)[0]
MEMS = 0
INITS = 0
DIMS (2, 2)
TILE @ (1, 0) NUM_LO_INSTS = 20
0xd0000000 GCD::io_operands_val
0x97c10002
0x97c10004
0x907f0020
0x50810000 T6
0x97c50002
0x50c50000 T11
0x97c70002
0xd0c00040
0x38841800 T7
0x60850800 T8
0x97c50002
0x50810000 T2
0x38841800 T3
0x97c50004
0x913f0010
0x60440900 T5
0x97c30002
0x00000022
0x907f0020
0xd8020000 GCD::state
TILE @ (2, 0) NUM_LO_INSTS = 17
0xd0000040 GCD::io_operands_bits_B
0x97c10001
0x08400000 reset
0x90bf0000
0x97c50002
0x50c51000 T22
0xd80600c0 GCD::io_result_val
0x50850000 T0
0xd8040080 GCD::io_operands_rdy
0x90bf0000
0x90ff0010
0xd1000000
0x608420c0 T4
0x97c50001
0x90bf0010
0x60430080 T21
0x97c30001
TILE @ (1, 1) NUM_LO_INSTS = 23
0xd0000000
0x97c10004
0x907f0030
0xd0800040
0x97c50004
0x50430800 T10
0x90ff0030
0x40c60800 T16
0x97c70004
0x90ff0030
0x38460800 T12
0xa0c01400 T1
0x97c70004
0x913f0030
0x60c60080 GCD::swapped_B
0x97c70004
0x97c70008
0x50c70000 T9
0x38421800 T13
0x60431100 T14
0x97c30004
0x907f0030
0x90ff0030
0xd8060000 GCD::latch_A
0xd8020040 GCD::latch_B
TILE @ (2, 1) NUM_LO_INSTS = 18
0x903f0000 GCD::io_result_rdy
0x907f0000
0x90bf0030
0x50851000 T15
0x90ff0000
0x50c70000 T17
0x913f0000
0x60080800 GCD::swapped_A
0x907f0000
0x98000c00 GCD::a_sub_b
0x97c10008
0xd8000040 GCD::io_result_bits_data
0x38061000 T18
0x907f0000
0xd0800000
0x38001000 T19
0x60010040 T20
0x97c10008
