
*** Running vivado
    with args -log topDesign.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source topDesign.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source topDesign.tcl -notrace
Command: synth_design -top topDesign -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20788 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 768.754 ; gain = 233.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topDesign' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:22]
	Parameter state0 bound to: 3'b000 
	Parameter state1 bound to: 3'b001 
	Parameter state2 bound to: 3'b010 
	Parameter state3 bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'hexseg8' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/hexseg8.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'singleDisplay' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/singledisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'singleDisplay' (2#1) [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/singledisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexseg8' (3#1) [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/hexseg8.v:23]
INFO: [Synth 8-6157] synthesizing module 'state0_init' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/state0_init.v:23]
INFO: [Synth 8-6155] done synthesizing module 'state0_init' (4#1) [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/state0_init.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'data1' does not match port width (7) of module 'state0_init' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:80]
WARNING: [Synth 8-689] width (4) of port connection 'data2' does not match port width (7) of module 'state0_init' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:81]
WARNING: [Synth 8-689] width (4) of port connection 'data3' does not match port width (7) of module 'state0_init' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:82]
WARNING: [Synth 8-689] width (4) of port connection 'data4' does not match port width (7) of module 'state0_init' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:83]
WARNING: [Synth 8-689] width (4) of port connection 'data5' does not match port width (7) of module 'state0_init' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:84]
WARNING: [Synth 8-689] width (4) of port connection 'data6' does not match port width (7) of module 'state0_init' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:85]
WARNING: [Synth 8-689] width (4) of port connection 'data7' does not match port width (7) of module 'state0_init' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:86]
WARNING: [Synth 8-689] width (4) of port connection 'data8' does not match port width (7) of module 'state0_init' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:87]
INFO: [Synth 8-6157] synthesizing module 'divider1Hz' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/divider1Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divider1Hz' (5#1) [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/divider1Hz.v:23]
WARNING: [Synth 8-567] referenced signal 'cs' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:96]
WARNING: [Synth 8-567] referenced signal 'data1_0' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'data2_0' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'data3_0' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'data4_0' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'data5_0' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'data6_0' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'data7_0' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'data8_0' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'data1_1' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'data2_1' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'data3_1' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'data4_1' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'data5_1' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'data6_1' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'data7_1' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'data8_1' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:108]
WARNING: [Synth 8-567] referenced signal 'cs' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:158]
WARNING: [Synth 8-567] referenced signal 'cnt' should be on the sensitivity list [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'en_reg' and it is trimmed from '3' to '1' bits. [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:79]
INFO: [Synth 8-6155] done synthesizing module 'topDesign' (6#1) [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:22]
WARNING: [Synth 8-3331] design topDesign has unconnected port S3
WARNING: [Synth 8-3331] design topDesign has unconnected port S0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 841.570 ; gain = 306.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 841.570 ; gain = 306.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 841.570 ; gain = 306.152
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 841.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carl/fpga/project_6/project_6.srcs/constrs_1/new/topDesign.xdc]
Finished Parsing XDC File [C:/Users/carl/fpga/project_6/project_6.srcs/constrs_1/new/topDesign.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carl/fpga/project_6/project_6.srcs/constrs_1/new/topDesign.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topDesign_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topDesign_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 933.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 933.121 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 933.121 ; gain = 397.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 933.121 ; gain = 397.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 933.121 ; gain = 397.703
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data1_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'data2_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'data3_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'data4_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'data5_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'data6_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'data7_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'data8_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'data1_1_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:197]
WARNING: [Synth 8-327] inferring latch for variable 'data2_1_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:198]
WARNING: [Synth 8-327] inferring latch for variable 'data3_1_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:199]
WARNING: [Synth 8-327] inferring latch for variable 'data4_1_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:200]
WARNING: [Synth 8-327] inferring latch for variable 'data5_1_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:201]
WARNING: [Synth 8-327] inferring latch for variable 'data6_1_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:202]
WARNING: [Synth 8-327] inferring latch for variable 'data7_1_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'data8_1_reg' [C:/Users/carl/fpga/project_6/project_6.srcs/sources_1/new/topDesign.v:204]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 933.121 ; gain = 397.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module topDesign 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module hexseg8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module state0_init 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module divider1Hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design topDesign has unconnected port S3
WARNING: [Synth 8-3331] design topDesign has unconnected port S0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'data5_1_reg[0]' (LD) to 'data7_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'data5_1_reg[1]' (LD) to 'data7_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'data5_1_reg[2]' (LD) to 'data8_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data5_1_reg[3]' (LD) to 'data8_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data6_1_reg[0]' (LD) to 'data8_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data6_1_reg[1]' (LD) to 'data7_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'data6_1_reg[2]' (LD) to 'data8_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data6_1_reg[3]' (LD) to 'data8_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data7_1_reg[0]' (LD) to 'data4_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'data7_1_reg[1]' (LD) to 'data8_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data7_1_reg[2]' (LD) to 'data8_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data7_1_reg[3]' (LD) to 'data8_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data8_1_reg[0]' (LD) to 'data8_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data8_1_reg[1]' (LD) to 'data8_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data8_1_reg[2]' (LD) to 'data8_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data8_1_reg[3]' (LD) to 'data4_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data1_1_reg[0]' (LD) to 'data4_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'data1_1_reg[1]' (LD) to 'data4_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'data1_1_reg[2]' (LD) to 'data4_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'data1_1_reg[3]' (LD) to 'data4_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data2_1_reg[0]' (LD) to 'data4_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data2_1_reg[1]' (LD) to 'data4_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'data2_1_reg[2]' (LD) to 'data4_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'data2_1_reg[3]' (LD) to 'data4_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data3_1_reg[0]' (LD) to 'data4_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'data3_1_reg[1]' (LD) to 'data4_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data3_1_reg[2]' (LD) to 'data4_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'data3_1_reg[3]' (LD) to 'data4_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data4_1_reg[0]' (LD) to 'data4_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'data4_1_reg[1]' (LD) to 'data4_1_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data4_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data4_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_reg[2] )
INFO: [Synth 8-3886] merging instance 'data5_reg[0]' (LD) to 'data7_reg[0]'
INFO: [Synth 8-3886] merging instance 'data5_reg[2]' (LD) to 'data8_reg[2]'
INFO: [Synth 8-3886] merging instance 'data5_reg[3]' (LD) to 'data8_reg[3]'
INFO: [Synth 8-3886] merging instance 'data6_reg[2]' (LD) to 'data8_reg[2]'
INFO: [Synth 8-3886] merging instance 'data6_reg[3]' (LD) to 'data8_reg[3]'
INFO: [Synth 8-3886] merging instance 'data7_reg[0]' (LD) to 'data3_reg[0]'
INFO: [Synth 8-3886] merging instance 'data7_reg[2]' (LD) to 'data8_reg[2]'
INFO: [Synth 8-3886] merging instance 'data7_reg[3]' (LD) to 'data8_reg[3]'
INFO: [Synth 8-3886] merging instance 'data8_reg[3]' (LD) to 'data4_reg[3]'
INFO: [Synth 8-3886] merging instance 'data1_reg[0]' (LD) to 'data3_reg[0]'
INFO: [Synth 8-3886] merging instance 'data1_reg[3]' (LD) to 'data4_reg[3]'
INFO: [Synth 8-3886] merging instance 'data2_reg[3]' (LD) to 'data4_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data3_reg[0] )
INFO: [Synth 8-3886] merging instance 'data3_reg[3]' (LD) to 'data4_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data4_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state_reg[2]) is unused and will be removed from module topDesign.
WARNING: [Synth 8-3332] Sequential element (data4_1_reg[2]) is unused and will be removed from module topDesign.
WARNING: [Synth 8-3332] Sequential element (data4_1_reg[3]) is unused and will be removed from module topDesign.
WARNING: [Synth 8-3332] Sequential element (data3_reg[0]) is unused and will be removed from module topDesign.
WARNING: [Synth 8-3332] Sequential element (data4_reg[3]) is unused and will be removed from module topDesign.
INFO: [Synth 8-3886] merging instance 'data5_reg[1]' (LD) to 'data6_reg[1]'
INFO: [Synth 8-3886] merging instance 'data7_reg[1]' (LD) to 'data8_reg[1]'
INFO: [Synth 8-3886] merging instance 'data6_reg[1]' (LD) to 'data1_reg[1]'
INFO: [Synth 8-3886] merging instance 'data6_reg[0]' (LD) to 'data8_reg[0]'
INFO: [Synth 8-3886] merging instance 'data8_reg[1]' (LD) to 'data3_reg[1]'
INFO: [Synth 8-3886] merging instance 'data8_reg[0]' (LD) to 'data2_reg[0]'
INFO: [Synth 8-3886] merging instance 'data1_reg[1]' (LD) to 'data2_reg[1]'
INFO: [Synth 8-3886] merging instance 'data3_reg[1]' (LD) to 'data4_reg[1]'
INFO: [Synth 8-3886] merging instance 'data1_reg[2]' (LD) to 'data2_reg[2]'
INFO: [Synth 8-3886] merging instance 'data2_reg[0]' (LD) to 'data4_reg[0]'
INFO: [Synth 8-3886] merging instance 'data2_reg[2]' (LD) to 'data3_reg[2]'
INFO: [Synth 8-3886] merging instance 'data3_reg[2]' (LD) to 'data4_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_hexseg8_1/en_reg[0]' (FD) to 'U_hexseg8_1/en_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_hexseg8_1/en_reg[1]' (FD) to 'U_hexseg8_1/en_reg[5]'
INFO: [Synth 8-3886] merging instance 'U_hexseg8_1/en_reg[2]' (FD) to 'U_hexseg8_1/en_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_hexseg8_1/en_reg[3]' (FD) to 'U_hexseg8_1/en_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/U_hexseg8_1/u_divider_1/cnt_reg[19]' (FD) to 'i_0/U_hexseg8_1/u_divider_1/cnt_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/U_hexseg8_1/u_divider_1/cnt_reg[18]' (FD) to 'i_0/U_hexseg8_1/u_divider_1/cnt_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U_hexseg8_1/u_divider_1/cnt_reg[20] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 933.121 ; gain = 397.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 933.121 ; gain = 397.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 933.121 ; gain = 397.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 933.121 ; gain = 397.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 944.426 ; gain = 409.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 944.426 ; gain = 409.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 944.426 ; gain = 409.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 944.426 ; gain = 409.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 944.426 ; gain = 409.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 944.426 ; gain = 409.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     8|
|5     |LUT3   |     2|
|6     |LUT4   |     3|
|7     |LUT5   |     2|
|8     |LUT6   |    33|
|9     |FDRE   |    41|
|10    |LD     |     5|
|11    |LDC    |     1|
|12    |LDCP   |     1|
|13    |IBUF   |     4|
|14    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------+------+
|      |Instance        |Module  |Cells |
+------+----------------+--------+------+
|1     |top             |        |   130|
|2     |  U_hexseg8_1   |hexseg8 |    87|
|3     |    u_divider_1 |divider |    47|
+------+----------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 944.426 ; gain = 409.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 944.426 ; gain = 317.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 944.426 ; gain = 409.008
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 950.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 956.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE (inverted pins: G): 5 instances
  LDC => LDCE: 1 instance 
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 956.984 ; gain = 658.445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 956.984 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/carl/fpga/project_6/project_6.runs/synth_1/topDesign.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topDesign_utilization_synth.rpt -pb topDesign_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 30 01:09:06 2020...
