$date
	Fri Sep 27 20:56:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FSM $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # rst $end
$var reg 2 $ current_state [1:0] $end
$var reg 1 % detected $end
$var reg 2 & next_state [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
x%
bx $
z#
z"
0!
$end
#10000000
0%
b0 &
b0 $
1#
1!
#20000000
0!
#30000000
0#
1!
#40000000
0!
#50000000
0"
1!
#60000000
0!
#70000000
b1 &
1"
1!
#80000000
0!
#90000000
b10 &
0"
b1 $
1!
#100000000
0!
#110000000
1%
1"
b11 &
b10 $
1!
#120000000
0!
#130000000
0"
0%
b10 &
b11 $
1!
#140000000
0!
#150000000
1%
1"
b11 &
b10 $
1!
#160000000
0!
#170000000
0%
b1 &
b11 $
1!
#180000000
0!
#190000000
b10 &
0"
b1 $
1!
#200000000
0!
#210000000
b0 &
b10 $
1!
#220000000
0!
#230000000
b0 $
1!
#240000000
0!
#250000000
1!
#260000000
0!
#270000000
1!
#280000000
0!
#290000000
1!
#290000001
