INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../buf2pe.cpp in debug mode
   Generating csim.exe
Hello?
decalration done
ports: -1 0 1 2 -1 3 4 5 -1 6 7 8 
1 2 2 2  || 1 2 2 2  || 1 2 2 2  || 
ports: -1 -1 -1 0 -1 -1 -1 3 -1 -1 -1 6 
3 3 3 2  || 3 3 3 2  || 3 3 3 2  || 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 
3 3 3 5  || 3 3 3 5  || 3 3 3 5  || 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 0 1 2 
4 4 4 5  || 4 4 4 5  || 1 2 2 2  || 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 0 
4 4 4 5  || 4 4 4 5  || 3 3 3 2  || 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 
4 4 4 5  || 4 4 4 5  || 3 3 3 5  || 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 3 4 5 
4 4 4 5  || 4 4 4 5  || 1 2 2 2  || 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 3 
4 4 4 5  || 4 4 4 5  || 3 3 3 2  || 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 
4 4 4 5  || 4 4 4 5  || 3 3 3 5  || 
ports: -1 0 1 2 -1 3 4 5 -1 6 7 8 
ports: -1 -1 -1 0 -1 -1 -1 3 -1 -1 -1 6 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 0 1 2 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 0 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 3 4 5 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 3 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 
ports: -1 0 1 2 -1 3 4 5 -1 6 7 8 
ports: -1 -1 -1 0 -1 -1 -1 3 -1 -1 -1 6 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 0 1 2 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 0 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 3 4 5 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 3 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 
ports: -1 0 1 2 -1 3 4 5 -1 6 7 8 
ports: -1 -1 -1 0 -1 -1 -1 3 -1 -1 -1 6 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 0 1 2 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 0 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 3 4 5 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 3 
ports: -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.11' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.10' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.9' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.8' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.7' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.6' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.5' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.4' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.3' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.2' contains leftover data, which may result in RTL simulation hanging.
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
