// Seed: 3727280786
module module_0 (
    input uwire id_0,
    input uwire id_1
);
  wire id_3 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd50
) (
    output logic id_0,
    input  tri   _id_1,
    input  tri   id_2
);
  logic [7:0] id_4;
  ;
  always @* begin : LABEL_0
    $unsigned(55);
    ;
    if (1) begin : LABEL_1
      id_0 <= "" < id_4;
      id_0 <= id_1;
    end
  end
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign id_4[-1] = 1;
  wire [id_1 : -1] id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  assign id_12 = id_14#(
      .id_5 (-1),
      .id_4 (-1'b0),
      .id_1 (-1),
      .id_13(1)
  );
endmodule
