
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000119                       # Number of seconds simulated
sim_ticks                                   119383500                       # Number of ticks simulated
final_tick                                  119383500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147076                       # Simulator instruction rate (inst/s)
host_op_rate                                   149554                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15316721                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665632                       # Number of bytes of host memory used
host_seconds                                     7.79                       # Real time elapsed on the host
sim_insts                                     1146351                       # Number of instructions simulated
sim_ops                                       1165673                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          40000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          60864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data           1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             134912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        40000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         5952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            5952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            93                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 93                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         335054677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         509819196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          26804374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          10721750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          27876549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          10721750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          28412637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          11793925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          26804374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          16618712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          28948724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          12866100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          29484812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          12866100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          28412637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          12866100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1130072414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    335054677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     26804374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     27876549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     28412637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     26804374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     28948724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     29484812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     28412637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        531798783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        49856136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49856136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        49856136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        335054677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        509819196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         26804374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         10721750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         27876549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         10721750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         28412637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         11793925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         26804374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         16618712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         28948724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         12866100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         29484812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         12866100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         28412637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         12866100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1179928550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2109                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         93                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2109                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       93                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 131648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  134976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5952                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     52                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     119376000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2109                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   93                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    359.913978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   198.625217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.794623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          144     38.71%     38.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           71     19.09%     57.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30      8.06%     65.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           25      6.72%     72.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      2.69%     75.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      1.61%     76.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.34%     78.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      2.69%     80.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           71     19.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          372                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     372.750000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    147.324091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    572.690361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev             1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     28510750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                67079500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13860.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32610.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1102.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1130.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1686                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      56                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.54                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      54212.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2411640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1315875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14032200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 246240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              7628400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             76024890                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3545250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              105204495                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            898.751626                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      5369500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     107800250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   340200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   185625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1528800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 181440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              7628400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             34933590                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             39588750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               84386805                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            720.923550                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     65704750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       3900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      47547250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  21543                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            19082                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1599                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               15653                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  14835                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            94.774165                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    818                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 152                       # Number of system calls
system.cpu0.numCycles                          238768                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             15829                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        212777                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      21543                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             15653                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       180010                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3291                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 260                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          500                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    61201                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  370                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            198352                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.163855                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.289777                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   92220     46.49%     46.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   40584     20.46%     66.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    6375      3.21%     70.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   59173     29.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              198352                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.090226                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.891145                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   16110                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                80719                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    97100                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 3104                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1319                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 968                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  347                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                218411                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 5685                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1319                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   21517                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   6005                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8078                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    94749                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                66684                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                213676                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 2047                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                  116                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    12                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 65247                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             260017                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              1058935                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          339462                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               246103                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   13914                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               119                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           116                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     6750                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               39397                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              21772                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              262                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             138                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    211465                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                257                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   207945                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              630                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          10874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        27220                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            49                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       198352                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.048364                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.266284                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             105543     53.21%     53.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              24135     12.17%     65.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              24665     12.43%     77.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              41559     20.95%     98.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               2447      1.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         198352                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   3813     12.27%     12.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   390      1.25%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 18127     58.33%     71.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 8749     28.15%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               120587     57.99%     57.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27312     13.13%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               38820     18.67%     89.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              21223     10.21%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                207945                       # Type of FU issued
system.cpu0.iq.rate                          0.870908                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      31079                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.149458                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            645875                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           222584                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       204827                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                238976                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              54                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2757                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1081                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          724                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1319                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    627                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 2808                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             211737                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                39397                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               21772                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               114                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     5                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 2801                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           323                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         1011                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1334                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               205695                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                37928                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2250                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                       58941                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   17662                       # Number of branches executed
system.cpu0.iew.exec_stores                     21013                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.861485                       # Inst execution rate
system.cpu0.iew.wb_sent                        205006                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       204855                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   128434                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   198296                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.857967                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.647688                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           8559                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            208                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1273                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       196529                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.021976                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.903874                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       122649     62.41%     62.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        29896     15.21%     77.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        16935      8.62%     86.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        12018      6.12%     92.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1810      0.92%     93.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1535      0.78%     94.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         3606      1.83%     95.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          163      0.08%     95.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         7917      4.03%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       196529                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              186926                       # Number of instructions committed
system.cpu0.commit.committedOps                200848                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         57331                       # Number of memory references committed
system.cpu0.commit.loads                        36640                       # Number of loads committed
system.cpu0.commit.membars                        118                       # Number of memory barriers committed
system.cpu0.commit.branches                     17071                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   184339                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 322                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          116284     57.90%     57.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27230     13.56%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          36640     18.24%     89.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         20691     10.30%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           200848                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 7917                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      397589                       # The number of ROB reads
system.cpu0.rob.rob_writes                     420641                       # The number of ROB writes
system.cpu0.timesIdled                            463                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          40416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     186926                       # Number of Instructions Simulated
system.cpu0.committedOps                       200848                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.277340                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.277340                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.782877                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.782877                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  319091                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 159235                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   728836                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   90992                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  60174                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   118                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              143                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          512.441469                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              51138                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              787                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            64.978399                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   512.441469                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.500431                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.500431                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          644                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.628906                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           117687                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          117687                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        37451                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          37451                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        14749                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         14749                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        52200                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           52200                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        52202                       # number of overall hits
system.cpu0.dcache.overall_hits::total          52202                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          265                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          265                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         5789                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5789                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         6054                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6054                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         6054                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6054                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16296250                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16296250                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    306331732                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    306331732                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       158500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        24499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        24499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    322627982                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    322627982                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    322627982                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    322627982                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        37716                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        37716                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        20538                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        20538                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        58254                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        58254                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        58256                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        58256                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.007026                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007026                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.281868                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.281868                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.072727                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.072727                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.103924                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.103924                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.103921                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.103921                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 61495.283019                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61495.283019                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52916.174123                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52916.174123                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        39625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        39625                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12249.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12249.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53291.704988                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53291.704988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53291.704988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53291.704988                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        58697                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            697                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.213773                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           93                       # number of writebacks
system.cpu0.dcache.writebacks::total               93                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           84                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         5012                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5012                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         5096                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5096                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         5096                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5096                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          181                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          777                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          777                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          958                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          958                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          958                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          958                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10871750                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10871750                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     40260252                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     40260252                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        17001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        17001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     51132002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     51132002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     51132002                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     51132002                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.004799                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004799                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.037832                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037832                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.072727                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.072727                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016445                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016445                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.016445                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.016445                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 60064.917127                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 60064.917127                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 51814.996139                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51814.996139                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        36125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  8500.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8500.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 53373.697286                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53373.697286                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 53373.697286                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53373.697286                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              244                       # number of replacements
system.cpu0.icache.tags.tagsinuse          296.747784                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              60417                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              625                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            96.667200                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   296.747784                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.579586                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.579586                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           123017                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          123017                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        60417                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          60417                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        60417                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           60417                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        60417                       # number of overall hits
system.cpu0.icache.overall_hits::total          60417                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          779                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          779                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          779                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           779                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          779                       # number of overall misses
system.cpu0.icache.overall_misses::total          779                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     44265990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44265990                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     44265990                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44265990                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     44265990                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44265990                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        61196                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        61196                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        61196                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        61196                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        61196                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        61196                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.012730                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012730                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.012730                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012730                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.012730                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012730                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56824.120668                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56824.120668                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56824.120668                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56824.120668                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56824.120668                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56824.120668                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12721                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           97                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              161                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    79.012422                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    32.333333                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          153                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          153                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          153                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          153                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          626                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          626                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          626                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          626                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          626                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          626                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     35956242                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35956242                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     35956242                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35956242                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     35956242                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35956242                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.010229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.010229                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010229                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.010229                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010229                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 57438.086262                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57438.086262                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 57438.086262                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57438.086262                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 57438.086262                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57438.086262                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  13804                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            13362                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              388                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               10981                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  10896                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.225936                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    177                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           78933                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1669                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        149399                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      13804                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             11073                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        73043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    829                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 104                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          177                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    40160                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   39                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             75518                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.006052                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.080056                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    4396      5.82%      5.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   30631     40.56%     46.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     611      0.81%     47.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   39880     52.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               75518                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.174882                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.892732                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2574                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3500                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    68224                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  832                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   388                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 180                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                147492                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1539                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   388                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    4062                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1495                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1119                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    67464                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  990                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                145942                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  480                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                  700                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands             201165                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               718162                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          235096                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               197364                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    3797                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                25                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            25                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     1870                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               36782                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1328                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              177                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             106                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    145392                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 58                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   144730                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              236                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           2976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         8362                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        75518                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.916497                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.178527                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              13822     18.30%     18.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              13568     17.97%     36.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              14048     18.60%     54.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              33254     44.03%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                826      1.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          75518                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   3571     16.32%     16.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   451      2.06%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 16973     77.59%     95.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  881      4.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                82942     57.31%     57.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               24003     16.58%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               36564     25.26%     99.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1221      0.84%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                144730                       # Type of FU issued
system.cpu1.iq.rate                          1.833580                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      21876                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.151150                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            387088                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           148429                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       143466                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                166606                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1202                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          234                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           20                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   388                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     60                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             145452                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                36782                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1328                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                25                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           227                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 365                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               143858                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                36047                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              870                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                       37232                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   12965                       # Number of branches executed
system.cpu1.iew.exec_stores                      1185                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.822533                       # Inst execution rate
system.cpu1.iew.wb_sent                        143499                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       143466                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   103824                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   139770                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.817567                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.742820                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           2049                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              362                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        75070                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.897882                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.419194                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        24096     32.10%     32.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        24188     32.22%     64.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         8107     10.80%     75.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         7259      9.67%     84.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          494      0.66%     85.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2704      3.60%     89.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          368      0.49%     89.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          241      0.32%     89.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         7613     10.14%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        75070                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              141543                       # Number of instructions committed
system.cpu1.commit.committedOps                142474                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         36674                       # Number of memory references committed
system.cpu1.commit.loads                        35580                       # Number of loads committed
system.cpu1.commit.membars                         32                       # Number of memory barriers committed
system.cpu1.commit.branches                     12887                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   129715                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  80                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           81797     57.41%     57.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          24003     16.85%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          35580     24.97%     99.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1094      0.77%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           142474                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 7613                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      211694                       # The number of ROB reads
system.cpu1.rob.rob_writes                     289508                       # The number of ROB writes
system.cpu1.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      159834                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     141543                       # Number of Instructions Simulated
system.cpu1.committedOps                       142474                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.557661                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.557661                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.793204                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.793204                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  231970                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 122795                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   538632                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   75693                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  38209                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           73.831270                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36452                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              276                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           132.072464                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    73.831270                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.072101                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.072101                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.269531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            74505                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           74505                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        35433                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          35433                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1017                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1017                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data        36450                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           36450                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        36450                       # number of overall hits
system.cpu1.dcache.overall_hits::total          36450                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          579                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          579                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           71                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            2                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          650                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           650                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          652                       # number of overall misses
system.cpu1.dcache.overall_misses::total          652                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      9957650                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      9957650                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      2088744                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2088744                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        36500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        36500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     12046394                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     12046394                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     12046394                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     12046394                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        36012                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        36012                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1088                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1088                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        37100                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37100                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        37102                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37102                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.016078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016078                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.065257                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.065257                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.017520                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017520                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.017573                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017573                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 17198.013817                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17198.013817                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 29418.929577                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29418.929577                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 12333.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 18532.913846                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18532.913846                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 18476.064417                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18476.064417                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          201                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          326                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          326                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           38                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          364                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          364                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          364                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          364                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          253                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           33                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          286                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          287                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          287                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      3491292                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      3491292                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       655003                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       655003                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        61000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        61000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      4146295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      4146295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      4207295                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      4207295                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.007025                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007025                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.030331                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030331                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.007709                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007709                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.007735                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007735                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13799.573123                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13799.573123                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 19848.575758                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19848.575758                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        61000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        61000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 14497.534965                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14497.534965                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 14659.564460                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14659.564460                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           14.085758                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              40092                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           801.840000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    14.085758                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.027511                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.027511                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            80368                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           80368                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        40092                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          40092                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        40092                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           40092                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        40092                       # number of overall hits
system.cpu1.icache.overall_hits::total          40092                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           67                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           67                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           67                       # number of overall misses
system.cpu1.icache.overall_misses::total           67                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4799000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4799000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4799000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4799000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4799000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4799000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        40159                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        40159                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        40159                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        40159                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        40159                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        40159                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.001668                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001668                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.001668                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001668                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001668                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001668                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 71626.865672                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71626.865672                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 71626.865672                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71626.865672                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 71626.865672                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71626.865672                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1416                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          118                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3685000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3685000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3685000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3685000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3685000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3685000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001245                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001245                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001245                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001245                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001245                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001245                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst        73700                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        73700                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst        73700                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        73700                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst        73700                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        73700                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  12989                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            12594                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              379                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               10569                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  10482                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.176838                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    153                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           78433                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              1653                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        146072                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      12989                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             10635                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        71893                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    801                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 126                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          186                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    39288                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   35                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             74300                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.991063                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.090996                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    4904      6.60%      6.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   29841     40.16%     46.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     570      0.77%     47.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   38985     52.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               74300                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.165606                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.862379                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2432                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 4053                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    66664                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  778                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   373                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 153                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                144121                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 1511                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   373                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    3887                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   1877                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1260                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    65883                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 1020                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                142633                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  474                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                  671                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.SQFullEvents                    49                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands             195447                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               702109                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          230651                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               191928                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    3508                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                26                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            26                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     1814                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               36305                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1191                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              147                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              67                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    142081                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 59                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   141461                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              229                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           2728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         7906                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        74300                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.903917                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.190623                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              14169     19.07%     19.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              13244     17.83%     36.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              13268     17.86%     54.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              32795     44.14%     98.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                824      1.11%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          74300                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   3139     14.70%     14.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   457      2.14%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 16988     79.57%     96.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  766      3.59%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                80267     56.74%     56.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               24003     16.97%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.71% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               36089     25.51%     99.22% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1102      0.78%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                141461                       # Type of FU issued
system.cpu2.iq.rate                          1.803590                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      21350                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.150925                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            378798                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           144871                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       140257                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                162811                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1159                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          169                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   373                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     48                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             142143                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                36305                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1191                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           224                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 353                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               140632                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                35585                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              826                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                       36665                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   12216                       # Number of branches executed
system.cpu2.iew.exec_stores                      1080                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.793021                       # Inst execution rate
system.cpu2.iew.wb_sent                        140285                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       140257                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   101666                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   136058                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.788240                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.747225                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           1849                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             53                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              352                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        73879                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.887031                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.425771                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        24338     32.94%     32.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        23154     31.34%     64.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         8093     10.95%     75.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         7219      9.77%     85.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          494      0.67%     85.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         2444      3.31%     88.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          343      0.46%     89.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          191      0.26%     89.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         7603     10.29%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        73879                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              138606                       # Number of instructions committed
system.cpu2.commit.committedOps                139412                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         36168                       # Number of memory references committed
system.cpu2.commit.loads                        35146                       # Number of loads committed
system.cpu2.commit.membars                         27                       # Number of memory barriers committed
system.cpu2.commit.branches                     12164                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   127355                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  67                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           79241     56.84%     56.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          24003     17.22%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.06% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          35146     25.21%     99.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          1022      0.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           139412                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 7603                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      207303                       # The number of ROB reads
system.cpu2.rob.rob_writes                     282955                       # The number of ROB writes
system.cpu2.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      160334                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     138606                       # Number of Instructions Simulated
system.cpu2.committedOps                       139412                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.565870                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.565870                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.767190                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.767190                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  227680                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 121437                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   527619                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   71458                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  37638                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    32                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           73.344091                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              35914                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           129.653430                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    73.344091                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.071625                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.071625                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.270508                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            73442                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           73442                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        34971                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          34971                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          938                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           938                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data        35909                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           35909                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        35910                       # number of overall hits
system.cpu2.dcache.overall_hits::total          35910                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          579                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          579                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           73                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            8                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          652                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           652                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          653                       # number of overall misses
system.cpu2.dcache.overall_misses::total          653                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     10983244                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     10983244                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      2134492                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2134492                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data       130000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       130000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        38000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        38000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     13117736                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     13117736                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     13117736                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     13117736                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        35550                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        35550                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         1011                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1011                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        36561                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        36561                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        36563                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        36563                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.016287                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016287                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.072206                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.072206                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.017833                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017833                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.017860                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017860                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 18969.333333                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 18969.333333                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 29239.616438                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 29239.616438                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        16250                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        16250                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 12666.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12666.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 20119.226994                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 20119.226994                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 20088.416539                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 20088.416539                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          148                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          148                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          326                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          326                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          366                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          366                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          366                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          366                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          253                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           33                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          286                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          287                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          287                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      3863880                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3863880                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       700754                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       700754                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        50750                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        50750                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data       106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        29000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        29000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      4564634                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      4564634                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      4615384                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      4615384                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.007117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.032641                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.032641                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.007823                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.007823                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.007849                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.007849                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 15272.252964                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15272.252964                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 21234.969697                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21234.969697                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data        50750                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        50750                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data        13250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  9666.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9666.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 15960.258741                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15960.258741                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 16081.477352                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16081.477352                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           14.008641                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              39223                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           754.288462                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    14.008641                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.027361                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.027361                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            78626                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           78626                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        39223                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          39223                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        39223                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           39223                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        39223                       # number of overall hits
system.cpu2.icache.overall_hits::total          39223                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           64                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           64                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           64                       # number of overall misses
system.cpu2.icache.overall_misses::total           64                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4920250                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4920250                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4920250                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4920250                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4920250                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4920250                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        39287                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        39287                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        39287                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        39287                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        39287                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        39287                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.001629                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001629                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.001629                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001629                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.001629                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001629                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 76878.906250                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 76878.906250                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 76878.906250                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 76878.906250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 76878.906250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 76878.906250                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1467                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   122.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           52                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           52                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3924500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3924500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3924500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3924500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3924500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3924500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.001324                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001324                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.001324                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001324                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.001324                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001324                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 75471.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 75471.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 75471.153846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 75471.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 75471.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 75471.153846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  12682                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            12296                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              376                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               10401                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  10317                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.192385                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    153                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           77803                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              1707                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        144737                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      12682                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             10470                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        71330                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    793                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                    38951                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   36                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             73714                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.988130                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.093257                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    4979      6.75%      6.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   29557     40.10%     46.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     538      0.73%     47.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   38640     52.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               73714                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.163001                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.860301                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2359                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 4162                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    66041                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  783                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   369                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 149                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                142815                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 1490                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   369                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    3795                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                   2072                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1213                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    65252                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 1013                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                141328                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                  470                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                  656                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.SQFullEvents                    34                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands             193094                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               695767                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          228874                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               189531                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    3559                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                23                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            23                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     1851                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               36140                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1171                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              145                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              63                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    140795                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 53                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   140153                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              233                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           2761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         7990                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        73714                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.901308                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.194688                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              14231     19.31%     19.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              13110     17.78%     37.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              12874     17.46%     54.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              32701     44.36%     98.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                798      1.08%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          73714                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2943     13.98%     13.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   453      2.15%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     16.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 16915     80.35%     96.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  741      3.52%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                79155     56.48%     56.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               24003     17.13%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               35913     25.62%     99.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1082      0.77%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                140153                       # Type of FU issued
system.cpu3.iq.rate                          1.801383                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      21052                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.150207                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            375303                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           143611                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       138953                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                161205                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         1171                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          169                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   369                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     56                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             140851                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                36140                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1171                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                23                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           222                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 351                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               139325                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                35408                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              826                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                       36467                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   11902                       # Number of branches executed
system.cpu3.iew.exec_stores                      1059                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.790741                       # Inst execution rate
system.cpu3.iew.wb_sent                        138982                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       138953                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   100650                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   134344                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.785959                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.749196                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           1896                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             49                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              349                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        73289                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.884144                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.430334                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        24397     33.29%     33.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        22677     30.94%     64.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         8081     11.03%     75.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         7229      9.86%     85.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          490      0.67%     85.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         2284      3.12%     88.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          336      0.46%     89.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          195      0.27%     89.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         7600     10.37%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        73289                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              137310                       # Number of instructions committed
system.cpu3.commit.committedOps                138087                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         35971                       # Number of memory references committed
system.cpu3.commit.loads                        34969                       # Number of loads committed
system.cpu3.commit.membars                         26                       # Number of memory barriers committed
system.cpu3.commit.branches                     11844                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   126345                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  64                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           78113     56.57%     56.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          24003     17.38%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.95% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          34969     25.32%     99.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          1002      0.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           138087                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 7600                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      205451                       # The number of ROB reads
system.cpu3.rob.rob_writes                     280405                       # The number of ROB writes
system.cpu3.timesIdled                             41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      160964                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     137310                       # Number of Instructions Simulated
system.cpu3.committedOps                       138087                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.566623                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.566623                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.764842                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.764842                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  225920                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 120919                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   523173                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   69619                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  37440                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    28                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           73.644820                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              35720                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           128.953069                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    73.644820                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.071919                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.071919                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.270508                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            73049                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           73049                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        34796                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          34796                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          921                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           921                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data        35717                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           35717                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        35718                       # number of overall hits
system.cpu3.dcache.overall_hits::total          35718                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          577                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          577                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           72                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            6                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          649                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           649                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          650                       # number of overall misses
system.cpu3.dcache.overall_misses::total          650                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     11631291                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     11631291                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      2044250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2044250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        86499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        86499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        37000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        19500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        19500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     13675541                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     13675541                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     13675541                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     13675541                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        35373                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        35373                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          993                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          993                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        36366                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        36366                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        36368                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        36368                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.016312                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016312                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.072508                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.072508                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.017846                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.017846                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.017873                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.017873                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 20158.216638                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 20158.216638                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 28392.361111                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 28392.361111                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 14416.500000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 14416.500000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         9250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         9250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 21071.711864                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 21071.711864                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 21039.293846                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 21039.293846                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          147                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          147                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          324                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          324                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           39                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          363                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          363                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          363                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          363                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          253                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           33                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data          286                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data          287                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          287                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      4054849                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      4054849                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       649250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       649250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        50750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        50750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        67001                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        67001                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      4704099                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      4704099                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      4754849                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      4754849                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.007152                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007152                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.033233                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.033233                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.007864                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.007864                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.007892                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.007892                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 16027.071146                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16027.071146                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 19674.242424                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 19674.242424                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data        50750                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        50750                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 11166.833333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11166.833333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         7000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 16447.898601                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16447.898601                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 16567.418118                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16567.418118                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           13.943470                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              38885                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           733.679245                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    13.943470                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.027233                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.027233                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            77953                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           77953                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        38885                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          38885                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        38885                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           38885                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        38885                       # number of overall hits
system.cpu3.icache.overall_hits::total          38885                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           65                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           65                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           65                       # number of overall misses
system.cpu3.icache.overall_misses::total           65                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4916500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4916500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4916500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4916500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4916500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4916500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        38950                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        38950                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        38950                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        38950                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        38950                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        38950                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001669                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001669                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001669                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001669                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001669                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001669                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 75638.461538                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 75638.461538                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 75638.461538                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 75638.461538                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 75638.461538                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 75638.461538                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1606                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   123.538462                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      4004750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4004750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      4004750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4004750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      4004750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4004750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.001361                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001361                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.001361                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001361                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.001361                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001361                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 75561.320755                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 75561.320755                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 75561.320755                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 75561.320755                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 75561.320755                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 75561.320755                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                  12529                       # Number of BP lookups
system.cpu4.branchPred.condPredicted            12163                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              372                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups               10344                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                  10263                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            99.216937                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    138                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           77199                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              1685                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                        144128                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                      12529                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches             10401                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                        70612                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    783                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                  65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          293                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                    38774                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   38                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             73079                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.995867                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.088925                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    4700      6.43%      6.43% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                   29378     40.20%     46.63% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                     525      0.72%     47.35% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                   38476     52.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               73079                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.162295                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.866967                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    2323                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 3863                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                    65767                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                  762                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   364                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 141                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                142199                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 1477                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   364                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    3799                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                   1696                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1186                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                    64970                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                 1064                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                140753                       # Number of instructions processed by rename
system.cpu4.rename.SquashedInsts                  456                       # Number of squashed instructions processed by rename
system.cpu4.rename.ROBFullEvents                  721                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.SQFullEvents                    48                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands             192123                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               693013                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups          228143                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps               188705                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    3414                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                21                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            21                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     1892                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads               36044                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores               1162                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              143                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              69                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                    140248                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 50                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                   139636                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              231                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           2676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined         7835                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        73079                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.910754                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.191403                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0              13857     18.96%     18.96% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1              13033     17.83%     36.80% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2              12777     17.48%     54.28% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3              32599     44.61%     98.89% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4                813      1.11%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          73079                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                   2869     13.64%     13.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                   458      2.18%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     15.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                 16978     80.69%     96.51% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                  735      3.49%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                78741     56.39%     56.39% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               24003     17.19%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.58% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead               35832     25.66%     99.24% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite               1060      0.76%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                139636                       # Type of FU issued
system.cpu4.iq.rate                          1.808780                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                      21040                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.150677                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads            373620                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes           142976                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses       138449                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                160676                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads         1137                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          174                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   364                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                     44                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts             140300                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                36044                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                1162                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                21                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect           221                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect          128                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 349                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts               138812                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                35328                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              822                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            2                       # number of nop insts executed
system.cpu4.iew.exec_refs                       36364                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                   11786                       # Number of branches executed
system.cpu4.iew.exec_stores                      1036                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.798106                       # Inst execution rate
system.cpu4.iew.wb_sent                        138476                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                       138449                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                   100347                       # num instructions producing a value
system.cpu4.iew.wb_consumers                   133855                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.793404                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.749669                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           1800                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              345                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples        72671                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.893768                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.434557                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0        24009     33.04%     33.04% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1        22505     30.97%     64.01% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2         8084     11.12%     75.13% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3         7217      9.93%     85.06% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4          486      0.67%     85.73% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         2256      3.10%     88.83% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          324      0.45%     89.28% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7          190      0.26%     89.54% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8         7600     10.46%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total        72671                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts              136865                       # Number of instructions committed
system.cpu4.commit.committedOps                137622                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                         35895                       # Number of memory references committed
system.cpu4.commit.loads                        34907                       # Number of loads committed
system.cpu4.commit.membars                         26                       # Number of memory barriers committed
system.cpu4.commit.branches                     11735                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                   125985                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  62                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           77724     56.48%     56.48% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          24003     17.44%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead          34907     25.36%     99.28% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           988      0.72%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total           137622                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                 7600                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                      204285                       # The number of ROB reads
system.cpu4.rob.rob_writes                     279266                       # The number of ROB writes
system.cpu4.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           4120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                      161568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                     136865                       # Number of Instructions Simulated
system.cpu4.committedOps                       137622                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.564052                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.564052                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.772886                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.772886                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                  225252                       # number of integer regfile reads
system.cpu4.int_regfile_writes                 120678                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                   521412                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   69004                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                  37320                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                1                       # number of replacements
system.cpu4.dcache.tags.tagsinuse           72.896685                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              35632                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              276                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           129.101449                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    72.896685                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.071188                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.071188                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.268555                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            72867                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           72867                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data        34721                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          34721                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          907                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           907                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            1                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            1                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data        35628                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           35628                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data        35629                       # number of overall hits
system.cpu4.dcache.overall_hits::total          35629                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data          576                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          576                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           73                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            4                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            4                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          649                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           649                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          650                       # number of overall misses
system.cpu4.dcache.overall_misses::total          650                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data     10588027                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     10588027                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      3100996                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      3100996                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        62499                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        62499                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        37500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data        21499                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        21499                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data     13689023                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     13689023                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data     13689023                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     13689023                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data        35297                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        35297                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          980                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          980                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data        36277                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        36277                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data        36279                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        36279                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.016319                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016319                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.074490                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.074490                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.017890                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.017890                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.017917                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.017917                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 18381.991319                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 18381.991319                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 42479.397260                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 42479.397260                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 15624.750000                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 15624.750000                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data         9375                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 21092.485362                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 21092.485362                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 21060.035385                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 21060.035385                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          196                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          196                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data          323                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          323                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           40                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data          363                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          363                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data          363                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          363                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data          253                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           33                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            4                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data          286                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data          287                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          287                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      3747862                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      3747862                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data      1056752                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1056752                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data        63750                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total        63750                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        49001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        49001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data        17001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        17001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      4804614                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      4804614                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      4868364                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      4868364                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.007168                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.007168                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.033673                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.033673                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.007884                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.007884                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.007911                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.007911                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 14813.683794                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 14813.683794                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 32022.787879                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 32022.787879                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data        63750                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total        63750                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 12250.250000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12250.250000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         7125                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 16799.349650                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 16799.349650                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 16962.940767                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 16962.940767                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           13.495647                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              38706                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           774.120000                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    13.495647                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.026359                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.026359                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses            77594                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses           77594                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst        38706                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total          38706                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst        38706                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total           38706                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst        38706                       # number of overall hits
system.cpu4.icache.overall_hits::total          38706                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           66                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           66                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           66                       # number of overall misses
system.cpu4.icache.overall_misses::total           66                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      4757000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      4757000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      4757000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      4757000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      4757000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      4757000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst        38772                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total        38772                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst        38772                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total        38772                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst        38772                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total        38772                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.001702                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.001702                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.001702                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.001702                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.001702                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.001702                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 72075.757576                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 72075.757576                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 72075.757576                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 72075.757576                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 72075.757576                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 72075.757576                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs         1266                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs   105.500000                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           16                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           16                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           16                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           50                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           50                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           50                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      3719500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      3719500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      3719500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      3719500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      3719500                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      3719500                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.001290                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.001290                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.001290                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.001290                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.001290                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.001290                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst        74390                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total        74390                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst        74390                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total        74390                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst        74390                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total        74390                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                  12205                       # Number of BP lookups
system.cpu5.branchPred.condPredicted            11844                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              375                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups               10169                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                  10083                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            99.154292                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    134                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           76686                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              1649                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                        142805                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                      12205                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches             10217                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                        70008                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    785                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                  91                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles          283                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                    38442                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   41                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             72504                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.992869                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.091255                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    4793      6.61%      6.61% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                   29051     40.07%     46.68% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                     540      0.74%     47.42% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                   38120     52.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               72504                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.159156                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.862204                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    2396                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 3852                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                    65123                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                  768                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   365                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 141                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                140863                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 1489                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   365                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    3840                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                   1788                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1216                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                    64345                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                  950                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                139389                       # Number of instructions processed by rename
system.cpu5.rename.SquashedInsts                  463                       # Number of squashed instructions processed by rename
system.cpu5.rename.ROBFullEvents                  653                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.RenamedOperands             189657                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               686381                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups          226280                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps               186115                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    3538                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                21                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            21                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     1817                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads               35865                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores               1134                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              130                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              58                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                    138868                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 50                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                   138224                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              228                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           2752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined         8013                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        72504                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.906433                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.196518                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0              13973     19.27%     19.27% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1              12880     17.76%     37.04% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2              12418     17.13%     54.16% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3              32425     44.72%     98.89% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4                807      1.11%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          72504                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                   2671     12.85%     12.85% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                   459      2.21%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     15.05% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                 16959     81.57%     96.62% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                  703      3.38%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                77546     56.10%     56.10% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult               24003     17.37%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.47% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead               35640     25.78%     99.25% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite               1035      0.75%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                138224                       # Type of FU issued
system.cpu5.iq.rate                          1.802467                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                      20792                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.150423                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads            369970                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes           141672                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses       137035                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                159016                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads         1162                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          180                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   365                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                     54                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts             138920                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                35865                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                1134                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                21                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect           219                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect          132                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 351                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts               137405                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                35136                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              817                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            2                       # number of nop insts executed
system.cpu5.iew.exec_refs                       36146                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                   11452                       # Number of branches executed
system.cpu5.iew.exec_stores                      1010                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.791787                       # Inst execution rate
system.cpu5.iew.wb_sent                        137062                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                       137035                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    99346                       # num instructions producing a value
system.cpu5.iew.wb_consumers                   132099                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.786962                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.752057                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           1885                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             45                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              348                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples        72085                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.888964                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.438851                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0        24110     33.45%     33.45% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1        22027     30.56%     64.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2         8059     11.18%     75.18% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3         7205     10.00%     85.18% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4          484      0.67%     85.85% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         2107      2.92%     88.77% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          312      0.43%     89.21% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7          185      0.26%     89.46% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8         7596     10.54%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total        72085                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts              135467                       # Number of instructions committed
system.cpu5.commit.committedOps                136166                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                         35657                       # Number of memory references committed
system.cpu5.commit.loads                        34703                       # Number of loads committed
system.cpu5.commit.membars                         24                       # Number of memory barriers committed
system.cpu5.commit.branches                     11391                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                   124863                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  56                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           76506     56.19%     56.19% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult          24003     17.63%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead          34703     25.49%     99.30% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           954      0.70%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total           136166                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                 7596                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                      202358                       # The number of ROB reads
system.cpu5.rob.rob_writes                     276535                       # The number of ROB writes
system.cpu5.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                      162081                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                     135467                       # Number of Instructions Simulated
system.cpu5.committedOps                       136166                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.566086                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.566086                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.766515                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.766515                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                  223358                       # number of integer regfile reads
system.cpu5.int_regfile_writes                 120100                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                   516600                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   67042                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                  37112                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    32                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse           72.814696                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              35397                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              276                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           128.250000                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    72.814696                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.071108                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.071108                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.269531                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            72413                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           72413                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data        34522                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          34522                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          873                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           873                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            2                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data        35395                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35395                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data        35395                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35395                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          580                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          580                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           71                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            2                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            5                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            5                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          651                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           651                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          653                       # number of overall misses
system.cpu5.dcache.overall_misses::total          653                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data     10574713                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     10574713                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      2349494                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2349494                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        72998                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        72998                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        41000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        41000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data        50001                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total        50001                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data     12924207                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     12924207                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data     12924207                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     12924207                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data        35102                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        35102                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          944                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          944                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data        36046                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        36046                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data        36048                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        36048                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.016523                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.016523                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.075212                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.075212                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data            1                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.018060                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.018060                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.018115                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.018115                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 18232.263793                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 18232.263793                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 33091.464789                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 33091.464789                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 14599.600000                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 14599.600000                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data         8200                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total         8200                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 19852.852535                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 19852.852535                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 19792.047473                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 19792.047473                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          151                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data          327                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          327                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           38                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data          365                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          365                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data          365                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          365                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data          253                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           33                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            5                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data          286                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data          287                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          287                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      3817133                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      3817133                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       743753                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       743753                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data       137000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total       137000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        57002                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        57002                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        32000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        32000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data        43499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total        43499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      4560886                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      4560886                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      4697886                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      4697886                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.007208                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.007208                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.034958                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.034958                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.007934                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.007934                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.007962                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.007962                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 15087.482213                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 15087.482213                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 22537.969697                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 22537.969697                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data       137000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total       137000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 11400.400000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11400.400000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         6400                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         6400                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 15947.153846                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 15947.153846                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 16368.940767                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 16368.940767                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse           12.968706                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs              38370                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           710.555556                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    12.968706                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.025330                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.025330                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses            76934                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses           76934                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst        38370                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          38370                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst        38370                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           38370                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst        38370                       # number of overall hits
system.cpu5.icache.overall_hits::total          38370                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           70                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           70                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           70                       # number of overall misses
system.cpu5.icache.overall_misses::total           70                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      4939749                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      4939749                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      4939749                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      4939749                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      4939749                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      4939749                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst        38440                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        38440                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst        38440                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        38440                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst        38440                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        38440                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.001821                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.001821                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.001821                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.001821                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.001821                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.001821                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 70567.842857                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 70567.842857                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 70567.842857                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 70567.842857                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 70567.842857                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 70567.842857                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs         1560                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    97.500000                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           16                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           16                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           54                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           54                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      4106999                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4106999                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      4106999                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4106999                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      4106999                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4106999                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.001405                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.001405                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.001405                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.001405                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.001405                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.001405                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 76055.537037                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 76055.537037                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 76055.537037                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 76055.537037                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 76055.537037                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 76055.537037                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                  12029                       # Number of BP lookups
system.cpu6.branchPred.condPredicted            11663                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              372                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups               10083                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   9998                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            99.156997                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    139                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           75946                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              1526                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                        142108                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                      12029                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches             10137                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                        69449                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    781                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                 215                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                    38281                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   42                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples             71870                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.001238                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.086134                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    4486      6.24%      6.24% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                   28889     40.20%     46.44% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                     545      0.76%     47.20% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                   37950     52.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total               71870                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.158389                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.871172                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    2444                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 3441                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                    64878                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                  744                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   363                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 141                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                140270                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 1477                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   363                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    3875                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                   1600                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles           991                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                    64092                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                  949                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                138825                       # Number of instructions processed by rename
system.cpu6.rename.SquashedInsts                  451                       # Number of squashed instructions processed by rename
system.cpu6.rename.ROBFullEvents                  667                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.RenamedOperands             188492                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               683638                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups          225499                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps               184988                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    3504                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                20                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            20                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     1767                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads               35806                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores               1150                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              140                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              63                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                    138291                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 48                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                   137636                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              240                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           2753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined         8048                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples        71870                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.915069                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.193677                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0              13662     19.01%     19.01% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1              12747     17.74%     36.75% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2              12274     17.08%     53.82% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3              32407     45.09%     98.91% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4                780      1.09%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total          71870                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                   2569     12.42%     12.42% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                   458      2.21%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     14.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                 16937     81.89%     96.53% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                  718      3.47%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                77014     55.95%     55.95% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult               24003     17.44%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.39% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead               35572     25.84%     99.24% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite               1047      0.76%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                137636                       # Type of FU issued
system.cpu6.iq.rate                          1.812288                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                      20682                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.150266                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads            368062                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes           141094                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses       136442                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                158318                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads         1171                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          185                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   363                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                     62                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts             138341                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                35806                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                1150                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                20                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect           220                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 347                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts               136811                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                35074                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              823                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            2                       # number of nop insts executed
system.cpu6.iew.exec_refs                       36095                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                   11298                       # Number of branches executed
system.cpu6.iew.exec_stores                      1021                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.801425                       # Inst execution rate
system.cpu6.iew.wb_sent                        136470                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                       136442                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    98869                       # num instructions producing a value
system.cpu6.iew.wb_consumers                   131310                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.796566                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.752943                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           1876                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             45                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              345                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples        71445                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.897768                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.442890                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0        23741     33.23%     33.23% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1        21817     30.54%     63.77% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2         8061     11.28%     75.05% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3         7230     10.12%     85.17% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4          486      0.68%     85.85% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         2015      2.82%     88.67% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6          318      0.45%     89.11% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7          186      0.26%     89.38% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8         7591     10.62%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total        71445                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts              134863                       # Number of instructions committed
system.cpu6.commit.committedOps                135586                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                         35600                       # Number of memory references committed
system.cpu6.commit.loads                        34635                       # Number of loads committed
system.cpu6.commit.membars                         24                       # Number of memory barriers committed
system.cpu6.commit.branches                     11240                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                   124439                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  58                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           75983     56.04%     56.04% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult          24003     17.70%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead          34635     25.54%     99.29% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           965      0.71%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total           135586                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                 7591                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                      201121                       # The number of ROB reads
system.cpu6.rob.rob_writes                     275379                       # The number of ROB writes
system.cpu6.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           4076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                      162821                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                     134863                       # Number of Instructions Simulated
system.cpu6.committedOps                       135586                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.563134                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.563134                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.775775                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.775775                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                  222502                       # number of integer regfile reads
system.cpu6.int_regfile_writes                 119916                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                   514632                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   66061                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                  37055                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse           72.166894                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              35356                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              275                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           128.567273                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data    72.166894                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.070475                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.070475                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.268555                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            72308                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           72308                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data        34467                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          34467                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          886                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           886                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            1                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data        35353                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           35353                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data        35354                       # number of overall hits
system.cpu6.dcache.overall_hits::total          35354                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          575                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          575                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           71                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            5                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          646                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           646                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          647                       # number of overall misses
system.cpu6.dcache.overall_misses::total          647                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data     10082276                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     10082276                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      2124250                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2124250                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        68500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        68500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        38000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        38000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data     12206526                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     12206526                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data     12206526                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     12206526                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data        35042                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        35042                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          957                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          957                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data        35999                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        35999                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data        36001                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        36001                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.016409                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.016409                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.074190                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.074190                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.017945                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.017945                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.017972                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.017972                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 17534.393043                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 17534.393043                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 29919.014085                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 29919.014085                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data        13700                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total        13700                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 12666.666667                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 12666.666667                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 18895.551084                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 18895.551084                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 18866.346213                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 18866.346213                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          151                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data          323                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          323                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           38                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data          361                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          361                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data          361                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          361                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data          252                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           33                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            5                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data          285                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          285                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data          286                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          286                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      3611107                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      3611107                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       700250                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       700250                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data        78500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total        78500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        53000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        53000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        29000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        29000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      4311357                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      4311357                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      4389857                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      4389857                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.007191                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.007191                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.034483                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.034483                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.007917                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.007917                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.007944                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.007944                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 14329.789683                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 14329.789683                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 21219.696970                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 21219.696970                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data        78500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total        78500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data        10600                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10600                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data  9666.666667                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  9666.666667                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 15127.568421                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 15127.568421                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 15349.150350                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 15349.150350                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse           12.909178                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              38209                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           694.709091                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    12.909178                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.025213                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.025213                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses            76613                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses           76613                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst        38209                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          38209                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst        38209                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           38209                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst        38209                       # number of overall hits
system.cpu6.icache.overall_hits::total          38209                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           70                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           70                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           70                       # number of overall misses
system.cpu6.icache.overall_misses::total           70                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      5207998                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5207998                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      5207998                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5207998                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      5207998                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5207998                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst        38279                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        38279                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst        38279                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        38279                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst        38279                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        38279                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.001829                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.001829                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.001829                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.001829                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.001829                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.001829                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 74399.971429                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 74399.971429                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 74399.971429                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 74399.971429                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 74399.971429                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 74399.971429                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs         1849                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs   108.764706                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           55                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           55                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      4275998                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4275998                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      4275998                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4275998                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      4275998                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4275998                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.001437                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.001437                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.001437                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.001437                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.001437                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.001437                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 77745.418182                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 77745.418182                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 77745.418182                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 77745.418182                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 77745.418182                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 77745.418182                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                  11973                       # Number of BP lookups
system.cpu7.branchPred.condPredicted            11635                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              362                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups               10054                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   9963                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            99.094888                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    131                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           75603                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              1975                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                        141895                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                      11973                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches             10094                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                        69072                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    765                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles          239                       # Number of stall cycles due to pending traps
system.cpu7.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines                    38192                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   31                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples             71771                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.999972                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.086762                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    4503      6.27%      6.27% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                   28874     40.23%     46.50% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                     516      0.72%     47.22% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                   37878     52.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total               71771                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.158367                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.876844                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    2383                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 3577                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                    64709                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                  748                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   354                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 129                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                139985                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 1464                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   354                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    3808                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                   1403                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1310                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                    63945                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                  951                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                138562                       # Number of instructions processed by rename
system.cpu7.rename.SquashedInsts                  444                       # Number of squashed instructions processed by rename
system.cpu7.rename.ROBFullEvents                  657                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.SQFullEvents                    18                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands             188151                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               682421                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups          225212                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps               184819                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    3328                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                19                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            19                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     1769                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads               35770                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores               1105                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              129                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              60                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                    138059                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 44                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                   137427                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              230                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           2625                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined         7858                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples        71771                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.914798                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.196099                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0              13732     19.13%     19.13% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1              12642     17.61%     36.75% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2              12224     17.03%     53.78% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3              32356     45.08%     98.86% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4                816      1.14%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total          71771                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                   2597     12.59%     12.59% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                   449      2.18%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     14.76% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                 16905     81.93%     96.69% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                  682      3.31%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                76866     55.93%     55.93% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult               24003     17.47%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.40% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead               35539     25.86%     99.26% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite               1019      0.74%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                137427                       # Type of FU issued
system.cpu7.iq.rate                          1.817745                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                      20633                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.150138                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads            367486                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes           140731                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses       136249                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                158060                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads         1158                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          145                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   354                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                     51                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts             138105                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                35770                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                1105                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                19                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect           219                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 335                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts               136618                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                35038                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              807                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            2                       # number of nop insts executed
system.cpu7.iew.exec_refs                       36043                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                   11253                       # Number of branches executed
system.cpu7.iew.exec_stores                      1005                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.807045                       # Inst execution rate
system.cpu7.iew.wb_sent                        136275                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                       136249                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    98745                       # num instructions producing a value
system.cpu7.iew.wb_consumers                   131112                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.802164                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.753135                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           1794                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              334                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples        71366                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.898355                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.445513                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0        23750     33.28%     33.28% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1        21785     30.53%     63.80% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2         8026     11.25%     75.05% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3         7211     10.10%     85.16% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4          474      0.66%     85.82% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         2002      2.81%     88.62% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          321      0.45%     89.07% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7          200      0.28%     89.35% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8         7597     10.65%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total        71366                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts              134771                       # Number of instructions committed
system.cpu7.commit.committedOps                135478                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                         35572                       # Number of memory references committed
system.cpu7.commit.loads                        34612                       # Number of loads committed
system.cpu7.commit.membars                         24                       # Number of memory barriers committed
system.cpu7.commit.branches                     11211                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                   124355                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  56                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           75903     56.03%     56.03% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult          24003     17.72%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead          34612     25.55%     99.29% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           960      0.71%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total           135478                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                 7597                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                      200833                       # The number of ROB reads
system.cpu7.rob.rob_writes                     274963                       # The number of ROB writes
system.cpu7.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           3832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                      163164                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                     134771                       # Number of Instructions Simulated
system.cpu7.committedOps                       135478                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.560974                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.560974                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.782614                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.782614                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                  222315                       # number of integer regfile reads
system.cpu7.int_regfile_writes                 119803                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                   513930                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   65898                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                  37154                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse           72.511728                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              35324                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              279                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           126.609319                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data    72.511728                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.070812                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.070812                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          279                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.272461                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            72227                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           72227                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data        34439                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          34439                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          882                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           882                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data        35321                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           35321                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data        35321                       # number of overall hits
system.cpu7.dcache.overall_hits::total          35321                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          569                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          569                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           72                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            2                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            2                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          641                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           641                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          643                       # number of overall misses
system.cpu7.dcache.overall_misses::total          643                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      9898924                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      9898924                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      2633996                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2633996                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        24000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        24000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data     12532920                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     12532920                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data     12532920                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     12532920                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data        35008                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        35008                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          954                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          954                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data        35962                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        35962                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data        35964                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        35964                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.016253                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016253                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.075472                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.075472                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data            1                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.017824                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017824                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.017879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.017879                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 17397.054482                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 17397.054482                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 36583.277778                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 36583.277778                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data        12000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data        12000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 19552.137285                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 19552.137285                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 19491.321928                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 19491.321928                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data          317                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          317                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           37                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data          354                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          354                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data          354                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          354                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data          252                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           35                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           35                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            2                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data          287                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          287                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data          288                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          288                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      3685537                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      3685537                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       888252                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       888252                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data        68500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total        68500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      4573789                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      4573789                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      4642289                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      4642289                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.007198                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.007198                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.036688                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.036688                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.007981                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.007981                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.008008                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.008008                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 14625.146825                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 14625.146825                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 25378.628571                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 25378.628571                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data        68500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        68500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         9000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 15936.547038                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 15936.547038                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 16119.059028                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 16119.059028                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse           13.096314                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              38127                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           719.377358                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    13.096314                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.025579                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.025579                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            76435                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           76435                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst        38127                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          38127                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst        38127                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           38127                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst        38127                       # number of overall hits
system.cpu7.icache.overall_hits::total          38127                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           64                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           64                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           64                       # number of overall misses
system.cpu7.icache.overall_misses::total           64                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      4363750                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      4363750                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      4363750                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      4363750                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      4363750                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      4363750                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst        38191                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        38191                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst        38191                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        38191                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst        38191                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        38191                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.001676                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.001676                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.001676                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.001676                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.001676                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.001676                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 68183.593750                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 68183.593750                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 68183.593750                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 68183.593750                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 68183.593750                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 68183.593750                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs         1361                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs   113.416667                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           53                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           53                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      3670750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      3670750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      3670750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      3670750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      3670750                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      3670750                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.001388                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.001388                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.001388                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.001388                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.001388                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.001388                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 69259.433962                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 69259.433962                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 69259.433962                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 69259.433962                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 69259.433962                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 69259.433962                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2987                       # Transaction distribution
system.membus.trans_dist::ReadResp               2985                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.membus.trans_dist::Writeback                93                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             22                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              36                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.membus.trans_dist::ReadExReq               996                       # Transaction distribution
system.membus.trans_dist::ReadExResp              996                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port         2014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port          326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port          321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port          318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port          316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        40000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        66816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  140864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1908                       # Total snoops (count)
system.membus.snoop_fanout::samples              4116                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   4116    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                4116                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5430999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3329250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5083744                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.3                       # Layer utilization (%)
system.membus.respLayer5.occupancy             270000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer6.occupancy            1480705                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer9.occupancy             279500                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer10.occupancy           1554116                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer13.occupancy            283750                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer14.occupancy           1546150                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer17.occupancy            270500                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer18.occupancy           1545634                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer21.occupancy            289500                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer22.occupancy           1554113                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer25.occupancy            295250                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer26.occupancy           1523643                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer29.occupancy            284250                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer30.occupancy           1471211                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
