{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611620501014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611620501024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 18:21:40 2021 " "Processing started: Mon Jan 25 18:21:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611620501024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611620501024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RCAddSub -c RCAddSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off RCAddSub -c RCAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611620501024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611620502848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611620502848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcaddsub.v 3 3 " "Found 3 design units, including 3 entities, in source file rcaddsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAddSub " "Found entity 1: RCAddSub" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611620517571 ""} { "Info" "ISGN_ENTITY_NAME" "2 FAbehave " "Found entity 2: FAbehave" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611620517571 ""} { "Info" "ISGN_ENTITY_NAME" "3 BinToSevenSegment " "Found entity 3: BinToSevenSegment" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611620517571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611620517571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RCAddSub " "Elaborating entity \"RCAddSub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611620517753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehave FAbehave:s0 " "Elaborating entity \"FAbehave\" for hierarchy \"FAbehave:s0\"" {  } { { "RCAddSub.v" "s0" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611620517798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToSevenSegment BinToSevenSegment:d0 " "Elaborating entity \"BinToSevenSegment\" for hierarchy \"BinToSevenSegment:d0\"" {  } { { "RCAddSub.v" "d0" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611620517858 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[0\] VCC " "Pin \"Hex5\[0\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[1\] VCC " "Pin \"Hex5\[1\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[2\] VCC " "Pin \"Hex5\[2\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[3\] VCC " "Pin \"Hex5\[3\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[4\] VCC " "Pin \"Hex5\[4\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[5\] VCC " "Pin \"Hex5\[5\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[0\] VCC " "Pin \"Hex3\[0\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[1\] VCC " "Pin \"Hex3\[1\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[2\] VCC " "Pin \"Hex3\[2\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[3\] VCC " "Pin \"Hex3\[3\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[4\] VCC " "Pin \"Hex3\[4\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[5\] VCC " "Pin \"Hex3\[5\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[0\] VCC " "Pin \"Hex1\[0\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[1\] VCC " "Pin \"Hex1\[1\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[2\] VCC " "Pin \"Hex1\[2\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[3\] VCC " "Pin \"Hex1\[3\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[4\] VCC " "Pin \"Hex1\[4\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[5\] VCC " "Pin \"Hex1\[5\]\" is stuck at VCC" {  } { { "RCAddSub.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/HW1/RCAddSub/RCAddSub.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611620518670 "|RCAddSub|Hex1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611620518670 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611620518757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611620519984 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611620519984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611620520316 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611620520316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611620520316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611620520316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611620520382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 18:22:00 2021 " "Processing ended: Mon Jan 25 18:22:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611620520382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611620520382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611620520382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611620520382 ""}
