<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_axereg.h source code [netbsd/sys/dev/usb/if_axereg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ax88772b_mfb,axe_csum_hdr,axe_sframe_hdr "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/usb/if_axereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>usb</a>/<a href='if_axereg.h.html'>if_axereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_axereg.h,v 1.21 2019/07/14 21:37:09 mrg Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1997, 1998, 1999, 2000-2003</i></td></tr>
<tr><th id="5">5</th><td><i> *	Bill Paul &lt;wpaul@windriver.com&gt;.  All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="16">16</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="17">17</th><td><i> *	This product includes software developed by Bill Paul.</i></td></tr>
<tr><th id="18">18</th><td><i> * 4. Neither the name of the author nor the names of any co-contributors</i></td></tr>
<tr><th id="19">19</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="20">20</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="21">21</th><td><i> *</i></td></tr>
<tr><th id="22">22</th><td><i> * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="23">23</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="24">24</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="25">25</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD</i></td></tr>
<tr><th id="26">26</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="27">27</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="28">28</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="29">29</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="30">30</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="31">31</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="32">32</th><td><i> * THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i> *</i></td></tr>
<tr><th id="34">34</th><td><i> * $FreeBSD: src/sys/dev/usb/if_axereg.h,v 1.2 2003/06/15 21:45:43 wpaul Exp $</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*</i></td></tr>
<tr><th id="38">38</th><td><i> * Definitions for the ASIX Electronics AX88172 to ethernet controller.</i></td></tr>
<tr><th id="39">39</th><td><i> */</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../sys/rndsource.h.html">&lt;sys/rndsource.h&gt;</a></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * Vendor specific commands</i></td></tr>
<tr><th id="45">45</th><td><i> * ASIX conveniently doesn't document the 'set NODEID' command in their</i></td></tr>
<tr><th id="46">46</th><td><i> * datasheet (thanks a lot guys).</i></td></tr>
<tr><th id="47">47</th><td><i> * To make handling these commands easier, I added some extra data</i></td></tr>
<tr><th id="48">48</th><td><i> * which is decided by the axe_cmd() routine. Commands are encoded</i></td></tr>
<tr><th id="49">49</th><td><i> * in 16 bites, with the format: LDCC. L and D are both nibbles in</i></td></tr>
<tr><th id="50">50</th><td><i> * the high byte. L represents the data length (0 to 15) and D</i></td></tr>
<tr><th id="51">51</th><td><i> * represents the direction (0 for vendor read, 1 for vendor write).</i></td></tr>
<tr><th id="52">52</th><td><i> * CC is the command byte, as specified in the manual.</i></td></tr>
<tr><th id="53">53</th><td><i> */</i></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_DIR" data-ref="_M/AXE_CMD_DIR">AXE_CMD_DIR</dfn>(x)	(((x) &amp; 0x0F00) &gt;&gt; 8)</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_LEN" data-ref="_M/AXE_CMD_LEN">AXE_CMD_LEN</dfn>(x)	(((x) &amp; 0xF000) &gt;&gt; 12)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_CMD" data-ref="_M/AXE_CMD_CMD">AXE_CMD_CMD</dfn>(x)	((x) &amp; 0x00FF)</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/AXE_172_CMD_READ_RXTX_SRAM" data-ref="_M/AXE_172_CMD_READ_RXTX_SRAM">AXE_172_CMD_READ_RXTX_SRAM</dfn>		0x2002</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/AXE_182_CMD_READ_RXTX_SRAM" data-ref="_M/AXE_182_CMD_READ_RXTX_SRAM">AXE_182_CMD_READ_RXTX_SRAM</dfn>		0x8002</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/AXE_172_CMD_WRITE_RX_SRAM" data-ref="_M/AXE_172_CMD_WRITE_RX_SRAM">AXE_172_CMD_WRITE_RX_SRAM</dfn>		0x0103</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/AXE_182_CMD_WRITE_RXTX_SRAM" data-ref="_M/AXE_182_CMD_WRITE_RXTX_SRAM">AXE_182_CMD_WRITE_RXTX_SRAM</dfn>		0x8103</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/AXE_172_CMD_WRITE_TX_SRAM" data-ref="_M/AXE_172_CMD_WRITE_TX_SRAM">AXE_172_CMD_WRITE_TX_SRAM</dfn>		0x0104</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_MII_OPMODE_SW" data-ref="_M/AXE_CMD_MII_OPMODE_SW">AXE_CMD_MII_OPMODE_SW</dfn>			0x0106</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_MII_READ_REG" data-ref="_M/AXE_CMD_MII_READ_REG">AXE_CMD_MII_READ_REG</dfn>			0x2007</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_MII_WRITE_REG" data-ref="_M/AXE_CMD_MII_WRITE_REG">AXE_CMD_MII_WRITE_REG</dfn>			0x2108</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_MII_READ_OPMODE" data-ref="_M/AXE_CMD_MII_READ_OPMODE">AXE_CMD_MII_READ_OPMODE</dfn>			0x1009</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_MII_OPMODE_HW" data-ref="_M/AXE_CMD_MII_OPMODE_HW">AXE_CMD_MII_OPMODE_HW</dfn>			0x010A</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_SROM_READ" data-ref="_M/AXE_CMD_SROM_READ">AXE_CMD_SROM_READ</dfn>			0x200B</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_SROM_WRITE" data-ref="_M/AXE_CMD_SROM_WRITE">AXE_CMD_SROM_WRITE</dfn>			0x010C</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_SROM_WR_ENABLE" data-ref="_M/AXE_CMD_SROM_WR_ENABLE">AXE_CMD_SROM_WR_ENABLE</dfn>			0x010D</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_SROM_WR_DISABLE" data-ref="_M/AXE_CMD_SROM_WR_DISABLE">AXE_CMD_SROM_WR_DISABLE</dfn>			0x010E</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_RXCTL_READ" data-ref="_M/AXE_CMD_RXCTL_READ">AXE_CMD_RXCTL_READ</dfn>			0x200F</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_RXCTL_WRITE" data-ref="_M/AXE_CMD_RXCTL_WRITE">AXE_CMD_RXCTL_WRITE</dfn>			0x0110</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_READ_IPG012" data-ref="_M/AXE_CMD_READ_IPG012">AXE_CMD_READ_IPG012</dfn>			0x3011</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/AXE_172_CMD_WRITE_IPG0" data-ref="_M/AXE_172_CMD_WRITE_IPG0">AXE_172_CMD_WRITE_IPG0</dfn>			0x0112</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/AXE_172_CMD_WRITE_IPG1" data-ref="_M/AXE_172_CMD_WRITE_IPG1">AXE_172_CMD_WRITE_IPG1</dfn>			0x0113</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/AXE_172_CMD_WRITE_IPG2" data-ref="_M/AXE_172_CMD_WRITE_IPG2">AXE_172_CMD_WRITE_IPG2</dfn>			0x0114</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/AXE_178_CMD_WRITE_IPG012" data-ref="_M/AXE_178_CMD_WRITE_IPG012">AXE_178_CMD_WRITE_IPG012</dfn>		0x0112</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_READ_MCAST" data-ref="_M/AXE_CMD_READ_MCAST">AXE_CMD_READ_MCAST</dfn>			0x8015</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_WRITE_MCAST" data-ref="_M/AXE_CMD_WRITE_MCAST">AXE_CMD_WRITE_MCAST</dfn>			0x8116</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/AXE_172_CMD_READ_NODEID" data-ref="_M/AXE_172_CMD_READ_NODEID">AXE_172_CMD_READ_NODEID</dfn>			0x6017</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/AXE_172_CMD_WRITE_NODEID" data-ref="_M/AXE_172_CMD_WRITE_NODEID">AXE_172_CMD_WRITE_NODEID</dfn>		0x6118</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/AXE_178_CMD_READ_NODEID" data-ref="_M/AXE_178_CMD_READ_NODEID">AXE_178_CMD_READ_NODEID</dfn>			0x6013</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/AXE_178_CMD_WRITE_NODEID" data-ref="_M/AXE_178_CMD_WRITE_NODEID">AXE_178_CMD_WRITE_NODEID</dfn>		0x6114</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_READ_PHYID" data-ref="_M/AXE_CMD_READ_PHYID">AXE_CMD_READ_PHYID</dfn>			0x2019</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/AXE_172_CMD_READ_MEDIA" data-ref="_M/AXE_172_CMD_READ_MEDIA">AXE_172_CMD_READ_MEDIA</dfn>			0x101A</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/AXE_178_CMD_READ_MEDIA" data-ref="_M/AXE_178_CMD_READ_MEDIA">AXE_178_CMD_READ_MEDIA</dfn>			0x201A</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_WRITE_MEDIA" data-ref="_M/AXE_CMD_WRITE_MEDIA">AXE_CMD_WRITE_MEDIA</dfn>			0x011B</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_READ_MONITOR_MODE" data-ref="_M/AXE_CMD_READ_MONITOR_MODE">AXE_CMD_READ_MONITOR_MODE</dfn>		0x101C</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_WRITE_MONITOR_MODE" data-ref="_M/AXE_CMD_WRITE_MONITOR_MODE">AXE_CMD_WRITE_MONITOR_MODE</dfn>		0x011D</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_READ_GPIO" data-ref="_M/AXE_CMD_READ_GPIO">AXE_CMD_READ_GPIO</dfn>			0x101E</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_WRITE_GPIO" data-ref="_M/AXE_CMD_WRITE_GPIO">AXE_CMD_WRITE_GPIO</dfn>			0x011F</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_SW_RESET_REG" data-ref="_M/AXE_CMD_SW_RESET_REG">AXE_CMD_SW_RESET_REG</dfn>			0x0120</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_SW_PHY_STATUS" data-ref="_M/AXE_CMD_SW_PHY_STATUS">AXE_CMD_SW_PHY_STATUS</dfn>			0x0021</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_SW_PHY_SELECT" data-ref="_M/AXE_CMD_SW_PHY_SELECT">AXE_CMD_SW_PHY_SELECT</dfn>			0x0122</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/* AX88772A and AX88772B only. */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_READ_VLAN_CTRL" data-ref="_M/AXE_CMD_READ_VLAN_CTRL">AXE_CMD_READ_VLAN_CTRL</dfn>			0x4027</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/AXE_CMD_WRITE_VLAN_CTRL" data-ref="_M/AXE_CMD_WRITE_VLAN_CTRL">AXE_CMD_WRITE_VLAN_CTRL</dfn>			0x4028</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/AXE_772B_CMD_RXCTL_WRITE_CFG" data-ref="_M/AXE_772B_CMD_RXCTL_WRITE_CFG">AXE_772B_CMD_RXCTL_WRITE_CFG</dfn>		0x012A</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/AXE_772B_CMD_READ_RXCSUM" data-ref="_M/AXE_772B_CMD_READ_RXCSUM">AXE_772B_CMD_READ_RXCSUM</dfn>		0x002B</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/AXE_772B_CMD_WRITE_RXCSUM" data-ref="_M/AXE_772B_CMD_WRITE_RXCSUM">AXE_772B_CMD_WRITE_RXCSUM</dfn>		0x012C</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/AXE_772B_CMD_READ_TXCSUM" data-ref="_M/AXE_772B_CMD_READ_TXCSUM">AXE_772B_CMD_READ_TXCSUM</dfn>		0x002D</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/AXE_772B_CMD_WRITE_TXCSUM" data-ref="_M/AXE_772B_CMD_WRITE_TXCSUM">AXE_772B_CMD_WRITE_TXCSUM</dfn>		0x012E</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/AXE_SW_RESET_CLEAR" data-ref="_M/AXE_SW_RESET_CLEAR">AXE_SW_RESET_CLEAR</dfn>			0x00</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/AXE_SW_RESET_RR" data-ref="_M/AXE_SW_RESET_RR">AXE_SW_RESET_RR</dfn>				0x01</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/AXE_SW_RESET_RT" data-ref="_M/AXE_SW_RESET_RT">AXE_SW_RESET_RT</dfn>				0x02</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/AXE_SW_RESET_PRTE" data-ref="_M/AXE_SW_RESET_PRTE">AXE_SW_RESET_PRTE</dfn>			0x04</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/AXE_SW_RESET_PRL" data-ref="_M/AXE_SW_RESET_PRL">AXE_SW_RESET_PRL</dfn>			0x08</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/AXE_SW_RESET_BZ" data-ref="_M/AXE_SW_RESET_BZ">AXE_SW_RESET_BZ</dfn>				0x10</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/AXE_SW_RESET_IPRL" data-ref="_M/AXE_SW_RESET_IPRL">AXE_SW_RESET_IPRL</dfn>			0x20</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/AXE_SW_RESET_IPPD" data-ref="_M/AXE_SW_RESET_IPPD">AXE_SW_RESET_IPPD</dfn>			0x40</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><i>/* AX88178 documentation says to always write this bit... */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/AXE_178_RESET_MAGIC" data-ref="_M/AXE_178_RESET_MAGIC">AXE_178_RESET_MAGIC</dfn>			0x40</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/AXE_178_MEDIA_GMII" data-ref="_M/AXE_178_MEDIA_GMII">AXE_178_MEDIA_GMII</dfn>			0x0001</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/AXE_MEDIA_FULL_DUPLEX" data-ref="_M/AXE_MEDIA_FULL_DUPLEX">AXE_MEDIA_FULL_DUPLEX</dfn>			0x0002</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/AXE_172_MEDIA_TX_ABORT_ALLOW" data-ref="_M/AXE_172_MEDIA_TX_ABORT_ALLOW">AXE_172_MEDIA_TX_ABORT_ALLOW</dfn>		0x0004</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>/* AX88178/88772 documentation says to always write 1 to bit 2 */</i></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/AXE_178_MEDIA_MAGIC" data-ref="_M/AXE_178_MEDIA_MAGIC">AXE_178_MEDIA_MAGIC</dfn>			0x0004</u></td></tr>
<tr><th id="127">127</th><td><i>/* AX88772 documentation says to always write 0 to bit 3 */</i></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/AXE_178_MEDIA_ENCK" data-ref="_M/AXE_178_MEDIA_ENCK">AXE_178_MEDIA_ENCK</dfn>			0x0008</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/AXE_172_MEDIA_FLOW_CONTROL_EN" data-ref="_M/AXE_172_MEDIA_FLOW_CONTROL_EN">AXE_172_MEDIA_FLOW_CONTROL_EN</dfn>		0x0010</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/AXE_178_MEDIA_RXFLOW_CONTROL_EN" data-ref="_M/AXE_178_MEDIA_RXFLOW_CONTROL_EN">AXE_178_MEDIA_RXFLOW_CONTROL_EN</dfn>		0x0010</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/AXE_178_MEDIA_TXFLOW_CONTROL_EN" data-ref="_M/AXE_178_MEDIA_TXFLOW_CONTROL_EN">AXE_178_MEDIA_TXFLOW_CONTROL_EN</dfn>		0x0020</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/AXE_178_MEDIA_JUMBO_EN" data-ref="_M/AXE_178_MEDIA_JUMBO_EN">AXE_178_MEDIA_JUMBO_EN</dfn>			0x0040</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/AXE_178_MEDIA_LTPF_ONLY" data-ref="_M/AXE_178_MEDIA_LTPF_ONLY">AXE_178_MEDIA_LTPF_ONLY</dfn>			0x0080</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/AXE_178_MEDIA_RX_EN" data-ref="_M/AXE_178_MEDIA_RX_EN">AXE_178_MEDIA_RX_EN</dfn>			0x0100</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/AXE_178_MEDIA_100TX" data-ref="_M/AXE_178_MEDIA_100TX">AXE_178_MEDIA_100TX</dfn>			0x0200</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/AXE_178_MEDIA_SBP" data-ref="_M/AXE_178_MEDIA_SBP">AXE_178_MEDIA_SBP</dfn>			0x0800</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/AXE_178_MEDIA_SUPERMAC" data-ref="_M/AXE_178_MEDIA_SUPERMAC">AXE_178_MEDIA_SUPERMAC</dfn>			0x1000</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCMD_PROMISC" data-ref="_M/AXE_RXCMD_PROMISC">AXE_RXCMD_PROMISC</dfn>			0x0001</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCMD_ALLMULTI" data-ref="_M/AXE_RXCMD_ALLMULTI">AXE_RXCMD_ALLMULTI</dfn>			0x0002</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/AXE_172_RXCMD_UNICAST" data-ref="_M/AXE_172_RXCMD_UNICAST">AXE_172_RXCMD_UNICAST</dfn>			0x0004</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/AXE_178_RXCMD_KEEP_INVALID_CRC" data-ref="_M/AXE_178_RXCMD_KEEP_INVALID_CRC">AXE_178_RXCMD_KEEP_INVALID_CRC</dfn>		0x0004</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCMD_BROADCAST" data-ref="_M/AXE_RXCMD_BROADCAST">AXE_RXCMD_BROADCAST</dfn>			0x0008</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCMD_MULTICAST" data-ref="_M/AXE_RXCMD_MULTICAST">AXE_RXCMD_MULTICAST</dfn>			0x0010</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCMD_ACCEPT_RUNT" data-ref="_M/AXE_RXCMD_ACCEPT_RUNT">AXE_RXCMD_ACCEPT_RUNT</dfn>			0x0040	/* AX88772B */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCMD_ENABLE" data-ref="_M/AXE_RXCMD_ENABLE">AXE_RXCMD_ENABLE</dfn>			0x0080</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/AXE_178_RXCMD_MFB_MASK" data-ref="_M/AXE_178_RXCMD_MFB_MASK">AXE_178_RXCMD_MFB_MASK</dfn>			0x0300</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/AXE_178_RXCMD_MFB_2048" data-ref="_M/AXE_178_RXCMD_MFB_2048">AXE_178_RXCMD_MFB_2048</dfn>			0x0000</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/AXE_178_RXCMD_MFB_4096" data-ref="_M/AXE_178_RXCMD_MFB_4096">AXE_178_RXCMD_MFB_4096</dfn>			0x0100</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/AXE_178_RXCMD_MFB_8192" data-ref="_M/AXE_178_RXCMD_MFB_8192">AXE_178_RXCMD_MFB_8192</dfn>			0x0200</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/AXE_178_RXCMD_MFB_16384" data-ref="_M/AXE_178_RXCMD_MFB_16384">AXE_178_RXCMD_MFB_16384</dfn>			0x0300</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/AXE_772B_RXCMD_HDR_TYPE_0" data-ref="_M/AXE_772B_RXCMD_HDR_TYPE_0">AXE_772B_RXCMD_HDR_TYPE_0</dfn>		0x0000</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/AXE_772B_RXCMD_HDR_TYPE_1" data-ref="_M/AXE_772B_RXCMD_HDR_TYPE_1">AXE_772B_RXCMD_HDR_TYPE_1</dfn>		0x0100</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/AXE_772B_RXCMD_IPHDR_ALIGN" data-ref="_M/AXE_772B_RXCMD_IPHDR_ALIGN">AXE_772B_RXCMD_IPHDR_ALIGN</dfn>		0x0200</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/AXE_772B_RXCMD_ADD_CHKSUM" data-ref="_M/AXE_772B_RXCMD_ADD_CHKSUM">AXE_772B_RXCMD_ADD_CHKSUM</dfn>		0x0400</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCMD_LOOPBACK" data-ref="_M/AXE_RXCMD_LOOPBACK">AXE_RXCMD_LOOPBACK</dfn>			0x1000	/* AX88772A/AX88772B */</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/AXE_PHY_SEL_PRI" data-ref="_M/AXE_PHY_SEL_PRI">AXE_PHY_SEL_PRI</dfn>		1</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/AXE_PHY_SEL_SEC" data-ref="_M/AXE_PHY_SEL_SEC">AXE_PHY_SEL_SEC</dfn>		0</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/AXE_PHY_TYPE_MASK" data-ref="_M/AXE_PHY_TYPE_MASK">AXE_PHY_TYPE_MASK</dfn>	0xE0</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/AXE_PHY_TYPE_SHIFT" data-ref="_M/AXE_PHY_TYPE_SHIFT">AXE_PHY_TYPE_SHIFT</dfn>	5</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/AXE_PHY_TYPE" data-ref="_M/AXE_PHY_TYPE">AXE_PHY_TYPE</dfn>(x)		\</u></td></tr>
<tr><th id="163">163</th><td><u>	(((x) &amp; AXE_PHY_TYPE_MASK) &gt;&gt; AXE_PHY_TYPE_SHIFT)</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/PHY_TYPE_100_HOME" data-ref="_M/PHY_TYPE_100_HOME">PHY_TYPE_100_HOME</dfn>	0	/* 10/100 or 1M HOME PHY */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/PHY_TYPE_GIG" data-ref="_M/PHY_TYPE_GIG">PHY_TYPE_GIG</dfn>		1	/* Gigabit PHY */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/PHY_TYPE_SPECIAL" data-ref="_M/PHY_TYPE_SPECIAL">PHY_TYPE_SPECIAL</dfn>	4	/* Special case */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/PHY_TYPE_RSVD" data-ref="_M/PHY_TYPE_RSVD">PHY_TYPE_RSVD</dfn>		5	/* Reserved */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/PHY_TYPE_NON_SUP" data-ref="_M/PHY_TYPE_NON_SUP">PHY_TYPE_NON_SUP</dfn>	7	/* Non-supported PHY */</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/AXE_PHY_NO_MASK" data-ref="_M/AXE_PHY_NO_MASK">AXE_PHY_NO_MASK</dfn>		0x1F</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/AXE_PHY_NO" data-ref="_M/AXE_PHY_NO">AXE_PHY_NO</dfn>(x)		((x) &amp; AXE_PHY_NO_MASK)</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/AXE_772_PHY_NO_EPHY" data-ref="_M/AXE_772_PHY_NO_EPHY">AXE_772_PHY_NO_EPHY</dfn>	0x10	/* Embedded 10/100 PHY of AX88772 */</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i>/* 178, 772, 772A, 172A, 772B */</i></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/AXE_IPG0_DEFAULT" data-ref="_M/AXE_IPG0_DEFAULT">AXE_IPG0_DEFAULT</dfn>	0x15</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/AXE_IPG1_DEFAULT" data-ref="_M/AXE_IPG1_DEFAULT">AXE_IPG1_DEFAULT</dfn>	0x0c</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/AXE_IPG2_DEFAULT" data-ref="_M/AXE_IPG2_DEFAULT">AXE_IPG2_DEFAULT</dfn>	0x12</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/AXE_GPIO0_EN" data-ref="_M/AXE_GPIO0_EN">AXE_GPIO0_EN</dfn>		0x01</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/AXE_GPIO0" data-ref="_M/AXE_GPIO0">AXE_GPIO0</dfn>		0x02</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/AXE_GPIO1_EN" data-ref="_M/AXE_GPIO1_EN">AXE_GPIO1_EN</dfn>		0x04</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/AXE_GPIO1" data-ref="_M/AXE_GPIO1">AXE_GPIO1</dfn>		0x08</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/AXE_GPIO2_EN" data-ref="_M/AXE_GPIO2_EN">AXE_GPIO2_EN</dfn>		0x10</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/AXE_GPIO2" data-ref="_M/AXE_GPIO2">AXE_GPIO2</dfn>		0x20</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/AXE_GPIO_RELOAD_EEPROM" data-ref="_M/AXE_GPIO_RELOAD_EEPROM">AXE_GPIO_RELOAD_EEPROM</dfn>	0x80</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/AXE_PHY_MODE_MARVELL" data-ref="_M/AXE_PHY_MODE_MARVELL">AXE_PHY_MODE_MARVELL</dfn>		0x00</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/AXE_PHY_MODE_CICADA" data-ref="_M/AXE_PHY_MODE_CICADA">AXE_PHY_MODE_CICADA</dfn>		0x01</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/AXE_PHY_MODE_AGERE" data-ref="_M/AXE_PHY_MODE_AGERE">AXE_PHY_MODE_AGERE</dfn>		0x02</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/AXE_PHY_MODE_CICADA_V2" data-ref="_M/AXE_PHY_MODE_CICADA_V2">AXE_PHY_MODE_CICADA_V2</dfn>		0x05</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/AXE_PHY_MODE_AGERE_GMII" data-ref="_M/AXE_PHY_MODE_AGERE_GMII">AXE_PHY_MODE_AGERE_GMII</dfn>		0x06</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/AXE_PHY_MODE_CICADA_V2_ASIX" data-ref="_M/AXE_PHY_MODE_CICADA_V2_ASIX">AXE_PHY_MODE_CICADA_V2_ASIX</dfn>	0x09</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/AXE_PHY_MODE_REALTEK_8211CL" data-ref="_M/AXE_PHY_MODE_REALTEK_8211CL">AXE_PHY_MODE_REALTEK_8211CL</dfn>	0x0C</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/AXE_PHY_MODE_REALTEK_8211BN" data-ref="_M/AXE_PHY_MODE_REALTEK_8211BN">AXE_PHY_MODE_REALTEK_8211BN</dfn>	0x0D</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/AXE_PHY_MODE_REALTEK_8251CL" data-ref="_M/AXE_PHY_MODE_REALTEK_8251CL">AXE_PHY_MODE_REALTEK_8251CL</dfn>	0x0E</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/AXE_PHY_MODE_ATTANSIC" data-ref="_M/AXE_PHY_MODE_ATTANSIC">AXE_PHY_MODE_ATTANSIC</dfn>		0x40</u></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i>/* AX88772A/AX88772B only. */</i></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_PHY_SELECT_EXT" data-ref="_M/AXE_SW_PHY_SELECT_EXT">AXE_SW_PHY_SELECT_EXT</dfn>		0x0000</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_PHY_SELECT_EMBEDDED" data-ref="_M/AXE_SW_PHY_SELECT_EMBEDDED">AXE_SW_PHY_SELECT_EMBEDDED</dfn>	0x0001</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_PHY_SELECT_AUTO" data-ref="_M/AXE_SW_PHY_SELECT_AUTO">AXE_SW_PHY_SELECT_AUTO</dfn>		0x0002</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_PHY_SELECT_SS_MII" data-ref="_M/AXE_SW_PHY_SELECT_SS_MII">AXE_SW_PHY_SELECT_SS_MII</dfn>	0x0004</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_PHY_SELECT_SS_RVRS_MII" data-ref="_M/AXE_SW_PHY_SELECT_SS_RVRS_MII">AXE_SW_PHY_SELECT_SS_RVRS_MII</dfn>	0x0008</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_PHY_SELECT_SS_RVRS_RMII" data-ref="_M/AXE_SW_PHY_SELECT_SS_RVRS_RMII">AXE_SW_PHY_SELECT_SS_RVRS_RMII</dfn>	0x000C</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_PHY_SELECT_SS_ENB" data-ref="_M/AXE_SW_PHY_SELECT_SS_ENB">AXE_SW_PHY_SELECT_SS_ENB</dfn>	0x0010</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_RESET_CLEAR" data-ref="_M/AXE_SW_RESET_CLEAR">AXE_SW_RESET_CLEAR</dfn>		0x00</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_RESET_RR" data-ref="_M/AXE_SW_RESET_RR">AXE_SW_RESET_RR</dfn>			0x01</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_RESET_RT" data-ref="_M/AXE_SW_RESET_RT">AXE_SW_RESET_RT</dfn>			0x02</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_RESET_PRTE" data-ref="_M/AXE_SW_RESET_PRTE">AXE_SW_RESET_PRTE</dfn>		0x04	/* not 772b */</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_RESET_PRL" data-ref="_M/AXE_SW_RESET_PRL">AXE_SW_RESET_PRL</dfn>		0x08	/* not 772b */</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_RESET_BZ" data-ref="_M/AXE_SW_RESET_BZ">AXE_SW_RESET_BZ</dfn>			0x10</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_RESET_IPRL" data-ref="_M/AXE_SW_RESET_IPRL">AXE_SW_RESET_IPRL</dfn>		0x20</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_RESET_IPPD" data-ref="_M/AXE_SW_RESET_IPPD">AXE_SW_RESET_IPPD</dfn>		0x40</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_RESET_IPOSC" data-ref="_M/AXE_SW_RESET_IPOSC">AXE_SW_RESET_IPOSC</dfn>		__BIT(7)</u></td></tr>
<tr><th id="219">219</th><td><i>/* 772B only */</i></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_RESET_IPPSL_MASK" data-ref="_M/AXE_SW_RESET_IPPSL_MASK">AXE_SW_RESET_IPPSL_MASK</dfn>		__BITS(9,8)</u></td></tr>
<tr><th id="221">221</th><td><u>#define	 <dfn class="macro" id="_M/AXE_SW_RESET_IPPSL_0" data-ref="_M/AXE_SW_RESET_IPPSL_0">AXE_SW_RESET_IPPSL_0</dfn>		0</u></td></tr>
<tr><th id="222">222</th><td><u>#define	 <dfn class="macro" id="_M/AXE_SW_RESET_IPPSL_1" data-ref="_M/AXE_SW_RESET_IPPSL_1">AXE_SW_RESET_IPPSL_1</dfn>		1</u></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_RESET_IPCOPS" data-ref="_M/AXE_SW_RESET_IPCOPS">AXE_SW_RESET_IPCOPS</dfn>		__BIT(10)</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_RESET_IPCOPSC" data-ref="_M/AXE_SW_RESET_IPCOPSC">AXE_SW_RESET_IPCOPSC</dfn>		__BIT(11)</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_RESET_AD" data-ref="_M/AXE_SW_RESET_AD">AXE_SW_RESET_AD</dfn>			__BIT(12)</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_RESET_IPFPS" data-ref="_M/AXE_SW_RESET_IPFPS">AXE_SW_RESET_IPFPS</dfn>		__BIT(13)</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/AXE_SW_RESET_WOLLP" data-ref="_M/AXE_SW_RESET_WOLLP">AXE_SW_RESET_WOLLP</dfn>		__BIT(14)</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><i>/* AX88772A/AX88772B VLAN control. */</i></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/AXE_VLAN_CTRL_ENB" data-ref="_M/AXE_VLAN_CTRL_ENB">AXE_VLAN_CTRL_ENB</dfn>		0x00001000</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/AXE_VLAN_CTRL_STRIP" data-ref="_M/AXE_VLAN_CTRL_STRIP">AXE_VLAN_CTRL_STRIP</dfn>		0x00002000</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/AXE_VLAN_CTRL_VID1_MASK" data-ref="_M/AXE_VLAN_CTRL_VID1_MASK">AXE_VLAN_CTRL_VID1_MASK</dfn>		0x00000FFF</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/AXE_VLAN_CTRL_VID2_MASK" data-ref="_M/AXE_VLAN_CTRL_VID2_MASK">AXE_VLAN_CTRL_VID2_MASK</dfn>		0x0FFF0000</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_IP" data-ref="_M/AXE_RXCSUM_IP">AXE_RXCSUM_IP</dfn>			0x0001</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_IPVE" data-ref="_M/AXE_RXCSUM_IPVE">AXE_RXCSUM_IPVE</dfn>			0x0002</u></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_IPV6E" data-ref="_M/AXE_RXCSUM_IPV6E">AXE_RXCSUM_IPV6E</dfn>		0x0004</u></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_TCP" data-ref="_M/AXE_RXCSUM_TCP">AXE_RXCSUM_TCP</dfn>			0x0008</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_UDP" data-ref="_M/AXE_RXCSUM_UDP">AXE_RXCSUM_UDP</dfn>			0x0010</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_ICMP" data-ref="_M/AXE_RXCSUM_ICMP">AXE_RXCSUM_ICMP</dfn>			0x0020</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_IGMP" data-ref="_M/AXE_RXCSUM_IGMP">AXE_RXCSUM_IGMP</dfn>			0x0040</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_ICMP6" data-ref="_M/AXE_RXCSUM_ICMP6">AXE_RXCSUM_ICMP6</dfn>		0x0080</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_TCPV6" data-ref="_M/AXE_RXCSUM_TCPV6">AXE_RXCSUM_TCPV6</dfn>		0x0100</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_UDPV6" data-ref="_M/AXE_RXCSUM_UDPV6">AXE_RXCSUM_UDPV6</dfn>		0x0200</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_ICMPV6" data-ref="_M/AXE_RXCSUM_ICMPV6">AXE_RXCSUM_ICMPV6</dfn>		0x0400</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_IGMPV6" data-ref="_M/AXE_RXCSUM_IGMPV6">AXE_RXCSUM_IGMPV6</dfn>		0x0800</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_ICMP6V6" data-ref="_M/AXE_RXCSUM_ICMP6V6">AXE_RXCSUM_ICMP6V6</dfn>		0x1000</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_FOPC" data-ref="_M/AXE_RXCSUM_FOPC">AXE_RXCSUM_FOPC</dfn>			0x8000</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_64TE" data-ref="_M/AXE_RXCSUM_64TE">AXE_RXCSUM_64TE</dfn>			0x0100</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_PPPOE" data-ref="_M/AXE_RXCSUM_PPPOE">AXE_RXCSUM_PPPOE</dfn>		0x0200</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/AXE_RXCSUM_RPCE" data-ref="_M/AXE_RXCSUM_RPCE">AXE_RXCSUM_RPCE</dfn>			0x8000</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/AXE_TXCSUM_IP" data-ref="_M/AXE_TXCSUM_IP">AXE_TXCSUM_IP</dfn>			0x0001</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/AXE_TXCSUM_TCP" data-ref="_M/AXE_TXCSUM_TCP">AXE_TXCSUM_TCP</dfn>			0x0002</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/AXE_TXCSUM_UDP" data-ref="_M/AXE_TXCSUM_UDP">AXE_TXCSUM_UDP</dfn>			0x0004</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/AXE_TXCSUM_ICMP" data-ref="_M/AXE_TXCSUM_ICMP">AXE_TXCSUM_ICMP</dfn>			0x0008</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/AXE_TXCSUM_IGMP" data-ref="_M/AXE_TXCSUM_IGMP">AXE_TXCSUM_IGMP</dfn>			0x0010</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/AXE_TXCSUM_ICMP6" data-ref="_M/AXE_TXCSUM_ICMP6">AXE_TXCSUM_ICMP6</dfn>		0x0020</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/AXE_TXCSUM_TCPV6" data-ref="_M/AXE_TXCSUM_TCPV6">AXE_TXCSUM_TCPV6</dfn>		0x0100</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/AXE_TXCSUM_UDPV6" data-ref="_M/AXE_TXCSUM_UDPV6">AXE_TXCSUM_UDPV6</dfn>		0x0200</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/AXE_TXCSUM_ICMPV6" data-ref="_M/AXE_TXCSUM_ICMPV6">AXE_TXCSUM_ICMPV6</dfn>		0x0400</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/AXE_TXCSUM_IGMPV6" data-ref="_M/AXE_TXCSUM_IGMPV6">AXE_TXCSUM_IGMPV6</dfn>		0x0800</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/AXE_TXCSUM_ICMP6V6" data-ref="_M/AXE_TXCSUM_ICMP6V6">AXE_TXCSUM_ICMP6V6</dfn>		0x1000</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/AXE_TXCSUM_64TE" data-ref="_M/AXE_TXCSUM_64TE">AXE_TXCSUM_64TE</dfn>			0x0001</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/AXE_TXCSUM_PPPOE" data-ref="_M/AXE_TXCSUM_PPPOE">AXE_TXCSUM_PPPOE</dfn>		0x0002</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/AXE_NOPHY" data-ref="_M/AXE_NOPHY">AXE_NOPHY</dfn>			0xE0</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/AXE_INTPHY" data-ref="_M/AXE_INTPHY">AXE_INTPHY</dfn>			0x10</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/AXE_RH1M_RXLEN_MASK" data-ref="_M/AXE_RH1M_RXLEN_MASK">AXE_RH1M_RXLEN_MASK</dfn>	0x07ff</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/AXE_TIMEOUT" data-ref="_M/AXE_TIMEOUT">AXE_TIMEOUT</dfn>		1000</u></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/AXE_172_BUFSZ" data-ref="_M/AXE_172_BUFSZ">AXE_172_BUFSZ</dfn>		1536</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/AXE_178_MIN_BUFSZ" data-ref="_M/AXE_178_MIN_BUFSZ">AXE_178_MIN_BUFSZ</dfn>	2048</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/AXE_178_MAX_BUFSZ" data-ref="_M/AXE_178_MAX_BUFSZ">AXE_178_MAX_BUFSZ</dfn>	16384</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/AXE_MIN_FRAMELEN" data-ref="_M/AXE_MIN_FRAMELEN">AXE_MIN_FRAMELEN</dfn>	60</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/AXE_RX_FRAMES" data-ref="_M/AXE_RX_FRAMES">AXE_RX_FRAMES</dfn>		1</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/AXE_TX_FRAMES" data-ref="_M/AXE_TX_FRAMES">AXE_TX_FRAMES</dfn>		1</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/AXE_RX_LIST_CNT" data-ref="_M/AXE_RX_LIST_CNT">AXE_RX_LIST_CNT</dfn>		1</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/AXE_TX_LIST_CNT" data-ref="_M/AXE_TX_LIST_CNT">AXE_TX_LIST_CNT</dfn>		1</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/AXE_CTL_READ" data-ref="_M/AXE_CTL_READ">AXE_CTL_READ</dfn>		0x01</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/AXE_CTL_WRITE" data-ref="_M/AXE_CTL_WRITE">AXE_CTL_WRITE</dfn>		0x02</u></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/AXE_CONFIG_NO" data-ref="_M/AXE_CONFIG_NO">AXE_CONFIG_NO</dfn>		1</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/AXE_IFACE_IDX" data-ref="_M/AXE_IFACE_IDX">AXE_IFACE_IDX</dfn>		0</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><i>/* EEPROM Map. */</i></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/AXE_EEPROM_772B_NODE_ID" data-ref="_M/AXE_EEPROM_772B_NODE_ID">AXE_EEPROM_772B_NODE_ID</dfn>		0x04</u></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/AXE_EEPROM_772B_PHY_PWRCFG" data-ref="_M/AXE_EEPROM_772B_PHY_PWRCFG">AXE_EEPROM_772B_PHY_PWRCFG</dfn>	0x18</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><b>struct</b> <dfn class="type def" id="ax88772b_mfb" title='ax88772b_mfb' data-ref="ax88772b_mfb" data-ref-filename="ax88772b_mfb">ax88772b_mfb</dfn> {</td></tr>
<tr><th id="298">298</th><td>	<em>int</em>	<dfn class="decl field" id="ax88772b_mfb::byte_cnt" title='ax88772b_mfb::byte_cnt' data-ref="ax88772b_mfb::byte_cnt" data-ref-filename="ax88772b_mfb..byte_cnt">byte_cnt</dfn>;</td></tr>
<tr><th id="299">299</th><td>	<em>int</em>	<dfn class="decl field" id="ax88772b_mfb::threshold" title='ax88772b_mfb::threshold' data-ref="ax88772b_mfb::threshold" data-ref-filename="ax88772b_mfb..threshold">threshold</dfn>;</td></tr>
<tr><th id="300">300</th><td>	<em>int</em>	<dfn class="decl field" id="ax88772b_mfb::size" title='ax88772b_mfb::size' data-ref="ax88772b_mfb::size" data-ref-filename="ax88772b_mfb..size">size</dfn>;</td></tr>
<tr><th id="301">301</th><td>};</td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/AX88772B_MFB_2K" data-ref="_M/AX88772B_MFB_2K">AX88772B_MFB_2K</dfn>		0</u></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/AX88772B_MFB_4K" data-ref="_M/AX88772B_MFB_4K">AX88772B_MFB_4K</dfn>		1</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/AX88772B_MFB_6K" data-ref="_M/AX88772B_MFB_6K">AX88772B_MFB_6K</dfn>		2</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/AX88772B_MFB_8K" data-ref="_M/AX88772B_MFB_8K">AX88772B_MFB_8K</dfn>		3</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/AX88772B_MFB_16K" data-ref="_M/AX88772B_MFB_16K">AX88772B_MFB_16K</dfn>	4</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/AX88772B_MFB_20K" data-ref="_M/AX88772B_MFB_20K">AX88772B_MFB_20K</dfn>	5</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/AX88772B_MFB_24K" data-ref="_M/AX88772B_MFB_24K">AX88772B_MFB_24K</dfn>	6</u></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/AX88772B_MFB_32K" data-ref="_M/AX88772B_MFB_32K">AX88772B_MFB_32K</dfn>	7</u></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><b>struct</b> <dfn class="type def" id="axe_sframe_hdr" title='axe_sframe_hdr' data-ref="axe_sframe_hdr" data-ref-filename="axe_sframe_hdr">axe_sframe_hdr</dfn> {</td></tr>
<tr><th id="312">312</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="axe_sframe_hdr::len" title='axe_sframe_hdr::len' data-ref="axe_sframe_hdr::len" data-ref-filename="axe_sframe_hdr..len">len</dfn>;</td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/AXE_HDR_LEN_MASK" data-ref="_M/AXE_HDR_LEN_MASK">AXE_HDR_LEN_MASK</dfn>	0xFFFF</u></td></tr>
<tr><th id="314">314</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="axe_sframe_hdr::ilen" title='axe_sframe_hdr::ilen' data-ref="axe_sframe_hdr::ilen" data-ref-filename="axe_sframe_hdr..ilen">ilen</dfn>;</td></tr>
<tr><th id="315">315</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/AXE_TX_CSUM_PSEUDO_HDR" data-ref="_M/AXE_TX_CSUM_PSEUDO_HDR">AXE_TX_CSUM_PSEUDO_HDR</dfn>	0x4000</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/AXE_TX_CSUM_DIS" data-ref="_M/AXE_TX_CSUM_DIS">AXE_TX_CSUM_DIS</dfn>		0x8000</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><i>/*</i></td></tr>
<tr><th id="321">321</th><td><i> * When RX checksum offloading is enabled, AX88772B uses new RX header</i></td></tr>
<tr><th id="322">322</th><td><i> * format and it's not compatible with previous RX header format.  In</i></td></tr>
<tr><th id="323">323</th><td><i> * addition, IP header align option should be enabled to get correct</i></td></tr>
<tr><th id="324">324</th><td><i> * frame size including RX header.  Total transferred size including</i></td></tr>
<tr><th id="325">325</th><td><i> * the RX header is multiple of 4 and controller will pad necessary</i></td></tr>
<tr><th id="326">326</th><td><i> * bytes if the length is not multiple of 4.</i></td></tr>
<tr><th id="327">327</th><td><i> * This driver does not enable partial checksum feature which will</i></td></tr>
<tr><th id="328">328</th><td><i> * compute 16bit checksum from 14th byte to the end of the frame.  If</i></td></tr>
<tr><th id="329">329</th><td><i> * this feature is enabled, computed checksum value is embedded into</i></td></tr>
<tr><th id="330">330</th><td><i> * RX header which in turn means it uses different RX header format.</i></td></tr>
<tr><th id="331">331</th><td><i> */</i></td></tr>
<tr><th id="332">332</th><td><b>struct</b> <dfn class="type def" id="axe_csum_hdr" title='axe_csum_hdr' data-ref="axe_csum_hdr" data-ref-filename="axe_csum_hdr">axe_csum_hdr</dfn> {</td></tr>
<tr><th id="333">333</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="axe_csum_hdr::len" title='axe_csum_hdr::len' data-ref="axe_csum_hdr::len" data-ref-filename="axe_csum_hdr..len">len</dfn>;</td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_LEN_MASK" data-ref="_M/AXE_CSUM_HDR_LEN_MASK">AXE_CSUM_HDR_LEN_MASK</dfn>		0x07FF</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_CRC_ERR" data-ref="_M/AXE_CSUM_HDR_CRC_ERR">AXE_CSUM_HDR_CRC_ERR</dfn>		0x1000</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_MII_ERR" data-ref="_M/AXE_CSUM_HDR_MII_ERR">AXE_CSUM_HDR_MII_ERR</dfn>		0x2000</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_RUNT" data-ref="_M/AXE_CSUM_HDR_RUNT">AXE_CSUM_HDR_RUNT</dfn>		0x4000</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_BMCAST" data-ref="_M/AXE_CSUM_HDR_BMCAST">AXE_CSUM_HDR_BMCAST</dfn>		0x8000</u></td></tr>
<tr><th id="339">339</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="axe_csum_hdr::ilen" title='axe_csum_hdr::ilen' data-ref="axe_csum_hdr::ilen" data-ref-filename="axe_csum_hdr..ilen">ilen</dfn>;</td></tr>
<tr><th id="340">340</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="axe_csum_hdr::cstatus" title='axe_csum_hdr::cstatus' data-ref="axe_csum_hdr::cstatus" data-ref-filename="axe_csum_hdr..cstatus">cstatus</dfn>;</td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_VLAN_MASK" data-ref="_M/AXE_CSUM_HDR_VLAN_MASK">AXE_CSUM_HDR_VLAN_MASK</dfn>		0x0007</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_VLAN_STRIP" data-ref="_M/AXE_CSUM_HDR_VLAN_STRIP">AXE_CSUM_HDR_VLAN_STRIP</dfn>		0x0008</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_VLAN_PRI_MASK" data-ref="_M/AXE_CSUM_HDR_VLAN_PRI_MASK">AXE_CSUM_HDR_VLAN_PRI_MASK</dfn>	0x0070</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_L4_CSUM_ERR" data-ref="_M/AXE_CSUM_HDR_L4_CSUM_ERR">AXE_CSUM_HDR_L4_CSUM_ERR</dfn>	0x0100</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_L3_CSUM_ERR" data-ref="_M/AXE_CSUM_HDR_L3_CSUM_ERR">AXE_CSUM_HDR_L3_CSUM_ERR</dfn>	0x0200</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_L4_TYPE_UDP" data-ref="_M/AXE_CSUM_HDR_L4_TYPE_UDP">AXE_CSUM_HDR_L4_TYPE_UDP</dfn>	0x0400</u></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_L4_TYPE_ICMP" data-ref="_M/AXE_CSUM_HDR_L4_TYPE_ICMP">AXE_CSUM_HDR_L4_TYPE_ICMP</dfn>	0x0800</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_L4_TYPE_IGMP" data-ref="_M/AXE_CSUM_HDR_L4_TYPE_IGMP">AXE_CSUM_HDR_L4_TYPE_IGMP</dfn>	0x0C00</u></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_L4_TYPE_TCP" data-ref="_M/AXE_CSUM_HDR_L4_TYPE_TCP">AXE_CSUM_HDR_L4_TYPE_TCP</dfn>	0x1000</u></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_L4_TYPE_TCPV6" data-ref="_M/AXE_CSUM_HDR_L4_TYPE_TCPV6">AXE_CSUM_HDR_L4_TYPE_TCPV6</dfn>	0x1400</u></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_L4_TYPE_MASK" data-ref="_M/AXE_CSUM_HDR_L4_TYPE_MASK">AXE_CSUM_HDR_L4_TYPE_MASK</dfn>	0x1C00</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_L3_TYPE_IPV4" data-ref="_M/AXE_CSUM_HDR_L3_TYPE_IPV4">AXE_CSUM_HDR_L3_TYPE_IPV4</dfn>	0x2000</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_HDR_L3_TYPE_IPV6" data-ref="_M/AXE_CSUM_HDR_L3_TYPE_IPV6">AXE_CSUM_HDR_L3_TYPE_IPV6</dfn>	0x4000</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><u>#<span data-ppcond="355">ifdef</span> <span class="macro" data-ref="_M/AXE_APPEND_PARTIAL_CSUM">AXE_APPEND_PARTIAL_CSUM</span></u></td></tr>
<tr><th id="356">356</th><td>	<i>/*</i></td></tr>
<tr><th id="357">357</th><td><i>	 * These members present only when partial checksum</i></td></tr>
<tr><th id="358">358</th><td><i>	 * offloading is enabled.  The checksum value is simple</i></td></tr>
<tr><th id="359">359</th><td><i>	 * 16bit sum of received frame starting at offset 14 of</i></td></tr>
<tr><th id="360">360</th><td><i>	 * the frame to the end of the frame excluding FCS bytes.</i></td></tr>
<tr><th id="361">361</th><td><i>	 */</i></td></tr>
<tr><th id="362">362</th><td>	uint16_t csum_value;</td></tr>
<tr><th id="363">363</th><td>	uint16_t dummy;</td></tr>
<tr><th id="364">364</th><td><u>#<span data-ppcond="355">endif</span></u></td></tr>
<tr><th id="365">365</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/AXE_CSUM_RXBYTES" data-ref="_M/AXE_CSUM_RXBYTES">AXE_CSUM_RXBYTES</dfn>(x)	((x) &amp; AXE_CSUM_HDR_LEN_MASK)</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><i>/*</i></td></tr>
<tr><th id="370">370</th><td><i> * The interrupt and CBW endpoints are currently unused by tthe driver.</i></td></tr>
<tr><th id="371">371</th><td><i> */</i></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/AXE_ENDPT_CTRL" data-ref="_M/AXE_ENDPT_CTRL">AXE_ENDPT_CTRL</dfn>		0x0</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/AXE_ENDPT_INTR" data-ref="_M/AXE_ENDPT_INTR">AXE_ENDPT_INTR</dfn>		0x1</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/AXE_ENDPT_RX" data-ref="_M/AXE_ENDPT_RX">AXE_ENDPT_RX</dfn>		0x2</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/AXE_ENDPT_TX" data-ref="_M/AXE_ENDPT_TX">AXE_ENDPT_TX</dfn>		0x3</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/AXx72A_ENDPT_RXCBW" data-ref="_M/AXx72A_ENDPT_RXCBW">AXx72A_ENDPT_RXCBW</dfn>	0x4	/* AX88172A, and AX88772A */</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/AXx72A_ENDPT_TXCBW" data-ref="_M/AXx72A_ENDPT_TXCBW">AXx72A_ENDPT_TXCBW</dfn>	0x5	/* AX88172A, and AX88772A */</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/AX772B_ENDPT_BOTM" data-ref="_M/AX772B_ENDPT_BOTM">AX772B_ENDPT_BOTM</dfn>	0x5	/* AX88772B */</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/AXE_ENDPT_MAX" data-ref="_M/AXE_ENDPT_MAX">AXE_ENDPT_MAX</dfn>		0x6</u></td></tr>
<tr><th id="380">380</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_axe.c.html'>netbsd/sys/dev/usb/if_axe.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
