MODULE main

VAR x : 0..3;

ASSIGN
  init(x) := 1;

  next(x) :=
    case
      x=3 : 3;
      TRUE: x+1;
    esac;

LTLSPEC ! (F x = 1 -> F x = 0) -- should pass
