vhdl xil_defaultlib  \
"../../../../TP_Final_Bank_Valeria.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" \

nosort
