/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2020-2024 HabanaLabs, Ltd.
 * Copyright (C) 2023-2024, Intel Corporation.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_RXB_CORE_MASKS_H_
#define ASIC_REG_NIC0_RXB_CORE_MASKS_H_

/*****************************************
 *   NIC0_RXB_CORE
 *   (Prototype: NIC_RXB_CORE)
 *****************************************
 */

/* NIC0_RXB_CORE_RXB_CFG */
#define NIC0_RXB_CORE_RXB_CFG_TAP_EN_SHIFT 0
#define NIC0_RXB_CORE_RXB_CFG_TAP_EN_MASK 0x1

/* NIC0_RXB_CORE_CG */
#define NIC0_RXB_CORE_CG_DISABLE_SHIFT 0
#define NIC0_RXB_CORE_CG_DISABLE_MASK 0x1
#define NIC0_RXB_CORE_CG_GATED_CLK_ACTIVE_SHIFT 1
#define NIC0_RXB_CORE_CG_GATED_CLK_ACTIVE_MASK 0x2

/* NIC0_RXB_CORE_CG_TIMER */
#define NIC0_RXB_CORE_CG_TIMER_VAL_SHIFT 0
#define NIC0_RXB_CORE_CG_TIMER_VAL_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_SCT_RL */
#define NIC0_RXB_CORE_SCT_RL_ENABLE_SHIFT 0
#define NIC0_RXB_CORE_SCT_RL_ENABLE_MASK 0x1
#define NIC0_RXB_CORE_SCT_RL_SATURATION_SHIFT 8
#define NIC0_RXB_CORE_SCT_RL_SATURATION_MASK 0xFF00
#define NIC0_RXB_CORE_SCT_RL_RST_TOKEN_SHIFT 16
#define NIC0_RXB_CORE_SCT_RL_RST_TOKEN_MASK 0xFF0000
#define NIC0_RXB_CORE_SCT_RL_TIMEOUT_SHIFT 24
#define NIC0_RXB_CORE_SCT_RL_TIMEOUT_MASK 0xFF000000

/* NIC0_RXB_CORE_APB_BASE_ADDR_TMR */
#define NIC0_RXB_CORE_APB_BASE_ADDR_TMR_VAL_SHIFT 0
#define NIC0_RXB_CORE_APB_BASE_ADDR_TMR_VAL_MASK 0x7FFFF

/* NIC0_RXB_CORE_APB_BASE_ADDR_RXB */
#define NIC0_RXB_CORE_APB_BASE_ADDR_RXB_VAL_SHIFT 0
#define NIC0_RXB_CORE_APB_BASE_ADDR_RXB_VAL_MASK 0x7FFFF

/* NIC0_RXB_CORE_APB_BASE_ADDR_RXE0 */
#define NIC0_RXB_CORE_APB_BASE_ADDR_RXE0_VAL_SHIFT 0
#define NIC0_RXB_CORE_APB_BASE_ADDR_RXE0_VAL_MASK 0x7FFFF

/* NIC0_RXB_CORE_APB_BASE_ADDR_RXE1 */
#define NIC0_RXB_CORE_APB_BASE_ADDR_RXE1_VAL_SHIFT 0
#define NIC0_RXB_CORE_APB_BASE_ADDR_RXE1_VAL_MASK 0x7FFFF

/* NIC0_RXB_CORE_APB_BASE_ADDR_RXE0_AXUSER */
#define NIC0_RXB_CORE_APB_BASE_ADDR_RXE0_AXUSER_VAL_SHIFT 0
#define NIC0_RXB_CORE_APB_BASE_ADDR_RXE0_AXUSER_VAL_MASK 0x7FFFF

/* NIC0_RXB_CORE_APB_BASE_ADDR_RXE1_AXUSER */
#define NIC0_RXB_CORE_APB_BASE_ADDR_RXE1_AXUSER_VAL_SHIFT 0
#define NIC0_RXB_CORE_APB_BASE_ADDR_RXE1_AXUSER_VAL_MASK 0x7FFFF

/* NIC0_RXB_CORE_APB_BASE_ADDR_RX_RSVD */
#define NIC0_RXB_CORE_APB_BASE_ADDR_RX_RSVD_VAL_SHIFT 0
#define NIC0_RXB_CORE_APB_BASE_ADDR_RX_RSVD_VAL_MASK 0x7FFFF

/* NIC0_RXB_CORE_HL_ROCE_CONFIG */
#define NIC0_RXB_CORE_HL_ROCE_CONFIG_PORT0_IS_HL_SHIFT 0
#define NIC0_RXB_CORE_HL_ROCE_CONFIG_PORT0_IS_HL_MASK 0x1
#define NIC0_RXB_CORE_HL_ROCE_CONFIG_PORT1_IS_HL_SHIFT 1
#define NIC0_RXB_CORE_HL_ROCE_CONFIG_PORT1_IS_HL_MASK 0x2
#define NIC0_RXB_CORE_HL_ROCE_CONFIG_PORT2_IS_HL_SHIFT 2
#define NIC0_RXB_CORE_HL_ROCE_CONFIG_PORT2_IS_HL_MASK 0x4
#define NIC0_RXB_CORE_HL_ROCE_CONFIG_PORT3_IS_HL_SHIFT 3
#define NIC0_RXB_CORE_HL_ROCE_CONFIG_PORT3_IS_HL_MASK 0x8
#define NIC0_RXB_CORE_HL_ROCE_CONFIG_HL_ETHERTYPE_SHIFT 4
#define NIC0_RXB_CORE_HL_ROCE_CONFIG_HL_ETHERTYPE_MASK 0xFFFF0

/* NIC0_RXB_CORE_DYNAMIC_CREDITS */
#define NIC0_RXB_CORE_DYNAMIC_CREDITS_DYNAMIC_VALUE_SHIFT 0
#define NIC0_RXB_CORE_DYNAMIC_CREDITS_DYNAMIC_VALUE_MASK 0x1FFF
#define NIC0_RXB_CORE_DYNAMIC_CREDITS_DYNAMIC_VALUE_SET_SHIFT 13
#define NIC0_RXB_CORE_DYNAMIC_CREDITS_DYNAMIC_VALUE_SET_MASK 0x2000

/* NIC0_RXB_CORE_MAX_DYNAMIC */
#define NIC0_RXB_CORE_MAX_DYNAMIC_DYNAMIC_MAX_SHIFT 0
#define NIC0_RXB_CORE_MAX_DYNAMIC_DYNAMIC_MAX_MASK 0x1FFF

/* NIC0_RXB_CORE_STATIC_CREDITS */
#define NIC0_RXB_CORE_STATIC_CREDITS_STATIC_CREDITS_VALUE0_SHIFT 0
#define NIC0_RXB_CORE_STATIC_CREDITS_STATIC_CREDITS_VALUE0_MASK 0x1FFF
#define NIC0_RXB_CORE_STATIC_CREDITS_STATIC_CREDITS_VALUE0_SET_SHIFT 13
#define NIC0_RXB_CORE_STATIC_CREDITS_STATIC_CREDITS_VALUE0_SET_MASK 0x2000
#define NIC0_RXB_CORE_STATIC_CREDITS_STATIC_CREDITS_VALUE1_SHIFT 14
#define NIC0_RXB_CORE_STATIC_CREDITS_STATIC_CREDITS_VALUE1_MASK 0x7FFC000
#define NIC0_RXB_CORE_STATIC_CREDITS_STATIC_CREDITS_VALUE1_SET_SHIFT 27
#define NIC0_RXB_CORE_STATIC_CREDITS_STATIC_CREDITS_VALUE1_SET_MASK 0x8000000

/* NIC0_RXB_CORE_MAX_STATIC_CREDITS */
#define NIC0_RXB_CORE_MAX_STATIC_CREDITS_MAX_STATIC_CREDITS0_SHIFT 0
#define NIC0_RXB_CORE_MAX_STATIC_CREDITS_MAX_STATIC_CREDITS0_MASK 0x1FFF
#define NIC0_RXB_CORE_MAX_STATIC_CREDITS_MAX_STATIC_CREDITS1_SHIFT 13
#define NIC0_RXB_CORE_MAX_STATIC_CREDITS_MAX_STATIC_CREDITS1_MASK 0x3FFE000

/* NIC0_RXB_CORE_XOFF_THRESHOLD */
#define NIC0_RXB_CORE_XOFF_THRESHOLD_XOFF_THRESHOLD_FLOW0_SHIFT 0
#define NIC0_RXB_CORE_XOFF_THRESHOLD_XOFF_THRESHOLD_FLOW0_MASK 0x1FFF
#define NIC0_RXB_CORE_XOFF_THRESHOLD_XOFF_THRESHOLD_FLOW1_SHIFT 13
#define NIC0_RXB_CORE_XOFF_THRESHOLD_XOFF_THRESHOLD_FLOW1_MASK 0x3FFE000

/* NIC0_RXB_CORE_XON_THRESHOLD */
#define NIC0_RXB_CORE_XON_THRESHOLD_XON_THRESHOLD_FLOW0_SHIFT 0
#define NIC0_RXB_CORE_XON_THRESHOLD_XON_THRESHOLD_FLOW0_MASK 0x1FFF
#define NIC0_RXB_CORE_XON_THRESHOLD_XON_THRESHOLD_FLOW1_SHIFT 13
#define NIC0_RXB_CORE_XON_THRESHOLD_XON_THRESHOLD_FLOW1_MASK 0x3FFE000

/* NIC0_RXB_CORE_DROP_THRESHOLD */
#define NIC0_RXB_CORE_DROP_THRESHOLD_DROP_THRESHOLD_FLOW0_SHIFT 0
#define NIC0_RXB_CORE_DROP_THRESHOLD_DROP_THRESHOLD_FLOW0_MASK 0x1FFF
#define NIC0_RXB_CORE_DROP_THRESHOLD_DROP_THRESHOLD_FLOW1_SHIFT 13
#define NIC0_RXB_CORE_DROP_THRESHOLD_DROP_THRESHOLD_FLOW1_MASK 0x3FFE000

/* NIC0_RXB_CORE_DROP_SMALL_THRESHOLD */
#define NIC0_RXB_CORE_DROP_SMALL_THRESHOLD_DROP_THRESHOLD_FLOW0_SHIFT 0
#define NIC0_RXB_CORE_DROP_SMALL_THRESHOLD_DROP_THRESHOLD_FLOW0_MASK 0x1FFF
#define NIC0_RXB_CORE_DROP_SMALL_THRESHOLD_DROP_THRESHOLD_FLOW1_SHIFT 13
#define NIC0_RXB_CORE_DROP_SMALL_THRESHOLD_DROP_THRESHOLD_FLOW1_MASK 0x3FFE000

/* NIC0_RXB_CORE_DYNAMIC_CREDITS_STAT */
#define NIC0_RXB_CORE_DYNAMIC_CREDITS_STAT_LEVEL_SHIFT 0
#define NIC0_RXB_CORE_DYNAMIC_CREDITS_STAT_LEVEL_MASK 0x1FFF

/* NIC0_RXB_CORE_STATIC_CREDITS_STAT */
#define NIC0_RXB_CORE_STATIC_CREDITS_STAT_LEVEL0_SHIFT 0
#define NIC0_RXB_CORE_STATIC_CREDITS_STAT_LEVEL0_MASK 0x1FFF
#define NIC0_RXB_CORE_STATIC_CREDITS_STAT_LEVEL1_SHIFT 13
#define NIC0_RXB_CORE_STATIC_CREDITS_STAT_LEVEL1_MASK 0x3FFE000

/* NIC0_RXB_CORE_MAC_PFC_MODE */
#define NIC0_RXB_CORE_MAC_PFC_MODE_VAL_SHIFT 1
#define NIC0_RXB_CORE_MAC_PFC_MODE_VAL_MASK 0x2

/* NIC0_RXB_CORE_PORT_TRUST_LEVEL */
#define NIC0_RXB_CORE_PORT_TRUST_LEVEL_PORT0_TRUST_LEVEL_SHIFT 0
#define NIC0_RXB_CORE_PORT_TRUST_LEVEL_PORT0_TRUST_LEVEL_MASK 0x3
#define NIC0_RXB_CORE_PORT_TRUST_LEVEL_PORT1_TRUST_LEVEL_SHIFT 2
#define NIC0_RXB_CORE_PORT_TRUST_LEVEL_PORT1_TRUST_LEVEL_MASK 0xC
#define NIC0_RXB_CORE_PORT_TRUST_LEVEL_PORT2_TRUST_LEVEL_SHIFT 4
#define NIC0_RXB_CORE_PORT_TRUST_LEVEL_PORT2_TRUST_LEVEL_MASK 0x30
#define NIC0_RXB_CORE_PORT_TRUST_LEVEL_PORT3_TRUST_LEVEL_SHIFT 6
#define NIC0_RXB_CORE_PORT_TRUST_LEVEL_PORT3_TRUST_LEVEL_MASK 0xC0

/* NIC0_RXB_CORE_PORT_DEFAULT_PRIO */
#define NIC0_RXB_CORE_PORT_DEFAULT_PRIO_PORT0_DEFAULT_PRIO_SHIFT 0
#define NIC0_RXB_CORE_PORT_DEFAULT_PRIO_PORT0_DEFAULT_PRIO_MASK 0x7
#define NIC0_RXB_CORE_PORT_DEFAULT_PRIO_PORT1_DEFAULT_PRIO_SHIFT 3
#define NIC0_RXB_CORE_PORT_DEFAULT_PRIO_PORT1_DEFAULT_PRIO_MASK 0x38
#define NIC0_RXB_CORE_PORT_DEFAULT_PRIO_PORT2_DEFAULT_PRIO_SHIFT 6
#define NIC0_RXB_CORE_PORT_DEFAULT_PRIO_PORT2_DEFAULT_PRIO_MASK 0x1C0
#define NIC0_RXB_CORE_PORT_DEFAULT_PRIO_PORT3_DEFAULT_PRIO_SHIFT 9
#define NIC0_RXB_CORE_PORT_DEFAULT_PRIO_PORT3_DEFAULT_PRIO_MASK 0xE00

/* NIC0_RXB_CORE_DSCP2PRIO */
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO0_SHIFT 0
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO0_MASK 0x7
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO1_SHIFT 4
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO1_MASK 0x70
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO2_SHIFT 8
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO2_MASK 0x700
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO3_SHIFT 12
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO3_MASK 0x7000
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO4_SHIFT 16
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO4_MASK 0x70000
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO5_SHIFT 20
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO5_MASK 0x700000
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO6_SHIFT 24
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO6_MASK 0x7000000
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO7_SHIFT 28
#define NIC0_RXB_CORE_DSCP2PRIO_DSCP2PRIO7_MASK 0x70000000

/* NIC0_RXB_CORE_ICRC_CFG */
#define NIC0_RXB_CORE_ICRC_CFG_ICRC_DISABLE_SHIFT 0
#define NIC0_RXB_CORE_ICRC_CFG_ICRC_DISABLE_MASK 0x1
#define NIC0_RXB_CORE_ICRC_CFG_ICRC_REV_BYTES_SHIFT 1
#define NIC0_RXB_CORE_ICRC_CFG_ICRC_REV_BYTES_MASK 0x2

/* NIC0_RXB_CORE_AXI_AWPROT_HBW */
#define NIC0_RXB_CORE_AXI_AWPROT_HBW_UNSECURED_SHIFT 0
#define NIC0_RXB_CORE_AXI_AWPROT_HBW_UNSECURED_MASK 0x7
#define NIC0_RXB_CORE_AXI_AWPROT_HBW_SECURED_SHIFT 3
#define NIC0_RXB_CORE_AXI_AWPROT_HBW_SECURED_MASK 0x38
#define NIC0_RXB_CORE_AXI_AWPROT_HBW_PRIVILEGED_SHIFT 6
#define NIC0_RXB_CORE_AXI_AWPROT_HBW_PRIVILEGED_MASK 0x1C0

/* NIC0_RXB_CORE_AXI_AWPROT_LBW */
#define NIC0_RXB_CORE_AXI_AWPROT_LBW_UNSECURED_SHIFT 0
#define NIC0_RXB_CORE_AXI_AWPROT_LBW_UNSECURED_MASK 0x7
#define NIC0_RXB_CORE_AXI_AWPROT_LBW_SECURED_SHIFT 3
#define NIC0_RXB_CORE_AXI_AWPROT_LBW_SECURED_MASK 0x38
#define NIC0_RXB_CORE_AXI_AWPROT_LBW_PRIVILEGED_SHIFT 6
#define NIC0_RXB_CORE_AXI_AWPROT_LBW_PRIVILEGED_MASK 0x1C0

/* NIC0_RXB_CORE_VLAN_ETHERTYPES */
#define NIC0_RXB_CORE_VLAN_ETHERTYPES_CVLAN_SHIFT 0
#define NIC0_RXB_CORE_VLAN_ETHERTYPES_CVLAN_MASK 0xFFFF
#define NIC0_RXB_CORE_VLAN_ETHERTYPES_SVLAN_SHIFT 16
#define NIC0_RXB_CORE_VLAN_ETHERTYPES_SVLAN_MASK 0xFFFF0000

/* NIC0_RXB_CORE_TS_RC_MAC_31_0 */
#define NIC0_RXB_CORE_TS_RC_MAC_31_0_MAC_31_0_SHIFT 0
#define NIC0_RXB_CORE_TS_RC_MAC_31_0_MAC_31_0_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_TS_RC_MAC_47_32 */
#define NIC0_RXB_CORE_TS_RC_MAC_47_32_MAC_47_32_SHIFT 0
#define NIC0_RXB_CORE_TS_RC_MAC_47_32_MAC_47_32_MASK 0xFFFF

/* NIC0_RXB_CORE_TS_RAW0_MAC_31_0 */
#define NIC0_RXB_CORE_TS_RAW0_MAC_31_0_MAC_31_0_SHIFT 0
#define NIC0_RXB_CORE_TS_RAW0_MAC_31_0_MAC_31_0_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_TS_RAW0_MAC_47_32 */
#define NIC0_RXB_CORE_TS_RAW0_MAC_47_32_MAC_47_32_SHIFT 0
#define NIC0_RXB_CORE_TS_RAW0_MAC_47_32_MAC_47_32_MASK 0xFFFF

/* NIC0_RXB_CORE_TS_RC_MAC_31_0_MASK */
#define NIC0_RXB_CORE_TS_RC_MAC_31_0_MASK_MASK_SHIFT 0
#define NIC0_RXB_CORE_TS_RC_MAC_31_0_MASK_MASK_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_TS_RC_MAC_47_32_MASK */
#define NIC0_RXB_CORE_TS_RC_MAC_47_32_MASK_MASK_SHIFT 0
#define NIC0_RXB_CORE_TS_RC_MAC_47_32_MASK_MASK_MASK 0xFFFF

/* NIC0_RXB_CORE_TS_RAW0_MAC_31_0_MASK */
#define NIC0_RXB_CORE_TS_RAW0_MAC_31_0_MASK_MASK_SHIFT 0
#define NIC0_RXB_CORE_TS_RAW0_MAC_31_0_MASK_MASK_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_TS_RAW0_MAC_47_32_MASK */
#define NIC0_RXB_CORE_TS_RAW0_MAC_47_32_MASK_MASK_SHIFT 0
#define NIC0_RXB_CORE_TS_RAW0_MAC_47_32_MASK_MASK_MASK 0xFFFF

/* NIC0_RXB_CORE_DBG_SPMU_SELECT */
#define NIC0_RXB_CORE_DBG_SPMU_SELECT_PORT_SEL_SHIFT 0
#define NIC0_RXB_CORE_DBG_SPMU_SELECT_PORT_SEL_MASK 0x3
#define NIC0_RXB_CORE_DBG_SPMU_SELECT_PRIO_SEL_SHIFT 2
#define NIC0_RXB_CORE_DBG_SPMU_SELECT_PRIO_SEL_MASK 0xC
#define NIC0_RXB_CORE_DBG_SPMU_SELECT_SPMU_GROUP_SEL_SHIFT 4
#define NIC0_RXB_CORE_DBG_SPMU_SELECT_SPMU_GROUP_SEL_MASK 0x10
#define NIC0_RXB_CORE_DBG_SPMU_SELECT_DATA_EVNT_GROUP_SEL_SHIFT 5
#define NIC0_RXB_CORE_DBG_SPMU_SELECT_DATA_EVNT_GROUP_SEL_MASK 0x60

/* NIC0_RXB_CORE_DBG_ERROR */
#define NIC0_RXB_CORE_DBG_ERROR_FORCE_NO_ERROR_SHIFT 0
#define NIC0_RXB_CORE_DBG_ERROR_FORCE_NO_ERROR_MASK 0x1
#define NIC0_RXB_CORE_DBG_ERROR_FORCE_ERROR_SHIFT 1
#define NIC0_RXB_CORE_DBG_ERROR_FORCE_ERROR_MASK 0x2

/* NIC0_RXB_CORE_DBG_ENDIANNESS */
#define NIC0_RXB_CORE_DBG_ENDIANNESS_DW_REV_EN_RAW_SHIFT 0
#define NIC0_RXB_CORE_DBG_ENDIANNESS_DW_REV_EN_RAW_MASK 0x1
#define NIC0_RXB_CORE_DBG_ENDIANNESS_DW_REV_EN_LIN_SHIFT 1
#define NIC0_RXB_CORE_DBG_ENDIANNESS_DW_REV_EN_LIN_MASK 0x2
#define NIC0_RXB_CORE_DBG_ENDIANNESS_DW_REV_EN_SIN_SHIFT 2
#define NIC0_RXB_CORE_DBG_ENDIANNESS_DW_REV_EN_SIN_MASK 0x4
#define NIC0_RXB_CORE_DBG_ENDIANNESS_DW_REV_EN_MUL_SHIFT 3
#define NIC0_RXB_CORE_DBG_ENDIANNESS_DW_REV_EN_MUL_MASK 0x8
#define NIC0_RXB_CORE_DBG_ENDIANNESS_BYTE_REV_EN_RAW_SHIFT 16
#define NIC0_RXB_CORE_DBG_ENDIANNESS_BYTE_REV_EN_RAW_MASK 0x10000
#define NIC0_RXB_CORE_DBG_ENDIANNESS_BYTE_REV_EN_LIN_SHIFT 17
#define NIC0_RXB_CORE_DBG_ENDIANNESS_BYTE_REV_EN_LIN_MASK 0x20000
#define NIC0_RXB_CORE_DBG_ENDIANNESS_BYTE_REV_EN_SIN_SHIFT 18
#define NIC0_RXB_CORE_DBG_ENDIANNESS_BYTE_REV_EN_SIN_MASK 0x40000
#define NIC0_RXB_CORE_DBG_ENDIANNESS_BYTE_REV_EN_MUL_SHIFT 19
#define NIC0_RXB_CORE_DBG_ENDIANNESS_BYTE_REV_EN_MUL_MASK 0x80000

/* NIC0_RXB_CORE_DBG_LAST_PARSING */
#define NIC0_RXB_CORE_DBG_LAST_PARSING_PARSING_32_SHIFT 0
#define NIC0_RXB_CORE_DBG_LAST_PARSING_PARSING_32_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_DBG_LAST_CTRL */
#define NIC0_RXB_CORE_DBG_LAST_CTRL_CTRL_32_SHIFT 0
#define NIC0_RXB_CORE_DBG_LAST_CTRL_CTRL_32_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_DBG_LAST_SCATTER */
#define NIC0_RXB_CORE_DBG_LAST_SCATTER_SCATTER_32_SHIFT 0
#define NIC0_RXB_CORE_DBG_LAST_SCATTER_SCATTER_32_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_DBG_LAST_DONE */
#define NIC0_RXB_CORE_DBG_LAST_DONE_DONE_32_SHIFT 0
#define NIC0_RXB_CORE_DBG_LAST_DONE_DONE_32_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_DBG_EN */
#define NIC0_RXB_CORE_DBG_EN_VAL_SHIFT 0
#define NIC0_RXB_CORE_DBG_EN_VAL_MASK 0x1

/* NIC0_RXB_CORE_DBG_RXE_CRDT */
#define NIC0_RXB_CORE_DBG_RXE_CRDT_RXE0_CRDT_SHIFT 0
#define NIC0_RXB_CORE_DBG_RXE_CRDT_RXE0_CRDT_MASK 0x1F
#define NIC0_RXB_CORE_DBG_RXE_CRDT_RXE1_CRDT_SHIFT 5
#define NIC0_RXB_CORE_DBG_RXE_CRDT_RXE1_CRDT_MASK 0x3E0

/* NIC0_RXB_CORE_DBG_BUF_LVL */
#define NIC0_RXB_CORE_DBG_BUF_LVL_VAL_SHIFT 0
#define NIC0_RXB_CORE_DBG_BUF_LVL_VAL_MASK 0xFFF

/* NIC0_RXB_CORE_DBG_SCT */
#define NIC0_RXB_CORE_DBG_SCT_WR_IDS_IN_USE_SHIFT 0
#define NIC0_RXB_CORE_DBG_SCT_WR_IDS_IN_USE_MASK 0x1FF

/* NIC0_RXB_CORE_TNL_DECAP_IPV4 */
#define NIC0_RXB_CORE_TNL_DECAP_IPV4_VALID_SHIFT 0
#define NIC0_RXB_CORE_TNL_DECAP_IPV4_VALID_MASK 0x1
#define NIC0_RXB_CORE_TNL_DECAP_IPV4_IPV4_PROTOCOL_SHIFT 1
#define NIC0_RXB_CORE_TNL_DECAP_IPV4_IPV4_PROTOCOL_MASK 0x1FE
#define NIC0_RXB_CORE_TNL_DECAP_IPV4_TNL_SIZE_SHIFT 9
#define NIC0_RXB_CORE_TNL_DECAP_IPV4_TNL_SIZE_MASK 0x1E00

/* NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR */
#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_VAL_SHIFT 0
#define NIC0_RXB_CORE_TNL_DECAP_IPV4_HDR_VAL_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK */
#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_VAL_SHIFT 0
#define NIC0_RXB_CORE_TNL_DECAP_IPV4_MASK_VAL_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_TNL_DECAP_UDP */
#define NIC0_RXB_CORE_TNL_DECAP_UDP_VALID_SHIFT 0
#define NIC0_RXB_CORE_TNL_DECAP_UDP_VALID_MASK 0x1
#define NIC0_RXB_CORE_TNL_DECAP_UDP_UDP_DEST_PORT_SHIFT 1
#define NIC0_RXB_CORE_TNL_DECAP_UDP_UDP_DEST_PORT_MASK 0x1FFFE
#define NIC0_RXB_CORE_TNL_DECAP_UDP_TNL_SIZE_SHIFT 17
#define NIC0_RXB_CORE_TNL_DECAP_UDP_TNL_SIZE_MASK 0x1E0000

/* NIC0_RXB_CORE_TNL_DECAP_UDP_HDR */
#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_VAL_SHIFT 0
#define NIC0_RXB_CORE_TNL_DECAP_UDP_HDR_VAL_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_TNL_DECAP_UDP_MASK */
#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_VAL_SHIFT 0
#define NIC0_RXB_CORE_TNL_DECAP_UDP_MASK_VAL_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_TNL_DECAP_CFG */
#define NIC0_RXB_CORE_TNL_DECAP_CFG_IPV4_HDR_CHK_EN_SHIFT 0
#define NIC0_RXB_CORE_TNL_DECAP_CFG_IPV4_HDR_CHK_EN_MASK 0x1
#define NIC0_RXB_CORE_TNL_DECAP_CFG_UDP_HDR_CHK_EN_SHIFT 1
#define NIC0_RXB_CORE_TNL_DECAP_CFG_UDP_HDR_CHK_EN_MASK 0x2
#define NIC0_RXB_CORE_TNL_DECAP_CFG_IPV4_HDR_REV_EN_SHIFT 2
#define NIC0_RXB_CORE_TNL_DECAP_CFG_IPV4_HDR_REV_EN_MASK 0x4
#define NIC0_RXB_CORE_TNL_DECAP_CFG_UDP_HDR_REV_EN_SHIFT 3
#define NIC0_RXB_CORE_TNL_DECAP_CFG_UDP_HDR_REV_EN_MASK 0x8

/* NIC0_RXB_CORE_STATS_CFG0 */
#define NIC0_RXB_CORE_STATS_CFG0_MEAS_WIN_SIZE_SHIFT 0
#define NIC0_RXB_CORE_STATS_CFG0_MEAS_WIN_SIZE_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_STATS_CFG1 */
#define NIC0_RXB_CORE_STATS_CFG1_STATS_EN_SHIFT 0
#define NIC0_RXB_CORE_STATS_CFG1_STATS_EN_MASK 0x1
#define NIC0_RXB_CORE_STATS_CFG1_TOT_TYPE_SHIFT 1
#define NIC0_RXB_CORE_STATS_CFG1_TOT_TYPE_MASK 0x6
#define NIC0_RXB_CORE_STATS_CFG1_WIN_TYPE_SHIFT 4
#define NIC0_RXB_CORE_STATS_CFG1_WIN_TYPE_MASK 0x30
#define NIC0_RXB_CORE_STATS_CFG1_PORT_COUNT_EN_SHIFT 8
#define NIC0_RXB_CORE_STATS_CFG1_PORT_COUNT_EN_MASK 0xF00
#define NIC0_RXB_CORE_STATS_CFG1_MEASURE_RXE2RXB_SHIFT 12
#define NIC0_RXB_CORE_STATS_CFG1_MEASURE_RXE2RXB_MASK 0x1000
#define NIC0_RXB_CORE_STATS_CFG1_IGNORE_MIN_ZERO_SHIFT 13
#define NIC0_RXB_CORE_STATS_CFG1_IGNORE_MIN_ZERO_MASK 0x2000
#define NIC0_RXB_CORE_STATS_CFG1_CLEAR_SC_SHIFT 31
#define NIC0_RXB_CORE_STATS_CFG1_CLEAR_SC_MASK 0x80000000

/* NIC0_RXB_CORE_STATS_CFG2 */
#define NIC0_RXB_CORE_STATS_CFG2_PORT_EN_SHIFT 0
#define NIC0_RXB_CORE_STATS_CFG2_PORT_EN_MASK 0xF
#define NIC0_RXB_CORE_STATS_CFG2_PRIO_EN_SHIFT 4
#define NIC0_RXB_CORE_STATS_CFG2_PRIO_EN_MASK 0xF0
#define NIC0_RXB_CORE_STATS_CFG2_TYPE_EN_SHIFT 8
#define NIC0_RXB_CORE_STATS_CFG2_TYPE_EN_MASK 0xF00
#define NIC0_RXB_CORE_STATS_CFG2_DROP_EN_SHIFT 12
#define NIC0_RXB_CORE_STATS_CFG2_DROP_EN_MASK 0x3000

/* NIC0_RXB_CORE_STATS_TOT_BYTES_LSB */
#define NIC0_RXB_CORE_STATS_TOT_BYTES_LSB_R_SHIFT 0
#define NIC0_RXB_CORE_STATS_TOT_BYTES_LSB_R_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_STATS_TOT_BYTES_MSB */
#define NIC0_RXB_CORE_STATS_TOT_BYTES_MSB_R_SHIFT 0
#define NIC0_RXB_CORE_STATS_TOT_BYTES_MSB_R_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_STATS_TOT_PKTS_LSB */
#define NIC0_RXB_CORE_STATS_TOT_PKTS_LSB_R_SHIFT 0
#define NIC0_RXB_CORE_STATS_TOT_PKTS_LSB_R_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_STATS_TOT_PKTS_MSB */
#define NIC0_RXB_CORE_STATS_TOT_PKTS_MSB_R_SHIFT 0
#define NIC0_RXB_CORE_STATS_TOT_PKTS_MSB_R_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_STATS_MEAS_WIN_BYTES_LSB */
#define NIC0_RXB_CORE_STATS_MEAS_WIN_BYTES_LSB_R_SHIFT 0
#define NIC0_RXB_CORE_STATS_MEAS_WIN_BYTES_LSB_R_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_STATS_MEAS_WIN_BYTES_MSB */
#define NIC0_RXB_CORE_STATS_MEAS_WIN_BYTES_MSB_R_SHIFT 0
#define NIC0_RXB_CORE_STATS_MEAS_WIN_BYTES_MSB_R_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_STATS_MEAS_WIN_PKTS */
#define NIC0_RXB_CORE_STATS_MEAS_WIN_PKTS_R_SHIFT 0
#define NIC0_RXB_CORE_STATS_MEAS_WIN_PKTS_R_MASK 0xFFFFFFFF

/* NIC0_RXB_CORE_SEI_INTR_CAUSE */
#define NIC0_RXB_CORE_SEI_INTR_CAUSE_HBW_BRESP_ERR_SHIFT 0
#define NIC0_RXB_CORE_SEI_INTR_CAUSE_HBW_BRESP_ERR_MASK 0x1
#define NIC0_RXB_CORE_SEI_INTR_CAUSE_LBW_BRESP_ERR_SHIFT 1
#define NIC0_RXB_CORE_SEI_INTR_CAUSE_LBW_BRESP_ERR_MASK 0x2

/* NIC0_RXB_CORE_SEI_INTR_MASK */
#define NIC0_RXB_CORE_SEI_INTR_MASK_HBW_BRESP_ERR_SHIFT 0
#define NIC0_RXB_CORE_SEI_INTR_MASK_HBW_BRESP_ERR_MASK 0x1
#define NIC0_RXB_CORE_SEI_INTR_MASK_LBW_BRESP_ERR_SHIFT 1
#define NIC0_RXB_CORE_SEI_INTR_MASK_LBW_BRESP_ERR_MASK 0x2

/* NIC0_RXB_CORE_SEI_INTR_CLEAR */
#define NIC0_RXB_CORE_SEI_INTR_CLEAR_HBW_BRESP_ERR_SHIFT 0
#define NIC0_RXB_CORE_SEI_INTR_CLEAR_HBW_BRESP_ERR_MASK 0x1
#define NIC0_RXB_CORE_SEI_INTR_CLEAR_LBW_BRESP_ERR_SHIFT 1
#define NIC0_RXB_CORE_SEI_INTR_CLEAR_LBW_BRESP_ERR_MASK 0x2

/* NIC0_RXB_CORE_SPI_INTR_CAUSE */
#define NIC0_RXB_CORE_SPI_INTR_CAUSE_PKT_DROP_NO_CRDT_SHIFT 0
#define NIC0_RXB_CORE_SPI_INTR_CAUSE_PKT_DROP_NO_CRDT_MASK 0x1
#define NIC0_RXB_CORE_SPI_INTR_CAUSE_BUILD_POINTERS_CNT_INV_SHIFT 1
#define NIC0_RXB_CORE_SPI_INTR_CAUSE_BUILD_POINTERS_CNT_INV_MASK 0x1E
#define NIC0_RXB_CORE_SPI_INTR_CAUSE_SCATTER_POINTERS_CNT_INV_SHIFT 5
#define NIC0_RXB_CORE_SPI_INTR_CAUSE_SCATTER_POINTERS_CNT_INV_MASK 0x20

/* NIC0_RXB_CORE_SPI_INTR_MASK */
#define NIC0_RXB_CORE_SPI_INTR_MASK_PKT_DROP_NO_CRDT_SHIFT 0
#define NIC0_RXB_CORE_SPI_INTR_MASK_PKT_DROP_NO_CRDT_MASK 0x1
#define NIC0_RXB_CORE_SPI_INTR_MASK_BUILD_POINTERS_CNT_INV_SHIFT 1
#define NIC0_RXB_CORE_SPI_INTR_MASK_BUILD_POINTERS_CNT_INV_MASK 0x1E
#define NIC0_RXB_CORE_SPI_INTR_MASK_SCATTER_POINTERS_CNT_INV_SHIFT 5
#define NIC0_RXB_CORE_SPI_INTR_MASK_SCATTER_POINTERS_CNT_INV_MASK 0x20

/* NIC0_RXB_CORE_SPI_INTR_CLEAR */
#define NIC0_RXB_CORE_SPI_INTR_CLEAR_PKT_DROP_NO_CRDT_SHIFT 0
#define NIC0_RXB_CORE_SPI_INTR_CLEAR_PKT_DROP_NO_CRDT_MASK 0x1
#define NIC0_RXB_CORE_SPI_INTR_CLEAR_BUILD_POINTERS_CNT_INV_SHIFT 1
#define NIC0_RXB_CORE_SPI_INTR_CLEAR_BUILD_POINTERS_CNT_INV_MASK 0x1E
#define NIC0_RXB_CORE_SPI_INTR_CLEAR_SCATTER_POINTERS_CNT_INV_SHIFT 5
#define NIC0_RXB_CORE_SPI_INTR_CLEAR_SCATTER_POINTERS_CNT_INV_MASK 0x20

#endif /* ASIC_REG_NIC0_RXB_CORE_MASKS_H_ */
