# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../synch_FIFO.srcs/sources_1/new/synch_FIFO.vhd" \
"../../../../synch_FIFO.srcs/sim_1/new/synch_fifo_tb.vhd" \

# Do not sort compile order
nosort
