{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 17 23:03:59 2014 " "Info: Processing started: Wed Dec 17 23:03:59 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off yinyue -c yinyue --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off yinyue -c yinyue --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_48mhz " "Info: Assuming node \"clk_48mhz\" is an undefined clock" {  } { { "yinyue.bdf" "" { Schematic "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/yinyue.bdf" { { 88 -152 16 104 "clk_48mhz" "" } } } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_48mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_clk1khz:inst6\|clk_1khz " "Info: Detected ripple clock \"div_clk1khz:inst6\|clk_1khz\" as buffer" {  } { { "div_clk1khz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk1khz.v" 4 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_clk1khz:inst6\|clk_1khz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song:inst3\|divider\[12\] " "Info: Detected ripple clock \"song:inst3\|divider\[12\]\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|divider\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song:inst3\|divider\[13\] " "Info: Detected ripple clock \"song:inst3\|divider\[13\]\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|divider\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song:inst3\|divider\[5\] " "Info: Detected ripple clock \"song:inst3\|divider\[5\]\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|divider\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song:inst3\|divider\[7\] " "Info: Detected ripple clock \"song:inst3\|divider\[7\]\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|divider\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song:inst3\|divider\[6\] " "Info: Detected ripple clock \"song:inst3\|divider\[6\]\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|divider\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song:inst3\|divider\[4\] " "Info: Detected ripple clock \"song:inst3\|divider\[4\]\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|divider\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song:inst3\|divider\[8\] " "Info: Detected ripple clock \"song:inst3\|divider\[8\]\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|divider\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song:inst3\|divider\[11\] " "Info: Detected ripple clock \"song:inst3\|divider\[11\]\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|divider\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song:inst3\|divider\[10\] " "Info: Detected ripple clock \"song:inst3\|divider\[10\]\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|divider\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song:inst3\|divider\[9\] " "Info: Detected ripple clock \"song:inst3\|divider\[9\]\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|divider\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song:inst3\|divider\[1\] " "Info: Detected ripple clock \"song:inst3\|divider\[1\]\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|divider\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song:inst3\|divider\[3\] " "Info: Detected ripple clock \"song:inst3\|divider\[3\]\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|divider\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song:inst3\|divider\[2\] " "Info: Detected ripple clock \"song:inst3\|divider\[2\]\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|divider\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "song:inst3\|Equal0~165 " "Info: Detected gated clock \"song:inst3\|Equal0~165\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 12 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|Equal0~165" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "song:inst3\|Equal0~163 " "Info: Detected gated clock \"song:inst3\|Equal0~163\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 12 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|Equal0~163" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "song:inst3\|Equal0~164 " "Info: Detected gated clock \"song:inst3\|Equal0~164\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 12 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|Equal0~164" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "song:inst3\|Equal0~162 " "Info: Detected gated clock \"song:inst3\|Equal0~162\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 12 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|Equal0~162" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "div_clk6mhz:inst2\|clk_6mhz " "Info: Detected ripple clock \"div_clk6mhz:inst2\|clk_6mhz\" as buffer" {  } { { "div_clk6mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk6mhz.v" 4 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_clk6mhz:inst2\|clk_6mhz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song:inst3\|divider\[0\] " "Info: Detected ripple clock \"song:inst3\|divider\[0\]\" as buffer" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "song:inst3\|divider\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "div_clk4hz:inst1\|clk_4hz " "Info: Detected ripple clock \"div_clk4hz:inst1\|clk_4hz\" as buffer" {  } { { "div_clk4hz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk4hz.v" 4 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_clk4hz:inst1\|clk_4hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "div_clk12mhz:inst\|clk_12mhz " "Info: Detected ripple clock \"div_clk12mhz:inst\|clk_12mhz\" as buffer" {  } { { "div_clk12mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk12mhz.v" 3 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_clk12mhz:inst\|clk_12mhz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "div_clk1mhz:inst5\|clk_1mhz " "Info: Detected ripple clock \"div_clk1mhz:inst5\|clk_1mhz\" as buffer" {  } { { "div_clk1mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk1mhz.v" 4 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_clk1mhz:inst5\|clk_1mhz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_48mhz register div_clk1mhz:inst5\|cnt\[8\] register div_clk1mhz:inst5\|clk_1mhz 129.15 MHz 7.743 ns Internal " "Info: Clock \"clk_48mhz\" has Internal fmax of 129.15 MHz between source register \"div_clk1mhz:inst5\|cnt\[8\]\" and destination register \"div_clk1mhz:inst5\|clk_1mhz\" (period= 7.743 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.189 ns + Longest register register " "Info: + Longest register to register delay is 3.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_clk1mhz:inst5\|cnt\[8\] 1 REG LCFF_X42_Y20_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y20_N27; Fanout = 3; REG Node = 'div_clk1mhz:inst5\|cnt\[8\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_clk1mhz:inst5|cnt[8] } "NODE_NAME" } } { "div_clk1mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk1mhz.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.398 ns) 1.196 ns div_clk1mhz:inst5\|LessThan0~342 2 COMB LCCOMB_X42_Y19_N30 1 " "Info: 2: + IC(0.798 ns) + CELL(0.398 ns) = 1.196 ns; Loc. = LCCOMB_X42_Y19_N30; Fanout = 1; COMB Node = 'div_clk1mhz:inst5\|LessThan0~342'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { div_clk1mhz:inst5|cnt[8] div_clk1mhz:inst5|LessThan0~342 } "NODE_NAME" } } { "div_clk1mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk1mhz.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.393 ns) 1.838 ns div_clk1mhz:inst5\|LessThan0~344 3 COMB LCCOMB_X42_Y19_N22 1 " "Info: 3: + IC(0.249 ns) + CELL(0.393 ns) = 1.838 ns; Loc. = LCCOMB_X42_Y19_N22; Fanout = 1; COMB Node = 'div_clk1mhz:inst5\|LessThan0~344'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { div_clk1mhz:inst5|LessThan0~342 div_clk1mhz:inst5|LessThan0~344 } "NODE_NAME" } } { "div_clk1mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk1mhz.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.150 ns) 2.705 ns div_clk1mhz:inst5\|LessThan0~346 4 COMB LCCOMB_X42_Y21_N30 23 " "Info: 4: + IC(0.717 ns) + CELL(0.150 ns) = 2.705 ns; Loc. = LCCOMB_X42_Y21_N30; Fanout = 23; COMB Node = 'div_clk1mhz:inst5\|LessThan0~346'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { div_clk1mhz:inst5|LessThan0~344 div_clk1mhz:inst5|LessThan0~346 } "NODE_NAME" } } { "div_clk1mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk1mhz.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 3.105 ns div_clk1mhz:inst5\|clk_1mhz~5 5 COMB LCCOMB_X42_Y21_N26 1 " "Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 3.105 ns; Loc. = LCCOMB_X42_Y21_N26; Fanout = 1; COMB Node = 'div_clk1mhz:inst5\|clk_1mhz~5'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { div_clk1mhz:inst5|LessThan0~346 div_clk1mhz:inst5|clk_1mhz~5 } "NODE_NAME" } } { "div_clk1mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk1mhz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.189 ns div_clk1mhz:inst5\|clk_1mhz 6 REG LCFF_X42_Y21_N27 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.189 ns; Loc. = LCFF_X42_Y21_N27; Fanout = 2; REG Node = 'div_clk1mhz:inst5\|clk_1mhz'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { div_clk1mhz:inst5|clk_1mhz~5 div_clk1mhz:inst5|clk_1mhz } "NODE_NAME" } } { "div_clk1mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk1mhz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.175 ns ( 36.85 % ) " "Info: Total cell delay = 1.175 ns ( 36.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.014 ns ( 63.15 % ) " "Info: Total interconnect delay = 2.014 ns ( 63.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.189 ns" { div_clk1mhz:inst5|cnt[8] div_clk1mhz:inst5|LessThan0~342 div_clk1mhz:inst5|LessThan0~344 div_clk1mhz:inst5|LessThan0~346 div_clk1mhz:inst5|clk_1mhz~5 div_clk1mhz:inst5|clk_1mhz } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.189 ns" { div_clk1mhz:inst5|cnt[8] div_clk1mhz:inst5|LessThan0~342 div_clk1mhz:inst5|LessThan0~344 div_clk1mhz:inst5|LessThan0~346 div_clk1mhz:inst5|clk_1mhz~5 div_clk1mhz:inst5|clk_1mhz } { 0.000ns 0.798ns 0.249ns 0.717ns 0.250ns 0.000ns } { 0.000ns 0.398ns 0.393ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.340 ns - Smallest " "Info: - Smallest clock skew is -4.340 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_48mhz destination 4.273 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_48mhz\" to destination register is 4.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk_48mhz 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk_48mhz'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_48mhz } "NODE_NAME" } } { "yinyue.bdf" "" { Schematic "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/yinyue.bdf" { { 88 -152 16 104 "clk_48mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.787 ns) 3.444 ns div_clk12mhz:inst\|clk_12mhz 2 REG LCFF_X42_Y21_N1 6 " "Info: 2: + IC(1.698 ns) + CELL(0.787 ns) = 3.444 ns; Loc. = LCFF_X42_Y21_N1; Fanout = 6; REG Node = 'div_clk12mhz:inst\|clk_12mhz'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz } "NODE_NAME" } } { "div_clk12mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk12mhz.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.537 ns) 4.273 ns div_clk1mhz:inst5\|clk_1mhz 3 REG LCFF_X42_Y21_N27 2 " "Info: 3: + IC(0.292 ns) + CELL(0.537 ns) = 4.273 ns; Loc. = LCFF_X42_Y21_N27; Fanout = 2; REG Node = 'div_clk1mhz:inst5\|clk_1mhz'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { div_clk12mhz:inst|clk_12mhz div_clk1mhz:inst5|clk_1mhz } "NODE_NAME" } } { "div_clk1mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk1mhz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 53.43 % ) " "Info: Total cell delay = 2.283 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.990 ns ( 46.57 % ) " "Info: Total interconnect delay = 1.990 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.273 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz div_clk1mhz:inst5|clk_1mhz } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "4.273 ns" { clk_48mhz clk_48mhz~combout div_clk12mhz:inst|clk_12mhz div_clk1mhz:inst5|clk_1mhz } { 0.000ns 0.000ns 1.698ns 0.292ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_48mhz source 8.613 ns - Longest register " "Info: - Longest clock path from clock \"clk_48mhz\" to source register is 8.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk_48mhz 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk_48mhz'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_48mhz } "NODE_NAME" } } { "yinyue.bdf" "" { Schematic "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/yinyue.bdf" { { 88 -152 16 104 "clk_48mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.787 ns) 3.444 ns div_clk12mhz:inst\|clk_12mhz 2 REG LCFF_X42_Y21_N1 6 " "Info: 2: + IC(1.698 ns) + CELL(0.787 ns) = 3.444 ns; Loc. = LCFF_X42_Y21_N1; Fanout = 6; REG Node = 'div_clk12mhz:inst\|clk_12mhz'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz } "NODE_NAME" } } { "div_clk12mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk12mhz.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.386 ns) + CELL(0.000 ns) 6.830 ns div_clk12mhz:inst\|clk_12mhz~clkctrl 3 COMB CLKCTRL_G2 66 " "Info: 3: + IC(3.386 ns) + CELL(0.000 ns) = 6.830 ns; Loc. = CLKCTRL_G2; Fanout = 66; COMB Node = 'div_clk12mhz:inst\|clk_12mhz~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.386 ns" { div_clk12mhz:inst|clk_12mhz div_clk12mhz:inst|clk_12mhz~clkctrl } "NODE_NAME" } } { "div_clk12mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk12mhz.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.537 ns) 8.613 ns div_clk1mhz:inst5\|cnt\[8\] 4 REG LCFF_X42_Y20_N27 3 " "Info: 4: + IC(1.246 ns) + CELL(0.537 ns) = 8.613 ns; Loc. = LCFF_X42_Y20_N27; Fanout = 3; REG Node = 'div_clk1mhz:inst5\|cnt\[8\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { div_clk12mhz:inst|clk_12mhz~clkctrl div_clk1mhz:inst5|cnt[8] } "NODE_NAME" } } { "div_clk1mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk1mhz.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 26.51 % ) " "Info: Total cell delay = 2.283 ns ( 26.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.330 ns ( 73.49 % ) " "Info: Total interconnect delay = 6.330 ns ( 73.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.613 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz div_clk12mhz:inst|clk_12mhz~clkctrl div_clk1mhz:inst5|cnt[8] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.613 ns" { clk_48mhz clk_48mhz~combout div_clk12mhz:inst|clk_12mhz div_clk12mhz:inst|clk_12mhz~clkctrl div_clk1mhz:inst5|cnt[8] } { 0.000ns 0.000ns 1.698ns 3.386ns 1.246ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.273 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz div_clk1mhz:inst5|clk_1mhz } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "4.273 ns" { clk_48mhz clk_48mhz~combout div_clk12mhz:inst|clk_12mhz div_clk1mhz:inst5|clk_1mhz } { 0.000ns 0.000ns 1.698ns 0.292ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.613 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz div_clk12mhz:inst|clk_12mhz~clkctrl div_clk1mhz:inst5|cnt[8] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.613 ns" { clk_48mhz clk_48mhz~combout div_clk12mhz:inst|clk_12mhz div_clk12mhz:inst|clk_12mhz~clkctrl div_clk1mhz:inst5|cnt[8] } { 0.000ns 0.000ns 1.698ns 3.386ns 1.246ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "div_clk1mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk1mhz.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "div_clk1mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk1mhz.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.189 ns" { div_clk1mhz:inst5|cnt[8] div_clk1mhz:inst5|LessThan0~342 div_clk1mhz:inst5|LessThan0~344 div_clk1mhz:inst5|LessThan0~346 div_clk1mhz:inst5|clk_1mhz~5 div_clk1mhz:inst5|clk_1mhz } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.189 ns" { div_clk1mhz:inst5|cnt[8] div_clk1mhz:inst5|LessThan0~342 div_clk1mhz:inst5|LessThan0~344 div_clk1mhz:inst5|LessThan0~346 div_clk1mhz:inst5|clk_1mhz~5 div_clk1mhz:inst5|clk_1mhz } { 0.000ns 0.798ns 0.249ns 0.717ns 0.250ns 0.000ns } { 0.000ns 0.398ns 0.393ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.273 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz div_clk1mhz:inst5|clk_1mhz } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "4.273 ns" { clk_48mhz clk_48mhz~combout div_clk12mhz:inst|clk_12mhz div_clk1mhz:inst5|clk_1mhz } { 0.000ns 0.000ns 1.698ns 0.292ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.613 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz div_clk12mhz:inst|clk_12mhz~clkctrl div_clk1mhz:inst5|cnt[8] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.613 ns" { clk_48mhz clk_48mhz~combout div_clk12mhz:inst|clk_12mhz div_clk12mhz:inst|clk_12mhz~clkctrl div_clk1mhz:inst5|cnt[8] } { 0.000ns 0.000ns 1.698ns 3.386ns 1.246ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_48mhz 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk_48mhz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "song:inst3\|speaker song:inst3\|speaker clk_48mhz 111 ps " "Info: Found hold time violation between source  pin or register \"song:inst3\|speaker\" and destination pin or register \"song:inst3\|speaker\" for clock \"clk_48mhz\" (Hold time is 111 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.502 ns + Largest " "Info: + Largest clock skew is 0.502 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_48mhz destination 9.322 ns + Longest register " "Info: + Longest clock path from clock \"clk_48mhz\" to destination register is 9.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk_48mhz 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk_48mhz'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_48mhz } "NODE_NAME" } } { "yinyue.bdf" "" { Schematic "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/yinyue.bdf" { { 88 -152 16 104 "clk_48mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.787 ns) 3.444 ns div_clk12mhz:inst\|clk_12mhz 2 REG LCFF_X42_Y21_N1 6 " "Info: 2: + IC(1.698 ns) + CELL(0.787 ns) = 3.444 ns; Loc. = LCFF_X42_Y21_N1; Fanout = 6; REG Node = 'div_clk12mhz:inst\|clk_12mhz'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz } "NODE_NAME" } } { "div_clk12mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk12mhz.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 4.523 ns div_clk6mhz:inst2\|clk_6mhz 3 REG LCFF_X42_Y21_N25 15 " "Info: 3: + IC(0.292 ns) + CELL(0.787 ns) = 4.523 ns; Loc. = LCFF_X42_Y21_N25; Fanout = 15; REG Node = 'div_clk6mhz:inst2\|clk_6mhz'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { div_clk12mhz:inst|clk_12mhz div_clk6mhz:inst2|clk_6mhz } "NODE_NAME" } } { "div_clk6mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk6mhz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.787 ns) 6.897 ns song:inst3\|divider\[1\] 4 REG LCFF_X36_Y13_N5 3 " "Info: 4: + IC(1.587 ns) + CELL(0.787 ns) = 6.897 ns; Loc. = LCFF_X36_Y13_N5; Fanout = 3; REG Node = 'song:inst3\|divider\[1\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { div_clk6mhz:inst2|clk_6mhz song:inst3|divider[1] } "NODE_NAME" } } { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.275 ns) 7.886 ns song:inst3\|Equal0~162 5 COMB LCCOMB_X35_Y13_N6 1 " "Info: 5: + IC(0.714 ns) + CELL(0.275 ns) = 7.886 ns; Loc. = LCCOMB_X35_Y13_N6; Fanout = 1; COMB Node = 'song:inst3\|Equal0~162'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { song:inst3|divider[1] song:inst3|Equal0~162 } "NODE_NAME" } } { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.410 ns) 8.556 ns rtl~0 6 COMB LCCOMB_X35_Y13_N30 15 " "Info: 6: + IC(0.260 ns) + CELL(0.410 ns) = 8.556 ns; Loc. = LCCOMB_X35_Y13_N30; Fanout = 15; COMB Node = 'rtl~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { song:inst3|Equal0~162 rtl~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.537 ns) 9.322 ns song:inst3\|speaker 7 REG LCFF_X35_Y13_N11 2 " "Info: 7: + IC(0.229 ns) + CELL(0.537 ns) = 9.322 ns; Loc. = LCFF_X35_Y13_N11; Fanout = 2; REG Node = 'song:inst3\|speaker'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { rtl~0 song:inst3|speaker } "NODE_NAME" } } { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.542 ns ( 48.72 % ) " "Info: Total cell delay = 4.542 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.780 ns ( 51.28 % ) " "Info: Total interconnect delay = 4.780 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.322 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz div_clk6mhz:inst2|clk_6mhz song:inst3|divider[1] song:inst3|Equal0~162 rtl~0 song:inst3|speaker } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.322 ns" { clk_48mhz clk_48mhz~combout div_clk12mhz:inst|clk_12mhz div_clk6mhz:inst2|clk_6mhz song:inst3|divider[1] song:inst3|Equal0~162 rtl~0 song:inst3|speaker } { 0.000ns 0.000ns 1.698ns 0.292ns 1.587ns 0.714ns 0.260ns 0.229ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.275ns 0.410ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_48mhz source 8.820 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_48mhz\" to source register is 8.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk_48mhz 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk_48mhz'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_48mhz } "NODE_NAME" } } { "yinyue.bdf" "" { Schematic "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/yinyue.bdf" { { 88 -152 16 104 "clk_48mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.787 ns) 3.444 ns div_clk12mhz:inst\|clk_12mhz 2 REG LCFF_X42_Y21_N1 6 " "Info: 2: + IC(1.698 ns) + CELL(0.787 ns) = 3.444 ns; Loc. = LCFF_X42_Y21_N1; Fanout = 6; REG Node = 'div_clk12mhz:inst\|clk_12mhz'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz } "NODE_NAME" } } { "div_clk12mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk12mhz.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 4.523 ns div_clk6mhz:inst2\|clk_6mhz 3 REG LCFF_X42_Y21_N25 15 " "Info: 3: + IC(0.292 ns) + CELL(0.787 ns) = 4.523 ns; Loc. = LCFF_X42_Y21_N25; Fanout = 15; REG Node = 'div_clk6mhz:inst2\|clk_6mhz'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { div_clk12mhz:inst|clk_12mhz div_clk6mhz:inst2|clk_6mhz } "NODE_NAME" } } { "div_clk6mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk6mhz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.787 ns) 6.897 ns song:inst3\|divider\[12\] 4 REG LCFF_X36_Y13_N27 3 " "Info: 4: + IC(1.587 ns) + CELL(0.787 ns) = 6.897 ns; Loc. = LCFF_X36_Y13_N27; Fanout = 3; REG Node = 'song:inst3\|divider\[12\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { div_clk6mhz:inst2|clk_6mhz song:inst3|divider[12] } "NODE_NAME" } } { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.275 ns) 7.665 ns song:inst3\|Equal0~165 5 COMB LCCOMB_X35_Y13_N18 1 " "Info: 5: + IC(0.493 ns) + CELL(0.275 ns) = 7.665 ns; Loc. = LCCOMB_X35_Y13_N18; Fanout = 1; COMB Node = 'song:inst3\|Equal0~165'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { song:inst3|divider[12] song:inst3|Equal0~165 } "NODE_NAME" } } { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 8.054 ns rtl~0 6 COMB LCCOMB_X35_Y13_N30 15 " "Info: 6: + IC(0.239 ns) + CELL(0.150 ns) = 8.054 ns; Loc. = LCCOMB_X35_Y13_N30; Fanout = 15; COMB Node = 'rtl~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { song:inst3|Equal0~165 rtl~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.537 ns) 8.820 ns song:inst3\|speaker 7 REG LCFF_X35_Y13_N11 2 " "Info: 7: + IC(0.229 ns) + CELL(0.537 ns) = 8.820 ns; Loc. = LCFF_X35_Y13_N11; Fanout = 2; REG Node = 'song:inst3\|speaker'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { rtl~0 song:inst3|speaker } "NODE_NAME" } } { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.282 ns ( 48.55 % ) " "Info: Total cell delay = 4.282 ns ( 48.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.538 ns ( 51.45 % ) " "Info: Total interconnect delay = 4.538 ns ( 51.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz div_clk6mhz:inst2|clk_6mhz song:inst3|divider[12] song:inst3|Equal0~165 rtl~0 song:inst3|speaker } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clk_48mhz clk_48mhz~combout div_clk12mhz:inst|clk_12mhz div_clk6mhz:inst2|clk_6mhz song:inst3|divider[12] song:inst3|Equal0~165 rtl~0 song:inst3|speaker } { 0.000ns 0.000ns 1.698ns 0.292ns 1.587ns 0.493ns 0.239ns 0.229ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.275ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.322 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz div_clk6mhz:inst2|clk_6mhz song:inst3|divider[1] song:inst3|Equal0~162 rtl~0 song:inst3|speaker } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.322 ns" { clk_48mhz clk_48mhz~combout div_clk12mhz:inst|clk_12mhz div_clk6mhz:inst2|clk_6mhz song:inst3|divider[1] song:inst3|Equal0~162 rtl~0 song:inst3|speaker } { 0.000ns 0.000ns 1.698ns 0.292ns 1.587ns 0.714ns 0.260ns 0.229ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.275ns 0.410ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz div_clk6mhz:inst2|clk_6mhz song:inst3|divider[12] song:inst3|Equal0~165 rtl~0 song:inst3|speaker } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clk_48mhz clk_48mhz~combout div_clk12mhz:inst|clk_12mhz div_clk6mhz:inst2|clk_6mhz song:inst3|divider[12] song:inst3|Equal0~165 rtl~0 song:inst3|speaker } { 0.000ns 0.000ns 1.698ns 0.292ns 1.587ns 0.493ns 0.239ns 0.229ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.275ns 0.150ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns song:inst3\|speaker 1 REG LCFF_X35_Y13_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y13_N11; Fanout = 2; REG Node = 'song:inst3\|speaker'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:inst3|speaker } "NODE_NAME" } } { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns song:inst3\|speaker~2 2 COMB LCCOMB_X35_Y13_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X35_Y13_N10; Fanout = 1; COMB Node = 'song:inst3\|speaker~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { song:inst3|speaker song:inst3|speaker~2 } "NODE_NAME" } } { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns song:inst3\|speaker 3 REG LCFF_X35_Y13_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X35_Y13_N11; Fanout = 2; REG Node = 'song:inst3\|speaker'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { song:inst3|speaker~2 song:inst3|speaker } "NODE_NAME" } } { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { song:inst3|speaker song:inst3|speaker~2 song:inst3|speaker } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { song:inst3|speaker song:inst3|speaker~2 song:inst3|speaker } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "song.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/song.v" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.322 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz div_clk6mhz:inst2|clk_6mhz song:inst3|divider[1] song:inst3|Equal0~162 rtl~0 song:inst3|speaker } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.322 ns" { clk_48mhz clk_48mhz~combout div_clk12mhz:inst|clk_12mhz div_clk6mhz:inst2|clk_6mhz song:inst3|divider[1] song:inst3|Equal0~162 rtl~0 song:inst3|speaker } { 0.000ns 0.000ns 1.698ns 0.292ns 1.587ns 0.714ns 0.260ns 0.229ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.275ns 0.410ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz div_clk6mhz:inst2|clk_6mhz song:inst3|divider[12] song:inst3|Equal0~165 rtl~0 song:inst3|speaker } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clk_48mhz clk_48mhz~combout div_clk12mhz:inst|clk_12mhz div_clk6mhz:inst2|clk_6mhz song:inst3|divider[12] song:inst3|Equal0~165 rtl~0 song:inst3|speaker } { 0.000ns 0.000ns 1.698ns 0.292ns 1.587ns 0.493ns 0.239ns 0.229ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.275ns 0.150ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { song:inst3|speaker song:inst3|speaker~2 song:inst3|speaker } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { song:inst3|speaker song:inst3|speaker~2 song:inst3|speaker } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_48mhz dig\[0\] quma:inst7\|dig\[0\] 15.114 ns register " "Info: tco from clock \"clk_48mhz\" to destination pin \"dig\[0\]\" through register \"quma:inst7\|dig\[0\]\" is 15.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_48mhz source 8.889 ns + Longest register " "Info: + Longest clock path from clock \"clk_48mhz\" to source register is 8.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk_48mhz 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk_48mhz'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_48mhz } "NODE_NAME" } } { "yinyue.bdf" "" { Schematic "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/yinyue.bdf" { { 88 -152 16 104 "clk_48mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.787 ns) 3.444 ns div_clk12mhz:inst\|clk_12mhz 2 REG LCFF_X42_Y21_N1 6 " "Info: 2: + IC(1.698 ns) + CELL(0.787 ns) = 3.444 ns; Loc. = LCFF_X42_Y21_N1; Fanout = 6; REG Node = 'div_clk12mhz:inst\|clk_12mhz'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz } "NODE_NAME" } } { "div_clk12mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk12mhz.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 4.523 ns div_clk1mhz:inst5\|clk_1mhz 3 REG LCFF_X42_Y21_N27 2 " "Info: 3: + IC(0.292 ns) + CELL(0.787 ns) = 4.523 ns; Loc. = LCFF_X42_Y21_N27; Fanout = 2; REG Node = 'div_clk1mhz:inst5\|clk_1mhz'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { div_clk12mhz:inst|clk_12mhz div_clk1mhz:inst5|clk_1mhz } "NODE_NAME" } } { "div_clk1mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk1mhz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.616 ns) + CELL(0.000 ns) 7.139 ns div_clk1mhz:inst5\|clk_1mhz~clkctrl 4 COMB CLKCTRL_G12 6 " "Info: 4: + IC(2.616 ns) + CELL(0.000 ns) = 7.139 ns; Loc. = CLKCTRL_G12; Fanout = 6; COMB Node = 'div_clk1mhz:inst5\|clk_1mhz~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { div_clk1mhz:inst5|clk_1mhz div_clk1mhz:inst5|clk_1mhz~clkctrl } "NODE_NAME" } } { "div_clk1mhz.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/div_clk1mhz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.537 ns) 8.889 ns quma:inst7\|dig\[0\] 5 REG LCFF_X44_Y19_N1 1 " "Info: 5: + IC(1.213 ns) + CELL(0.537 ns) = 8.889 ns; Loc. = LCFF_X44_Y19_N1; Fanout = 1; REG Node = 'quma:inst7\|dig\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { div_clk1mhz:inst5|clk_1mhz~clkctrl quma:inst7|dig[0] } "NODE_NAME" } } { "quma.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/quma.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.070 ns ( 34.54 % ) " "Info: Total cell delay = 3.070 ns ( 34.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.819 ns ( 65.46 % ) " "Info: Total interconnect delay = 5.819 ns ( 65.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.889 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz div_clk1mhz:inst5|clk_1mhz div_clk1mhz:inst5|clk_1mhz~clkctrl quma:inst7|dig[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.889 ns" { clk_48mhz clk_48mhz~combout div_clk12mhz:inst|clk_12mhz div_clk1mhz:inst5|clk_1mhz div_clk1mhz:inst5|clk_1mhz~clkctrl quma:inst7|dig[0] } { 0.000ns 0.000ns 1.698ns 0.292ns 2.616ns 1.213ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "quma.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/quma.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.975 ns + Longest register pin " "Info: + Longest register to pin delay is 5.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns quma:inst7\|dig\[0\] 1 REG LCFF_X44_Y19_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y19_N1; Fanout = 1; REG Node = 'quma:inst7\|dig\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { quma:inst7|dig[0] } "NODE_NAME" } } { "quma.v" "" { Text "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/quma.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.353 ns) + CELL(2.622 ns) 5.975 ns dig\[0\] 2 PIN PIN_AB26 0 " "Info: 2: + IC(3.353 ns) + CELL(2.622 ns) = 5.975 ns; Loc. = PIN_AB26; Fanout = 0; PIN Node = 'dig\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.975 ns" { quma:inst7|dig[0] dig[0] } "NODE_NAME" } } { "yinyue.bdf" "" { Schematic "C:/Users/xu/Desktop/“Ù¿÷≤•∑≈∆˜781/yinyue/yinyue.bdf" { { 112 928 1104 128 "dig\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 43.88 % ) " "Info: Total cell delay = 2.622 ns ( 43.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.353 ns ( 56.12 % ) " "Info: Total interconnect delay = 3.353 ns ( 56.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.975 ns" { quma:inst7|dig[0] dig[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "5.975 ns" { quma:inst7|dig[0] dig[0] } { 0.000ns 3.353ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.889 ns" { clk_48mhz div_clk12mhz:inst|clk_12mhz div_clk1mhz:inst5|clk_1mhz div_clk1mhz:inst5|clk_1mhz~clkctrl quma:inst7|dig[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.889 ns" { clk_48mhz clk_48mhz~combout div_clk12mhz:inst|clk_12mhz div_clk1mhz:inst5|clk_1mhz div_clk1mhz:inst5|clk_1mhz~clkctrl quma:inst7|dig[0] } { 0.000ns 0.000ns 1.698ns 0.292ns 2.616ns 1.213ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.975 ns" { quma:inst7|dig[0] dig[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "5.975 ns" { quma:inst7|dig[0] dig[0] } { 0.000ns 3.353ns } { 0.000ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Allocated 182 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 17 23:03:59 2014 " "Info: Processing ended: Wed Dec 17 23:03:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
