--
-- VHDL ARCHITECTURE ECE411.MUX4_7.UNTITLED
--
-- CREATED:
--          BY - HERSTAD.STDT (EESN25.EWS.UIUC.EDU)
--          AT - 14:52:00 03/12/03
--
-- GENERATED BY MENTOR GRAPHICS' HDL DESIGNER(TM) 2001.5 (BUILD 170)
--
-- HDS INTERFACE_START
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
LIBRARY ECE411;
USE ECE411.LC3B_TYPES.ALL;

ENTITY MUX4_7 IS
PORT( 
	A   : IN     STD_LOGIC_VECTOR (6 DOWNTO 0);
	B   : IN     STD_LOGIC_VECTOR (6 DOWNTO 0);
	C   : IN     STD_LOGIC_VECTOR (6 DOWNTO 0);
	D   : IN     STD_LOGIC_VECTOR (6 DOWNTO 0);
	SEL : IN     STD_LOGIC_VECTOR (1 DOWNTO 0);
	F   : OUT    STD_LOGIC_VECTOR (6 DOWNTO 0)
);
-- DECLARATIONS
END MUX4_7 ;

-- HDS INTERFACE_END
ARCHITECTURE UNTITLED OF MUX4_7 IS
SIGNAL TEMP : STD_LOGIC_VECTOR (6 DOWNTO 0);
BEGIN
	PROCESS (A, B, C, D, SEL)
	BEGIN  -- PROCESS
		CASE SEL IS
		WHEN "00" =>
			TEMP <= A;
		WHEN "01" => 
			TEMP <= B;
		WHEN "10" => 
			TEMP <= C;
		WHEN "11" => 
			TEMP <= D;
		WHEN OTHERS =>
			TEMP <= (OTHERS => 'X');
		END CASE;
	END PROCESS;
	F <= TEMP AFTER DELAY_MUX4;
END UNTITLED;