

Implementation tool: Xilinx Vivado v.2023.2
Project:             sisd
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Sat Jun 22 22:18:15 +0200 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            550
FF:             756
DSP:              3
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.745
Timing met
