```markdown
# Table of Contents

- Chapter 16 Memory Circuits
  - 16.1 Array Architectures
    - 16.1.1 Sensing Basics
      - NMOS Sense Amplifier (NSA)
      - The Open Array Architecture
      - PMOS Sense Amplifier (PSA)
      - Refresh Operation
    - 16.1.2 The Folded Array
    - Layout of the DRAM Memory Bit (Mbit)
    - 16.1.3 Chip Organization
  - 16.2 Peripheral Circuits
    - 16.2.1 Sense Amplifier Design
      - Kickback Noise and Clock Feedthrough
      - Memory
      - Current Draw
      - Contention Current (Switching Current)
      - Removing Sense Amplifier Memory
      - Creating an Imbalance and Reducing Kickback Noise
      - Increasing the Input Range
      - Simulation Examples
    - 16.2.2 Row/Column Decoders
      - Global and Local Decoders
      - Reducing Decoder Layout Area
    - 16.2.3 Row Drivers
  - 16.3 Memory Cells
    - 16.3.1 The SRAM Cell
    - 16.3.2 Read-Only Memory (ROM)
    - 16.3.3 Floating Gate Memory
      - The Threshold Voltage
      - Erasable Programmable Read-Only Memory (EPROM)
      - Flash Memory
  - Additional Reading
  - Problems
    - Problem 16.1 to 16.20
```
