# Logical Circuitry Homework (2017-Mar-13) _Answers_
#### _Ali Mohammad Pur Fard, Farnaz Asrari, Benyamin Tafreshian, Kiana Saati_

----

# 1

A=0b1101011 = 0b11101011 (1's,2's)

B=0b1010 = 0b11111010(1's) 0b11111011(2's)

A+B = ?

##### a) 1's Comp
###### Sol
- 1110 1011
- 1111 1010
- =======
- 1110 0101

No overflow

##### b) 2's Comp
###### Sol
- 1110 1011
- 1111 1011
- =======
- 1110 0101

Complete, no overflow

##### c) Sign-Magnitude
###### Sol
- 1010 1011
- 1000 0010
- ======== -> Sign is 1
- 1010 1101

Complete, no overflow. Sign-bit is set

----
## 2

#### a) Int(Int(625,10),8)
##### Sol
###### (1)
+ 625 = 512 + 64 + 32 + 16 + 1
+ 0b 001 001 110 001

=> 0c1161

###### (2)
+ 625/8 = 78, 1
+ 78/8  = 9, 6
+ 9/8   = 1, 1

=> 0c1161

#### b) Int(Int(1950,10),BCD)
###### Sol

+ 0b 0001 1001 0101 0000

#### c) Int(Int(365,8),16)
###### Sol
+ 365 -> 011 110 101
+ 1111 0101 -> 0xf9

#### d) Int(Int(c3df,16),8)
###### Sol
+ c3df -> 1100 0011 1101 1111
+ 001 100 001 111 011 111
+ 0c141737
----
# 3
##### Sol

+ 742.25
+ 364.73
+ =====
+ 1346

Int(Int(1346,8),{2,16})
->
0b1011100110
##### Bin
+ 0b1011100110

##### Hex
+ 0x2e6

----
# 4

#### a) asciibin( "LOGIC" )
+ 1001101 1001111 1000111 1001001 100001

#### b) binascii( 0b100001011010011101110 )

+ Bif

----
# 5
### To string:
+ ##### and(or(x1,and(x2,x3)), or(x7,and(x4,or(x5,x6))))

### To logical expression:
+ #### ( ( x1 + ( x2 . x3 ) ) . ( x7 + ( x4 . ( x5 + x6 ) ) ) )
#### All Nand:
 +  ((x1+x2.x3)(x7+x4.(x5+x6)))

   + or : nand(nand(a,a),nand(b,b))

   + and : nand (nand (a,b), nand(a,b))
  + nand (nand (nand(nand(x1,x1),nand(nand (nand (x2,x3), nand(x2,x3)),nand (nand (x2,x3), nand(x2,x3)))),nand(nand(x7,x7),nand(nand (nand (x4,nand(nand(x5,x5),nand(x6,x6))), nand(x4,nand(nand(x5,x5),nand(x6,x6)))),nand (nand (x4,nand(nand(x5,x5),nand(x6,x6))), nand(x4,nand(nand(x5,x5),nand(x6,x6))))))), nand(nand(nand(x1,x1),nand(nand (nand (x2,x3), nand(x2,x3)),nand (nand (x2,x3), nand(x2,x3)))),nand(nand(x7,x7),nand(nand (nand (x4,nand(nand(x5,x5),nand(x6,x6))), nand(x4,nand(nand(x5,x5),nand(x6,x6)))),nand (nand (x4,nand(nand(x5,x5),nand(x6,x6))), nand(x4,nand(nand(x5,x5),nand(x6,x6))))))))
   ##### To logical expression:
   + ( ( ( ( x1 ↑ x1 ) ↑ ( ( ( x2 ↑ x3 ) ↑ ( x2 ↑ x3 ) ) ↑ ( ( x2 ↑ x3 ) ↑ ( x2 ↑ x3 ) ) ) ) ↑ ( ( x7 ↑ x7 ) ↑ ( ( ( x4 ↑ ( ( x5 ↑ x5 ) ↑ ( x6 ↑ x6 ) ) ) ↑ ( x4 ↑ ( ( x5 ↑ x5 ) ↑ ( x6 ↑ x6 ) ) ) ) ↑ ( ( x4 ↑ ( ( x5 ↑ x5 ) ↑ ( x6 ↑ x6 ) ) ) ↑ ( x4 ↑ ( ( x5 ↑ x5 ) ↑ ( x6 ↑ x6 ) ) ) ) ) ) ) ↑ ( ( ( x1 ↑ x1 ) ↑ ( ( ( x2 ↑ x3 ) ↑ ( x2 ↑ x3 ) ) ↑ ( ( x2 ↑ x3 ) ↑ ( x2 ↑ x3 ) ) ) ) ↑ ( ( x7 ↑ x7 ) ↑ ( ( ( x4 ↑ ( ( x5 ↑ x5 ) ↑ ( x6 ↑ x6 ) ) ) ↑ ( x4 ↑ ( ( x5 ↑ x5 ) ↑ ( x6 ↑ x6 ) ) ) ) ↑ ( ( x4 ↑ ( ( x5 ↑ x5 ) ↑ ( x6 ↑ x6 ) ) ) ↑ ( x4 ↑ ( ( x5 ↑ x5 ) ↑ ( x6 ↑ x6 ) ) ) ) ) ) ) )

 #### All Nor:
  +  ((x1+x2.x3)(x7+x4.(x5+x6)))

   + or : nor(nor(a,b),nor(a,b))

   + and : nor(nor(a,a),nor(b,b))
  + nor(nor(nor (nor (x1,nor(nor(x2,x2),nor(x3,x3))), nor(x1,nor(nor(x2,x2),nor(x3,x3)))),nor (nor (x1,nor(nor(x2,x2),nor(x3,x3))), nor(x1,nor(nor(x2,x2),nor(x3,x3))))),nor(nor (nor (x7,nor(nor(x4,x4),nor(nor (nor (x5,x6), nor(x5,x6)),nor (nor (x5,x6), nor(x5,x6))))), nor(x7,nor(nor(x4,x4),nor(nor (nor (x5,x6), nor(x5,x6)),nor (nor (x5,x6), nor(x5,x6)))))),nor (nor (x7,nor(nor(x4,x4),nor(nor (nor (x5,x6), nor(x5,x6)),nor (nor (x5,x6), nor(x5,x6))))), nor(x7,nor(nor(x4,x4),nor(nor (nor (x5,x6), nor(x5,x6)),nor (nor (x5,x6), nor(x5,x6))))))))
   #### To logical expression:
   +  ( ( ( ( x1 ↓ ( ( x2 ↓ x2 ) ↓ ( x3 ↓ x3 ) ) ) ↓ ( x1 ↓ ( ( x2 ↓ x2 ) ↓ ( x3 ↓ x3 ) ) ) ) ↓ ( ( x1 ↓ ( ( x2 ↓ x2 ) ↓ ( x3 ↓ x3 ) ) ) ↓ ( x1 ↓ ( ( x2 ↓ x2 ) ↓ ( x3 ↓ x3 ) ) ) ) ) ↓ ( ( ( x7 ↓ ( ( x4 ↓ x4 ) ↓ ( ( ( x5 ↓ x6 ) ↓ ( x5 ↓ x6 ) ) ↓ ( ( x5 ↓ x6 ) ↓ ( x5 ↓ x6 ) ) ) ) ) ↓ ( x7 ↓ ( ( x4 ↓ x4 ) ↓ ( ( ( x5 ↓ x6 ) ↓ ( x5 ↓ x6 ) ) ↓ ( ( x5 ↓ x6 ) ↓ ( x5 ↓ x6 ) ) ) ) ) ) ↓ ( ( x7 ↓ ( ( x4 ↓ x4 ) ↓ ( ( ( x5 ↓ x6 ) ↓ ( x5 ↓ x6 ) ) ↓ ( ( x5 ↓ x6 ) ↓ ( x5 ↓ x6 ) ) ) ) ) ↓ ( x7 ↓ ( ( x4 ↓ x4 ) ↓ ( ( ( x5 ↓ x6 ) ↓ ( x5 ↓ x6 ) ) ↓ ( ( x5 ↓ x6 ) ↓ ( x5 ↓ x6 ) ) ) ) ) ) ) )

#### Function f:
+ ##### f (x1,x2,x3,x4,x5,x6,x7) = ( ( x1 + ( x2 . x3 ) ) . ( x7 + ( x4 . ( x5 + x6 ) ) ) )

#### Verilog:
```verilog
module Func(input x1,x2,x3,x4,x5,x6,x7, output O);
wire O;
reg x1,x2,x3,x4,x5,x6,x7;
or(x5,x6,or_x56);
and(x4,or_x56,exp_0);
or(x7,exp_0,exp_1);
and(x2,x3,and_x23);
or(x1,and_x23,exp_2);
and(exp_2,exp_1,O);
endmodule
```

----
# 6

#### a) f(w,x,y,z) = x + xyz + not(x)y + wx + not(w)x + not(x)yz
= x(w+not(w)) + x + yz(x+not(x)) + y.not(x)

= x + yz + not(x)y

= y(z+not(x)) + x

= ( x + ( y . ( z + ~x ) ) )

#### b) f(x,y,z) = y(~z)(~z+~z(x)) + (~x+~z)(~xy + ~xz)
= ~x(y+z)(~z+~x) + ~zy(1+x)

= ~zy + x↓(y↓z)

= ((NOT X) NOR (NOT Z)) NOR (Y NOR Z)

----
# 7
#### a) ![Time Graph](./time.png "Prop vs Time Graph")
### Intermission: Functions:
 + Y(a,b,c) = or(and(a,b), and(not(a),xor(b,c)))

Y = ( ( a . b ) + ( ~a . ( b ⊕ c ) ) )

 + Z(a,b,c) = or(and(a,not(b)), and(not(a),c))

Z = ( ( a . ~b ) + ( ~a . c ) )
#### b) Truth table:

| A        | B           | C    | Y   | Z   |
| ------------- |:-------------:| -----:|:----:|-----:|
|0|0|0|0|0|
|0|0|1|1|1|
|0|1|0|1|0|
|0|1|1|0|1|
|1|0|0|0|1|
|1|0|1|0|1|
|1|1|0|1|0|
|1|1|1|1|0|

----
# 8
### Intermission: Truth Table:

| A        | B           | C    | _f_   |
| ------------- |:-------------:| -----:|:----:|
|0|0|0|1|
|0|0|1|0|
|0|1|0|0|
|0|1|1|1|
|1|0|0|0|
|1|0|1|0|
|1|1|0|0|
|1|1|1|1|

#### a) Most simple SOP/POS form
_** m1, m2, m4, m5, m6 **_

_** m0, m3, m7 **_

###### SOP :
AB~C + A~BC + ~ABC + ~AB~C + ~A~BC

##### SOP :
BC + ~A~B~C
##### POS :
(B+~C)(~B+C)(~A+B)

----
# 9
_f1_ = x1~x3 + ~x1x3 + x1~x3x4

_f2_ = x1~x3 + ~x1x3 + x1x3x4

#### a) Karnough Map
##### **_f1_**

| x1,x2\x3,x4 | 01 | 00 | 10 | 11
| : --- : | :---: | :---: | ---: |
| 01 |0|0|0|**1**|
| 00 |0|0|0|**1**|
| 10 |**1**|**1**|0|0|
| 11 |**1**|**1**|0|0|

-> x1~x3 + ~x1x3x4

##### **_f2_**

| x1,x2\x3,x4 | 01 | 00 | 10 | 11
| : --- : | :---: | :---: | ---: |
| 01 |0|0|0|**1**|
| 00 |0|0|0|**1**|
| 10 |**1**|**1**|0|**1**|
| 11 |**1**|**1**|0|**1**|

-> x1~x3 + x3x4

#### Mono Circuit:
```
   -     -     -     -
x1 x1 x2 x2 x3 x3 x4 x4
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |      ****************
|  |  |  |  |  |  |  |      *                *
|  |  |  |  |  |  |  |      *                  *
|  |  |  |  o---------------*                    *
|  |  |  |  |  |  |  |      *                     *
|  |  |  |  |  |  |  |      *                     *------+
|  |  |  |  |  |  |  |      *                     *      |
|  |  |  |  |  |  o---------*                    *       |
|  |  |  |  |  |  |  |      *                  *         |
|  |  |  |  |  |  |  |      *                *           |
|  |  |  |  |  |  |  |      ****************             |                *  *  *
                                                         |                  *          *
                                                         |                   *              *
                                                         |                   *                 *
                                                          ↳------------------*                    *
                                                          ↱------------------*                     *-------- f2
                                                         |                   *                    *
                                                         |                   *                 *
x1 x1 x2 x2 x3 x3 x4 x4                                  |                   *             *
|  |  |  |  |  |  |  |                                   |                  *          *
|  |  |  |  |  |  |  |                                   |                 *  *  *
|  |  |  |  |  |  |  |                                   |
|  |  |  |  |  |  |  |      ****************             |
|  |  |  |  |  |  |  |      *                *           |
|  |  |  |  |  |  |  |      *                  *         |
o---------------------------*                    *       |
|  |  |  |  |  |  |  |      *                     *      |
|  |  |  |  |  |  |  |      *                     *------+
|  |  |  |  |  |  |  |      *                     *      |
|  |  |  |  |  o------------*                    *       |
|  |  |  |  |  |  |  |      *                  *         |
|  |  |  |  |  |  |  |      *                *           |
|  |  |  |  |  |  |  |      ****************             |
|  |  |  |  |  |  |  |                                   |
|  |  |  |  |  |  |  |                                   |
   -     -     -     -                                   |
x1 x1 x2 x2 x3 x3 x4 x4                                  |
|  |  |  |  |  |  |  |                                   |
|  |  |  |  |  |  |  |                                   |
|  |  |  |  |  |  |  |                                   |
|  |  |  |  |  |  |  |      ****************             |                *  *  *
|  |  |  |  |  |  |  |      *                *           |                 *          *
|  o------------------------*                  *         |                  *              *
|  |  |  |  |  |  |  |      *                    *       |                   *                 *
|  |  |  |  |  |  |  |      *                     *      |-------------------*                    *
|  |  |  |  o---------------*                     *--------------------------*                     *-------- f1
|  |  |  |  |  |  |  |      *                     *                          *                    *
|  |  |  |  |  |  |  |      *                    *                           *                 *
|  |  |  |  |  |  o---------*                  *                            *              *
|  |  |  |  |  |  |  |      *                *                             *          *
|  |  |  |  |  |  |  |      ****************                              *  *  *
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
```

#### c) Cost

17 (12 + 5)

----
# 10

#### Truth Table:
| index | A        | B           | C    | D | _f_   |
| ------------- |:-------------:| -----:|:----:|:--------:|
|0|0|0|0|0|0|
|1|0|0|0|1|1|
|2|0|0|1|0|0|
|3|0|0|1|1|0|
|4|0|1|0|0|0|
|5|0|1|0|1|1|
|6|0|1|1|0|1|
|7|0|1|1|1|x|
|8|1|0|0|0|1|
|9|1|0|0|1|1|
|10|1|0|1|0|0|
|11|1|0|1|1|x|
|12|1|1|0|0|0|
|13|1|1|0|1|0|
|14|1|1|1|0|0|
|15|1|1|1|1|0|

#### SOP Kmap:
###### Map

| ---- | ~C.~D | ~C.D | C.D | C.~D |
| :--: | ---- | ---- | ---- | :--: |
| ~A.~B| 0| 1| 0| 0 |
| ~A.B| 0| 1| x| 1 |
| A.B| 0| 0| 0| 0 |
| A.~B| 1| 1| x| 0 |

###### Map Layout

| ---- | ~C.~D | ~C.D | C.D | C.~D |
| :---:| :----:| :----:| :----:|
| ~A.~B | 0 | 1 | 3 | 2 |
| ~A.B | 4 | 5 | 7 | 6 |
| A.B | 12 | 13 | 15 | 14 |
| A.~B | 8 | 9 | 11 | 10|

###### Terms:

~A~CD + A~B~C + ~ABC


Prime Implicants:
* (1,5), (8,9), (6,7)

Essential Prime Implicants:
* (1,5), (8,9), (6,7)

----

# 11

#### a) F(x) = x%3 ::
3-bit Input (a,b,c)
2-bit Output (x,y)
+ ##### Truth Table:
 + X:

| A        | B           | C    | _x_   |
| ------------- |:-------------:| -----:|:----:|
|0|0|0|0|
|0|0|1|1|
|0|1|0|0|
|0|1|1|0|
|1|0|0|1|
|1|0|1|0|
|1|1|0|0|
|1|1|1|1|

+ Y:

| A        | B           | C    | _y_   |
| ------------- |:-------------:| -----:|:----:|
|0|0|0|0|
|0|0|1|0|
|0|1|0|1|
|0|1|1|0|
|1|0|0|0|
|1|0|1|1|
|1|1|0|0|
|1|1|1|0|

* * Kmaps for X and Y


X

*map*

|----  | ~C| C |
| --- | --- | --- | --- |
| ~A.~B| 0| 1|
| ~A.B| 0| 0|
| A.B| 0| 1|
| A.~B| 1| 0|

*layout*

|----| ~C| C |
| --- | --- | --- | --- |
| ~A.~B| 0| 1|
| ~A.B| 2| 3|
| A.B| 6| 7|
| A.~B| 4| 5|

Y

*map*

| ---- | ~C| C |
| --- | --- | --- | --- |
| ~A.~B| 0| 0|
| ~A.B| 1| 0|
| A.B| 0| 0|
| A.~B| 0| 1|

*layout*

|----| ~C| C |
| --- | --- | --- | --- |
| ~A.~B| 0| 1|
| ~A.B| 2| 3|
| A.B| 6| 7|
| A.~B| 4| 5|


+ X = ~A~BC + A~B~C + ABC
+ Y = ~AB~C + A~BC

#### b) with given table

_f0,f1_ (x0,x1,c0,c1)

###### Truth Table:

| index | x0        | x1           | c0    | c1 | _f0,f1_   |
| ------------- |:-------------:| -----:|:----:|:--------:|
|0|0|0|0|0|0,0|
|1|0|0|0|1|0,0|
|2|0|0|1|0|0,0|
|3|0|0|1|1|0,0|
|4|0|1|0|0|0,0|
|5|0|1|0|1|0,1|
|6|0|1|1|0|0,0|
|7|0|1|1|1|0,1|
|8|1|0|0|0|0,0|
|9|1|0|0|1|0,0|
|10|1|0|1|0|1,0|
|11|1|0|1|1|1,0|
|12|1|1|0|0|0,0|
|13|1|1|0|1|0,1|
|14|1|1|1|0|1,0|
|15|1|1|1|1|1,1|

###### f0 : Kmap:

*map*

| ---- | ~C.~D	| ~C.D	| C.D	| C.~D|
| :---: | :---: | :---: | :---: | :---: |
| ~A.~B	| 0	| 0	| 0	| 0|
| ~A.B	| 0	| 0	| 0	| 0|
| A.B	| 0	| 0	| 1	| 1|
| A.~B	| 0	| 0	| 1	| 1|

*layout*

|----  | ~C.~D	| ~C.D	| C.D	| C.~D|
| :---: | :---: | :---: | :---: | :---: |
| ~A.~B	| 0	| 1	| 3	| 2|
| ~A.B	| 4	| 5	| 7	| 6|
| A.B	| 12	| 13	| 15	| 14|
| A.~B	| 8	| 9	| 11	| 10|

+ ##### _f0_ = AC

###### f1 : Kmap:

*map*

| ---- | ~C.~D	| ~C.D	| C.D	| C.~D|
| :---: | :---: | :---: | :---: | :---: |
| ~A.~B	| 0	| 0	| 0	| 0|
| ~A.B	| 0	| 1	| 1	| 0|
| A.B	| 0	| 1	| 1	| 0|
| A.~B	| 0	| 0	| 0	| 0|

*layout*

| ----  | ~C.~D	| ~C.D	| C.D	| C.~D|
| :---: | :---: | :---: | :---: | :---: |
| ~A.~B	| 0	| 1	| 3	| 2|
| ~A.B	| 4	| 5	| 7	| 6|
| A.B	| 12	| 13	| 15	| 14|
| A.~B	| 8	| 9	| 11	| 10|

+ ##### _f1_ = BD


* ### Sol : _(f0,f1)_ = (x0c0,x1c1)


----

# 12

#### a) _f_(a,b,c,d,e) = M(0,8,9,10,12,16,17,25,29) + D(2,7,13,23)

| ---- | A| B| C| D| E| Y|
|---|---|---|---|---|
| 0| 0| 0| 0| 0| 0| 0|
| 1| 0| 0| 0| 0| 1| 1|
| 2| 0| 0| 0| 1| 0| x|
| 3| 0| 0| 0| 1| 1| 1|
| 4| 0| 0| 1| 0| 0| 1|
| 5| 0| 0| 1| 0| 1| 1|
| 6| 0| 0| 1| 1| 0| 1|
| 7| 0| 0| 1| 1| 1| x|
| 8| 0| 1| 0| 0| 0| 0|
| 9| 0| 1| 0| 0| 1| 0|
| 10| 0| 1| 0| 1| 0| 0|
| 11| 0| 1| 0| 1| 1| 1|
| 12| 0| 1| 1| 0| 0| 0|
| 13| 0| 1| 1| 0| 1| x|
| 14| 0| 1| 1| 1| 0| 1|
| 15| 0| 1| 1| 1| 1| 1|
| 16| 1| 0| 0| 0| 0| 0|
| 17| 1| 0| 0| 0| 1| 0|
| 18| 1| 0| 0| 1| 0| 1|
| 19| 1| 0| 0| 1| 1| 1|
| 20| 1| 0| 1| 0| 0| 1|
| 21| 1| 0| 1| 0| 1| 1|
| 22| 1| 0| 1| 1| 0| 1|
| 23| 1| 0| 1| 1| 1| x|
| 24| 1| 1| 0| 0| 0| 1|
| 25| 1| 1| 0| 0| 1| 0|
| 26| 1| 1| 0| 1| 0| 1|
| 27| 1| 1| 0| 1| 1| 1|
| 28| 1| 1| 1| 0| 0| 1|
| 29| 1| 1| 1| 0| 1| 0|
| 30| 1| 1| 1| 1| 0| 1|
| 31| 1| 1| 1| 1| 1| 1|

* ### **f = (A+C+E)(A+~B+D)(~B+D+~E)(~A+B+C+D)**

#### b) _f_(a,b,c,d,e) = m(0,2,3,8,14,15,16,18,24,26,27,29) + d(6,7,9,19,22)

| ---- | A| B| C| D| E| Y|
|---|---|---|---|---|
| 0| 0| 0| 0| 0| 0| 1|
| 1| 0| 0| 0| 0| 1| 0|
| 2| 0| 0| 0| 1| 0| 1|
| 3| 0| 0| 0| 1| 1| 1|
| 4| 0| 0| 1| 0| 0| 0|
| 5| 0| 0| 1| 0| 1| 0|
| 6| 0| 0| 1| 1| 0| x|
| 7| 0| 0| 1| 1| 1| x|
| 8| 0| 1| 0| 0| 0| 1|
| 9| 0| 1| 0| 0| 1| x|
| 10| 0| 1| 0| 1| 0| 0|
| 11| 0| 1| 0| 1| 1| 0|
| 12| 0| 1| 1| 0| 0| 0|
| 13| 0| 1| 1| 0| 1| 0|
| 14| 0| 1| 1| 1| 0| 1|
| 15| 0| 1| 1| 1| 1| 1|
| 16| 1| 0| 0| 0| 0| 1|
| 17| 1| 0| 0| 0| 1| 0|
| 18| 1| 0| 0| 1| 0| 1|
| 19| 1| 0| 0| 1| 1| x|
| 20| 1| 0| 1| 0| 0| 0|
| 21| 1| 0| 1| 0| 1| 0|
| 22| 1| 0| 1| 1| 0| 0|
| 23| 1| 0| 1| 1| 1| 0|
| 24| 1| 1| 0| 0| 0| 1|
| 25| 1| 1| 0| 0| 1| 0|
| 26| 1| 1| 0| 1| 0| 1|
| 27| 1| 1| 0| 1| 1| 1|
| 28| 1| 1| 1| 0| 0| 0|
| 29| 1| 1| 1| 0| 1| 1|
| 30| 1| 1| 1| 1| 0| 0|
| 31| 1| 1| 1| 1| 1| 0|


Kmap Groups::
+ (0,2,16,18)	-> ~B~C~E
+ (16,18,24,26)	-> A~C~E
+ (2,3,6,7)	-> ~A~BD
+ (6,7,14,15)	-> ~ACD
+ (18,19,26,27)	-> A~CD
+ (29)	-> ABC~DE

### **f = ~B~C~E + A~C~E + ~A~BD + ~ACD + A~CD + ABC~DE**

## Verilog Implementation:
```verilog
module F(input a,b,c,d,e, output f);
wire f;
reg a,b,c,d,e;
not(a,na);
not(b,nb);
not(c,nc);
not(d,nd);
not(e,not_e);
and(nb,nc,not_e,bce);
and(a,nc,not_e,ace);
and(na,nb,d,abd);
and(na,c,d,acd);
and(a,nc,d,ancd);
and(a,b,c,nd,e,abcde);
or(bce,ace,abd,acd,ancd,abcde,f);
endmodule;
```
