# Generate Make include to aid in flow
vlsi.core.build_system: make

vlsi.core.max_threads: 8

vlsi.inputs.power_spec_type: "cpf"
vlsi.inputs.power_spec_mode: "auto"

# Select tools
vlsi.core.sim_tool: "hammer.sim.vcs"
vlsi.core.power_tool: "hammer.power.joules"
vlsi.core.synthesis_tool: "hammer.synthesis.genus"
vlsi.core.par_tool: "hammer.par.innovus"


# Technology settings
vlsi.core.technology: hammer.intech22
vlsi.core.sram_generator_tool: hammer.intech22.sram_compiler

# Clock
vlsi.inputs.clocks: [
  {name: clock_uncore_clock, period: 4.0ns, uncertainty: 0.1ns}
]

# Simulation Settings
sim.inputs:
  timescale: "1ns/10ps"
  saif.mode: 'none'
  defines: [
    "INTCNOPWR",
    "INTC_NO_PWR_PINS",
    "INTC_EMULATION",
    "INTEL_NO_PWR_PINS",
    "INTEL_EMULATION",
    "INTC_FUNCTIONAL",
    ]
  defines_meta: 'append'
  options:
    - "-notice"
    - "-line"
    - "+warn=none"
    - "+lint=none"

# RTL Power Settings
power.inputs:
  level: "rtl"
  waveforms: []
  report_configs:
    - waveform_path: output/chipyard.harness.TestHarness.EnergyCharChuttleConfig/towers.fsdb
      report_name: towers
      output_formats:
      - report
