

================================================================
== Vitis HLS Report for 'zeropad1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config27_s'
================================================================
* Date:           Fri Mar  1 05:41:19 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.356 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       13|       13|  43.329 ns|  43.329 ns|   13|   13|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadLeft   |        7|        7|         1|          -|          -|     7|        no|
        |- CopyMain  |        4|        4|         2|          -|          -|     2|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       41|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       94|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       11|      135|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_10_fu_108_p2       |         +|   0|  0|   9|           2|           1|
    |i_8_fu_83_p2         |         +|   0|  0|  10|           3|           1|
    |ap_block_state2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_77_p2   |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln37_fu_102_p2  |      icmp|   0|  0|   8|           2|           3|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |ap_block_state4      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  41|          13|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  26|          5|    1|          5|
    |ap_done            |   9|          2|    1|          2|
    |i_5_fu_50          |   9|          2|    2|          4|
    |i_fu_46            |   9|          2|    3|          6|
    |layer27_out_blk_n  |   9|          2|    1|          2|
    |layer27_out_din    |  14|          3|  256|        768|
    |layer9_out_blk_n   |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  94|         20|  266|        791|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  4|   0|    4|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i_5_fu_50       |  2|   0|    2|          0|
    |i_fu_46         |  3|   0|    3|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 11|   0|   11|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config27>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config27>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config27>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config27>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config27>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config27>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config27>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config27>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config27>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  zeropad1d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config27>|  return value|
|layer9_out_dout             |   in|  256|     ap_fifo|                                                    layer9_out|       pointer|
|layer9_out_num_data_valid   |   in|    2|     ap_fifo|                                                    layer9_out|       pointer|
|layer9_out_fifo_cap         |   in|    2|     ap_fifo|                                                    layer9_out|       pointer|
|layer9_out_empty_n          |   in|    1|     ap_fifo|                                                    layer9_out|       pointer|
|layer9_out_read             |  out|    1|     ap_fifo|                                                    layer9_out|       pointer|
|layer27_out_din             |  out|  256|     ap_fifo|                                                   layer27_out|       pointer|
|layer27_out_num_data_valid  |   in|    5|     ap_fifo|                                                   layer27_out|       pointer|
|layer27_out_fifo_cap        |   in|    5|     ap_fifo|                                                   layer27_out|       pointer|
|layer27_out_full_n          |   in|    1|     ap_fifo|                                                   layer27_out|       pointer|
|layer27_out_write           |  out|    1|     ap_fifo|                                                   layer27_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

