Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9e8a5a2f23d64d91bab6ff1f90103ade --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ArrMult_4bit_tb_behav xil_defaultlib.ArrMult_4bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:18]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:19]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:20]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:22]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:24]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:25]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:28]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:29]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:35]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.ArrMult_4bit
Compiling module xil_defaultlib.ArrMult_4bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ArrMult_4bit_tb_behav
