# Verilog-Single-Cycle-Processor
Designed through my EECS 31L Class curriculum
