#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Dec 18 13:40:38 2017
# Process ID: 8812
# Current directory: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9092 F:\MZ7X\MZ702\s5\S05_CH11_fastcorner\prj\fast_corners\miz_sys\miz_sys.xpr
# Log file: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/vivado.log
# Journal file: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.xpr
INFO: [Project 1-313] Project file moved from 'F:/miz701N/7020/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'miz_sys.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/Miz_ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'miz_sys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
miz_sys_processing_system7_0_0
miz_sys_axi_vdma_0_0
miz_sys_xbar_1
miz_sys_v_axi4s_vid_out_0_0
miz_sys_rst_processing_system7_0_50M_0
miz_sys_v_tc_0_0
miz_sys_axi_vdma_1_0
miz_sys_clk_wiz_0_0
miz_sys_util_vector_logic_0_0
miz_sys_xbar_0
miz_sys_auto_pc_0
miz_sys_auto_us_0
miz_sys_auto_pc_1

open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 930.285 ; gain = 222.082
report_ip_status -name ip_status 
upgrade_ip [get_ips  {miz_sys_processing_system7_0_axi_periph_0 miz_sys_clk_wiz_0_0 miz_sys_v_axi4s_vid_out_0_0 miz_sys_axi_vdma_0_0 miz_sys_util_vector_logic_0_0 miz_sys_v_tc_0_0 miz_sys_processing_system7_0_0 miz_sys_axi_mem_intercon_0 miz_sys_rst_processing_system7_0_50M_0 miz_sys_axi_vdma_1_0}] -log ip_upgrade.log
Upgrading 'F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd'
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_1
Adding cell -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
Adding cell -- xilinx.com:hls:hls_fast_corner:1.0 - hls_fast_corner_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <miz_sys> from BD file <F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd>
INFO: [IP_Flow 19-3422] Upgraded miz_sys_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 8 to revision 12
INFO: [IP_Flow 19-3422] Upgraded miz_sys_axi_vdma_0_0 (AXI Video Direct Memory Access 6.2) from revision 6 to revision 10
INFO: [IP_Flow 19-3422] Upgraded miz_sys_axi_vdma_1_0 (AXI Video Direct Memory Access 6.2) from revision 6 to revision 10
INFO: [IP_Flow 19-1972] Upgraded miz_sys_clk_wiz_0_0 from Clocking Wizard 5.2 to Clocking Wizard 5.3
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'resetn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'miz_sys_clk_wiz_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/PXLCLK_I(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef) and /clk_wiz_0_upgraded_ipi/clk_out2(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aclken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aresetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_ce(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/clken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/resetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
INFO: [IP_Flow 19-1972] Upgraded miz_sys_processing_system7_0_0 from ZYNQ7 Processing System 5.5 to ZYNQ7 Processing System 5.5
INFO: [IP_Flow 19-3422] Upgraded miz_sys_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 8 to revision 12
INFO: [IP_Flow 19-3422] Upgraded miz_sys_rst_processing_system7_0_50M_0 (Processor System Reset 5.0) from revision 8 to revision 10
INFO: [IP_Flow 19-3422] Upgraded miz_sys_util_vector_logic_0_0 (Utility Vector Logic 2.0) from revision 1 to revision 2
INFO: [IP_Flow 19-3422] Upgraded miz_sys_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 1 to revision 5
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/vid_io_out_ce(ce)
INFO: [IP_Flow 19-3422] Upgraded miz_sys_v_tc_0_0 (Video Timing Controller 6.1) from revision 6 to revision 10
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/resetn(rst)
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP miz_sys_clk_wiz_0_0' has identified issues that may require user intervention. Please review the upgrade log 'f:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd> 
Wrote  : <F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/ui/bd_c8dce80c.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.156 ; gain = 282.738
export_ip_user_files -of_objects [get_ips {miz_sys_processing_system7_0_axi_periph_0 miz_sys_clk_wiz_0_0 miz_sys_v_axi4s_vid_out_0_0 miz_sys_axi_vdma_0_0 miz_sys_util_vector_logic_0_0 miz_sys_v_tc_0_0 miz_sys_processing_system7_0_0 miz_sys_axi_mem_intercon_0 miz_sys_rst_processing_system7_0_50M_0 miz_sys_axi_vdma_1_0}] -no_script -sync -force -quiet
startgroup
set_property -dict [list CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333}] [get_bd_cells processing_system7_0]
endgroup
open_bd_design {F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd}
set_property synth_checkpoint_mode Hierarchical [get_files  F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd]
generate_target all [get_files  F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
Verilog Output written to : F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/hdl/miz_sys.v
Verilog Output written to : F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/hdl/miz_sys_wrapper.v
Wrote  : <F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] miz_sys_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FPGA_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_fast_corner_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/hw_handoff/miz_sys.hwh
Generated Block Design Tcl file F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/hw_handoff/miz_sys_bd.tcl
Generated Hardware Definition File F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/hdl/miz_sys.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1371.148 ; gain = 93.398
export_ip_user_files -of_objects [get_files F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd]
launch_runs -jobs 8 {miz_sys_processing_system7_0_0_synth_1 miz_sys_axi_vdma_0_0_synth_1 miz_sys_rst_processing_system7_0_50M_0_synth_1 miz_sys_axi_vdma_1_0_synth_1 miz_sys_v_tc_0_0_synth_1 miz_sys_v_axi4s_vid_out_0_0_synth_1 miz_sys_clk_wiz_0_0_synth_1 miz_sys_HDMI_FPGA_ML_0_0_synth_1 miz_sys_util_vector_logic_0_0_synth_1 miz_sys_hls_fast_corner_0_0_synth_1 miz_sys_xbar_1_synth_1 miz_sys_xbar_0_synth_1 miz_sys_auto_pc_0_synth_1 miz_sys_auto_us_0_synth_1 miz_sys_auto_pc_1_synth_1}
[Mon Dec 18 13:53:31 2017] Launched miz_sys_processing_system7_0_0_synth_1, miz_sys_axi_vdma_0_0_synth_1, miz_sys_rst_processing_system7_0_50M_0_synth_1, miz_sys_axi_vdma_1_0_synth_1, miz_sys_v_tc_0_0_synth_1, miz_sys_v_axi4s_vid_out_0_0_synth_1, miz_sys_clk_wiz_0_0_synth_1, miz_sys_HDMI_FPGA_ML_0_0_synth_1, miz_sys_util_vector_logic_0_0_synth_1, miz_sys_hls_fast_corner_0_0_synth_1, miz_sys_xbar_1_synth_1, miz_sys_xbar_0_synth_1, miz_sys_auto_pc_0_synth_1, miz_sys_auto_us_0_synth_1, miz_sys_auto_pc_1_synth_1...
Run output will be captured here:
miz_sys_processing_system7_0_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_processing_system7_0_0_synth_1/runme.log
miz_sys_axi_vdma_0_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_axi_vdma_0_0_synth_1/runme.log
miz_sys_rst_processing_system7_0_50M_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_rst_processing_system7_0_50M_0_synth_1/runme.log
miz_sys_axi_vdma_1_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_axi_vdma_1_0_synth_1/runme.log
miz_sys_v_tc_0_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_v_tc_0_0_synth_1/runme.log
miz_sys_v_axi4s_vid_out_0_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_v_axi4s_vid_out_0_0_synth_1/runme.log
miz_sys_clk_wiz_0_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_clk_wiz_0_0_synth_1/runme.log
miz_sys_HDMI_FPGA_ML_0_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_HDMI_FPGA_ML_0_0_synth_1/runme.log
miz_sys_util_vector_logic_0_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_util_vector_logic_0_0_synth_1/runme.log
miz_sys_hls_fast_corner_0_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_hls_fast_corner_0_0_synth_1/runme.log
miz_sys_xbar_1_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_xbar_1_synth_1/runme.log
miz_sys_xbar_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_xbar_0_synth_1/runme.log
miz_sys_auto_pc_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_auto_pc_0_synth_1/runme.log
miz_sys_auto_us_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_auto_us_0_synth_1/runme.log
miz_sys_auto_pc_1_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd] -directory F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.ip_user_files/sim_scripts -ip_user_files_dir F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.ip_user_files -ipstatic_source_dir F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.cache/compile_simlib/modelsim} {questa=F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.cache/compile_simlib/questa} {riviera=F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.cache/compile_simlib/riviera} {activehdl=F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec 18 13:56:29 2017] Launched miz_sys_axi_vdma_0_0_synth_1, miz_sys_axi_vdma_1_0_synth_1, miz_sys_auto_us_0_synth_1, miz_sys_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
miz_sys_axi_vdma_0_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_axi_vdma_0_0_synth_1/runme.log
miz_sys_axi_vdma_1_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_axi_vdma_1_0_synth_1/runme.log
miz_sys_auto_us_0_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_auto_us_0_synth_1/runme.log
miz_sys_auto_pc_1_synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/miz_sys_auto_pc_1_synth_1/runme.log
synth_1: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/synth_1/runme.log
[Mon Dec 18 13:56:29 2017] Launched impl_1...
Run output will be captured here: F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/impl_1/runme.log
file copy -force F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.sdk -hwspec F:/MZ7X/MZ702/s5/S05_CH11_fastcorner/prj/fast_corners/miz_sys/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 14:11:28 2017...
