

================================================================
== Vitis HLS Report for 'levmarq'
================================================================
* Date:           Sun Jun 23 03:48:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.956 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+------------+-----------+------------+-----+------------+---------+
        |                                             |                                  |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
        |                   Instance                  |              Module              |   min   |     max    |    min    |     max    | min |     max    |   Type  |
        +---------------------------------------------+----------------------------------+---------+------------+-----------+------------+-----+------------+---------+
        |grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208  |levmarq_Pipeline_VITIS_LOOP_19_3  |       17|  2147483664|  85.000 ns|  10.737 sec|   17|  2147483664|       no|
        +---------------------------------------------+----------------------------------+---------+------------+-----------+------------+-----+------------+---------+

        * Loop: 
        +--------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |    Iteration    |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1    |        ?|        ?|                ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_14_2  |        ?|        ?|  38 ~ 2147483685|          -|          -|     ?|        no|
        +--------------------+---------+---------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     170|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    15|     1430|    1146|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     914|    -|
|Register             |        -|     -|      865|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    15|     2295|    2230|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U12           |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  219|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U13           |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  219|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U11       |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14            |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15            |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16            |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   78|    0|
    |grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208  |levmarq_Pipeline_VITIS_LOOP_19_3    |        0|   0|  386|  223|    0|
    |mul_7s_7s_7_1_1_U18                          |mul_7s_7s_7_1_1                     |        0|   0|    0|   32|    0|
    |sitofp_32ns_32_4_no_dsp_1_U17                |sitofp_32ns_32_4_no_dsp_1           |        0|   0|    0|    0|    0|
    +---------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                    |        0|  15| 1430| 1146|    0|
    +---------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_429_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln14_fu_404_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln4_fu_362_p2     |         +|   0|  0|  38|          31|           1|
    |icmp_ln14_fu_399_p2   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln4_fu_357_p2    |      icmp|   0|  0|  39|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 170|         135|          67|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  422|         87|    1|         87|
    |g_address0            |   31|          6|    7|         42|
    |g_ce0                 |   14|          3|    1|          3|
    |g_d0                  |   20|          4|   32|        128|
    |grp_fu_222_ce         |    9|          2|    1|          2|
    |grp_fu_222_opcode     |   20|          4|    2|          8|
    |grp_fu_222_p0         |   54|         10|   32|        320|
    |grp_fu_222_p1         |   54|         10|   32|        320|
    |grp_fu_227_p0         |   14|          3|   32|         96|
    |grp_fu_227_p1         |   26|          5|   32|        160|
    |grp_fu_232_p0         |   14|          3|   32|         96|
    |grp_fu_232_p1         |   26|          5|   32|        160|
    |grp_fu_248_p0         |   31|          6|   32|        192|
    |grp_fu_248_p1         |   54|         10|   32|        320|
    |grp_fu_253_ce         |    9|          2|    1|          2|
    |grp_fu_253_p0         |   20|          4|   32|        128|
    |grp_fu_253_p1         |   20|          4|   32|        128|
    |grp_fu_258_ce         |    9|          2|    1|          2|
    |grp_fu_258_p0         |   20|          4|   32|        128|
    |grp_fu_258_p1         |   20|          4|   32|        128|
    |i_reg_185             |    9|          2|    8|         16|
    |indvars_iv10_reg_196  |    9|          2|   32|         64|
    |x_fu_88               |    9|          2|   31|         62|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  914|        184|  501|       2592|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |add_ln14_1_reg_576                                        |  32|   0|   32|          0|
    |add_ln14_reg_556                                          |   8|   0|    8|          0|
    |add_ln4_reg_510                                           |  31|   0|   31|          0|
    |ap_CS_fsm                                                 |  86|   0|   86|          0|
    |d_addr_reg_571                                            |   7|   0|    7|          0|
    |d_load_reg_597                                            |  32|   0|   32|          0|
    |dysq_load_reg_532                                         |  32|   0|   32|          0|
    |g_load_reg_581                                            |  32|   0|   32|          0|
    |grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_185                                                 |   8|   0|    8|          0|
    |indvars_iv10_reg_196                                      |  32|   0|   32|          0|
    |reg_269                                                   |  32|   0|   32|          0|
    |reg_276                                                   |  32|   0|   32|          0|
    |reg_282                                                   |  32|   0|   32|          0|
    |reg_288                                                   |  32|   0|   32|          0|
    |reg_296                                                   |  32|   0|   32|          0|
    |reg_303                                                   |  32|   0|   32|          0|
    |reg_308                                                   |  32|   0|   32|          0|
    |reg_314                                                   |  32|   0|   32|          0|
    |reg_320                                                   |  32|   0|   32|          0|
    |reg_325                                                   |  32|   0|   32|          0|
    |reg_330                                                   |  32|   0|   32|          0|
    |reg_335                                                   |  32|   0|   32|          0|
    |tmp_1_reg_592                                             |   7|   0|   14|          7|
    |trunc_ln15_reg_561                                        |   7|   0|    7|          0|
    |trunc_ln4_reg_478                                         |   7|   0|    7|          0|
    |weight_reg_547                                            |  32|   0|   32|          0|
    |x_assign_reg_515                                          |  32|   0|   32|          0|
    |x_fu_88                                                   |  31|   0|   31|          0|
    |x_s_reg_586                                               |  32|   0|   32|          0|
    |y_load_reg_537                                            |  32|   0|   32|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 865|   0|  872|          7|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|       levmarq|  return value|
|dummy          |   in|   32|     ap_none|         dummy|        scalar|
|ny             |   in|   32|     ap_none|            ny|        scalar|
|dysq_address0  |  out|   10|   ap_memory|          dysq|         array|
|dysq_ce0       |  out|    1|   ap_memory|          dysq|         array|
|dysq_q0        |   in|   32|   ap_memory|          dysq|         array|
|npar           |   in|   32|     ap_none|          npar|        scalar|
|g_address0     |  out|    7|   ap_memory|             g|         array|
|g_ce0          |  out|    1|   ap_memory|             g|         array|
|g_we0          |  out|    1|   ap_memory|             g|         array|
|g_d0           |  out|   32|   ap_memory|             g|         array|
|g_q0           |   in|   32|   ap_memory|             g|         array|
|d_address0     |  out|    7|   ap_memory|             d|         array|
|d_ce0          |  out|    1|   ap_memory|             d|         array|
|d_we0          |  out|    1|   ap_memory|             d|         array|
|d_d0           |  out|   32|   ap_memory|             d|         array|
|d_q0           |   in|   32|   ap_memory|             d|         array|
|y_address0     |  out|   10|   ap_memory|             y|         array|
|y_ce0          |  out|    1|   ap_memory|             y|         array|
|y_q0           |   in|   32|   ap_memory|             y|         array|
|h_address0     |  out|   14|   ap_memory|             h|         array|
|h_ce0          |  out|    1|   ap_memory|             h|         array|
|h_we0          |  out|    1|   ap_memory|             h|         array|
|h_d0           |  out|   32|   ap_memory|             h|         array|
|h_address1     |  out|   14|   ap_memory|             h|         array|
|h_ce1          |  out|    1|   ap_memory|             h|         array|
|h_q1           |   in|   32|   ap_memory|             h|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 86
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 2 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 66 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 87 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:3]   --->   Operation 88 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dummy"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dummy, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ny"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ny, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dysq, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dysq"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %npar"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %npar, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %g, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %g"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %d"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %h, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %h"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%npar_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %npar" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:3]   --->   Operation 105 'read' 'npar_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%ny_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ny" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:3]   --->   Operation 106 'read' 'ny_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%dummy_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dummy" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:3]   --->   Operation 107 'read' 'dummy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln4 = trunc i32 %dummy_read" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 108 'trunc' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%g_addr = getelementptr i32 %g, i64 0, i64 0" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:10]   --->   Operation 109 'getelementptr' 'g_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%g_addr_1 = getelementptr i32 %g, i64 0, i64 1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:11]   --->   Operation 110 'getelementptr' 'g_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%g_addr_2 = getelementptr i32 %g, i64 0, i64 2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:12]   --->   Operation 111 'getelementptr' 'g_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.46ns)   --->   "%store_ln4 = store i31 0, i31 %x" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 112 'store' 'store_ln4' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln4 = br void %VITIS_LOOP_14_2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 113 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.91>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%x_1 = load i31 %x" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 114 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln4_1 = zext i31 %x_1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 115 'zext' 'zext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.14ns)   --->   "%icmp_ln4 = icmp_slt  i32 %zext_ln4_1, i32 %ny_read" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 116 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (1.14ns)   --->   "%add_ln4 = add i31 %x_1, i31 1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 117 'add' 'add_ln4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %for.end34.loopexit, void %VITIS_LOOP_14_2.split" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 118 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [4/4] (2.91ns)   --->   "%x_assign = sitofp i32 %zext_ln4_1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 119 'sitofp' 'x_assign' <Predicate = (icmp_ln4)> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:23]   --->   Operation 120 'ret' 'ret_ln23' <Predicate = (!icmp_ln4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 121 [3/4] (2.91ns)   --->   "%x_assign = sitofp i32 %zext_ln4_1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 121 'sitofp' 'x_assign' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 122 [2/4] (2.91ns)   --->   "%x_assign = sitofp i32 %zext_ln4_1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 122 'sitofp' 'x_assign' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 123 [1/4] (2.91ns)   --->   "%x_assign = sitofp i32 %zext_ln4_1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 123 'sitofp' 'x_assign' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.16>
ST_6 : Operation 124 [4/4] (3.06ns)   --->   "%d_1 = fmul i32 %x_assign, i32 -0.67" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:5->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 124 'fmul' 'd_1' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [4/4] (3.16ns)   --->   "%d_2 = fmul i32 %x_assign, i32 -9.76" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 125 'fmul' 'd_2' <Predicate = true> <Delay = 3.16> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [4/4] (3.16ns)   --->   "%d_3 = fmul i32 %x_assign, i32 -4.21" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:11->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 126 'fmul' 'd_3' <Predicate = true> <Delay = 3.16> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 127 [3/4] (2.78ns)   --->   "%d_1 = fmul i32 %x_assign, i32 -0.67" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:5->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 127 'fmul' 'd_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [3/4] (2.78ns)   --->   "%d_2 = fmul i32 %x_assign, i32 -9.76" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 128 'fmul' 'd_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [3/4] (2.78ns)   --->   "%d_3 = fmul i32 %x_assign, i32 -4.21" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:11->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 129 'fmul' 'd_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.06>
ST_8 : Operation 130 [2/4] (2.78ns)   --->   "%d_1 = fmul i32 %x_assign, i32 -0.67" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:5->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 130 'fmul' 'd_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [2/4] (2.78ns)   --->   "%d_2 = fmul i32 %x_assign, i32 -9.76" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 131 'fmul' 'd_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [2/4] (2.78ns)   --->   "%d_3 = fmul i32 %x_assign, i32 -4.21" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:11->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 132 'fmul' 'd_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [4/4] (3.06ns)   --->   "%d_4 = fmul i32 %x_assign, i32 -0.76" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 133 'fmul' 'd_4' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.78>
ST_9 : Operation 134 [1/4] (2.78ns)   --->   "%d_1 = fmul i32 %x_assign, i32 -0.67" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:5->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 134 'fmul' 'd_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/4] (2.78ns)   --->   "%d_2 = fmul i32 %x_assign, i32 -9.76" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 135 'fmul' 'd_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/4] (2.78ns)   --->   "%d_3 = fmul i32 %x_assign, i32 -4.21" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:11->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 136 'fmul' 'd_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [3/4] (2.78ns)   --->   "%d_4 = fmul i32 %x_assign, i32 -0.76" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 137 'fmul' 'd_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 138 [5/5] (3.85ns)   --->   "%add_i = fadd i32 %d_1, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 138 'fadd' 'add_i' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [5/5] (3.95ns)   --->   "%add12_i = fadd i32 %d_2, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 139 'fadd' 'add12_i' <Predicate = true> <Delay = 3.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [5/5] (3.95ns)   --->   "%add24_i = fadd i32 %d_3, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 140 'fadd' 'add24_i' <Predicate = true> <Delay = 3.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [2/4] (2.78ns)   --->   "%d_4 = fmul i32 %x_assign, i32 -0.76" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 141 'fmul' 'd_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 142 [4/5] (3.57ns)   --->   "%add_i = fadd i32 %d_1, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 142 'fadd' 'add_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [4/5] (3.57ns)   --->   "%add12_i = fadd i32 %d_2, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 143 'fadd' 'add12_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [4/5] (3.57ns)   --->   "%add24_i = fadd i32 %d_3, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 144 'fadd' 'add24_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/4] (2.78ns)   --->   "%d_4 = fmul i32 %x_assign, i32 -0.76" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 145 'fmul' 'd_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.85>
ST_12 : Operation 146 [3/5] (3.57ns)   --->   "%add_i = fadd i32 %d_1, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 146 'fadd' 'add_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [3/5] (3.57ns)   --->   "%add12_i = fadd i32 %d_2, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 147 'fadd' 'add12_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [3/5] (3.57ns)   --->   "%add24_i = fadd i32 %d_3, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 148 'fadd' 'add24_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [5/5] (3.85ns)   --->   "%add_i1 = fadd i32 %d_4, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 149 'fadd' 'add_i1' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 150 [2/5] (3.57ns)   --->   "%add_i = fadd i32 %d_1, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 150 'fadd' 'add_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [2/5] (3.57ns)   --->   "%add12_i = fadd i32 %d_2, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 151 'fadd' 'add12_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [2/5] (3.57ns)   --->   "%add24_i = fadd i32 %d_3, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 152 'fadd' 'add24_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [4/5] (3.57ns)   --->   "%add_i1 = fadd i32 %d_4, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 153 'fadd' 'add_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 154 [1/5] (3.57ns)   --->   "%add_i = fadd i32 %d_1, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 154 'fadd' 'add_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/5] (3.57ns)   --->   "%add12_i = fadd i32 %d_2, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 155 'fadd' 'add12_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/5] (3.57ns)   --->   "%add24_i = fadd i32 %d_3, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 156 'fadd' 'add24_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [3/5] (3.57ns)   --->   "%add_i1 = fadd i32 %d_4, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 157 'fadd' 'add_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 158 [4/4] (3.06ns)   --->   "%mul1_i = fmul i32 %add_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 158 'fmul' 'mul1_i' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [4/4] (3.16ns)   --->   "%mul13_i = fmul i32 %add12_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 159 'fmul' 'mul13_i' <Predicate = true> <Delay = 3.16> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [4/4] (3.16ns)   --->   "%mul25_i = fmul i32 %add24_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 160 'fmul' 'mul25_i' <Predicate = true> <Delay = 3.16> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [2/5] (3.57ns)   --->   "%add_i1 = fadd i32 %d_4, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 161 'fadd' 'add_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 162 [3/4] (2.78ns)   --->   "%mul1_i = fmul i32 %add_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 162 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [3/4] (2.78ns)   --->   "%mul13_i = fmul i32 %add12_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 163 'fmul' 'mul13_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 164 [3/4] (2.78ns)   --->   "%mul25_i = fmul i32 %add24_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 164 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/5] (3.57ns)   --->   "%add_i1 = fadd i32 %d_4, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 165 'fadd' 'add_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.06>
ST_17 : Operation 166 [2/4] (2.78ns)   --->   "%mul1_i = fmul i32 %add_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 166 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [2/4] (2.78ns)   --->   "%mul13_i = fmul i32 %add12_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 167 'fmul' 'mul13_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [2/4] (2.78ns)   --->   "%mul25_i = fmul i32 %add24_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 168 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [4/4] (3.06ns)   --->   "%mul1_i1 = fmul i32 %add_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 169 'fmul' 'mul1_i1' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.78>
ST_18 : Operation 170 [1/4] (2.78ns)   --->   "%mul1_i = fmul i32 %add_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 170 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [1/4] (2.78ns)   --->   "%mul13_i = fmul i32 %add12_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 171 'fmul' 'mul13_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [1/4] (2.78ns)   --->   "%mul25_i = fmul i32 %add24_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 172 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [3/4] (2.78ns)   --->   "%mul1_i1 = fmul i32 %add_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 173 'fmul' 'mul1_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.95>
ST_19 : Operation 174 [5/5] (3.85ns)   --->   "%add2_i = fadd i32 %mul1_i, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 174 'fadd' 'add2_i' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 175 [5/5] (3.95ns)   --->   "%add14_i = fadd i32 %mul13_i, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 175 'fadd' 'add14_i' <Predicate = true> <Delay = 3.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 176 [5/5] (3.95ns)   --->   "%add26_i = fadd i32 %mul25_i, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 176 'fadd' 'add26_i' <Predicate = true> <Delay = 3.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 177 [2/4] (2.78ns)   --->   "%mul1_i1 = fmul i32 %add_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 177 'fmul' 'mul1_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 178 [4/5] (3.57ns)   --->   "%add2_i = fadd i32 %mul1_i, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 178 'fadd' 'add2_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 179 [4/5] (3.57ns)   --->   "%add14_i = fadd i32 %mul13_i, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 179 'fadd' 'add14_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [4/5] (3.57ns)   --->   "%add26_i = fadd i32 %mul25_i, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 180 'fadd' 'add26_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/4] (2.78ns)   --->   "%mul1_i1 = fmul i32 %add_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 181 'fmul' 'mul1_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.85>
ST_21 : Operation 182 [3/5] (3.57ns)   --->   "%add2_i = fadd i32 %mul1_i, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 182 'fadd' 'add2_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 183 [3/5] (3.57ns)   --->   "%add14_i = fadd i32 %mul13_i, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 183 'fadd' 'add14_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 184 [3/5] (3.57ns)   --->   "%add26_i = fadd i32 %mul25_i, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 184 'fadd' 'add26_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [5/5] (3.85ns)   --->   "%add2_i1 = fadd i32 %mul1_i1, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 185 'fadd' 'add2_i1' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.57>
ST_22 : Operation 186 [2/5] (3.57ns)   --->   "%add2_i = fadd i32 %mul1_i, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 186 'fadd' 'add2_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 187 [2/5] (3.57ns)   --->   "%add14_i = fadd i32 %mul13_i, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 187 'fadd' 'add14_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 188 [2/5] (3.57ns)   --->   "%add26_i = fadd i32 %mul25_i, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 188 'fadd' 'add26_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 189 [4/5] (3.57ns)   --->   "%add2_i1 = fadd i32 %mul1_i1, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 189 'fadd' 'add2_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.57>
ST_23 : Operation 190 [1/5] (3.57ns)   --->   "%add2_i = fadd i32 %mul1_i, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 190 'fadd' 'add2_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [1/5] (3.57ns)   --->   "%add14_i = fadd i32 %mul13_i, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 191 'fadd' 'add14_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 192 [1/5] (3.57ns)   --->   "%add26_i = fadd i32 %mul25_i, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 192 'fadd' 'add26_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 193 [3/5] (3.57ns)   --->   "%add2_i1 = fadd i32 %mul1_i1, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 193 'fadd' 'add2_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.57>
ST_24 : Operation 194 [4/4] (3.06ns)   --->   "%mul3_i = fmul i32 %add2_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 194 'fmul' 'mul3_i' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [4/4] (3.16ns)   --->   "%mul15_i = fmul i32 %add14_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 195 'fmul' 'mul15_i' <Predicate = true> <Delay = 3.16> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [4/4] (3.16ns)   --->   "%mul27_i = fmul i32 %add26_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 196 'fmul' 'mul27_i' <Predicate = true> <Delay = 3.16> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 197 [2/5] (3.57ns)   --->   "%add2_i1 = fadd i32 %mul1_i1, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 197 'fadd' 'add2_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.57>
ST_25 : Operation 198 [3/4] (2.78ns)   --->   "%mul3_i = fmul i32 %add2_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 198 'fmul' 'mul3_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 199 [3/4] (2.78ns)   --->   "%mul15_i = fmul i32 %add14_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 199 'fmul' 'mul15_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 200 [3/4] (2.78ns)   --->   "%mul27_i = fmul i32 %add26_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 200 'fmul' 'mul27_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 201 [1/5] (3.57ns)   --->   "%add2_i1 = fadd i32 %mul1_i1, i32 0.3" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 201 'fadd' 'add2_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.06>
ST_26 : Operation 202 [2/4] (2.78ns)   --->   "%mul3_i = fmul i32 %add2_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 202 'fmul' 'mul3_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 203 [2/4] (2.78ns)   --->   "%mul15_i = fmul i32 %add14_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 203 'fmul' 'mul15_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 204 [2/4] (2.78ns)   --->   "%mul27_i = fmul i32 %add26_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 204 'fmul' 'mul27_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 205 [4/4] (3.06ns)   --->   "%mul3_i1 = fmul i32 %add2_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 205 'fmul' 'mul3_i1' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.78>
ST_27 : Operation 206 [1/4] (2.78ns)   --->   "%mul3_i = fmul i32 %add2_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 206 'fmul' 'mul3_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 207 [1/4] (2.78ns)   --->   "%mul15_i = fmul i32 %add14_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 207 'fmul' 'mul15_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 208 [1/4] (2.78ns)   --->   "%mul27_i = fmul i32 %add26_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 208 'fmul' 'mul27_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 209 [3/4] (2.78ns)   --->   "%mul3_i1 = fmul i32 %add2_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 209 'fmul' 'mul3_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.95>
ST_28 : Operation 210 [5/5] (3.85ns)   --->   "%add4_i = fadd i32 %mul3_i, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 210 'fadd' 'add4_i' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 211 [5/5] (3.95ns)   --->   "%add16_i = fadd i32 %mul15_i, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 211 'fadd' 'add16_i' <Predicate = true> <Delay = 3.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 212 [5/5] (3.95ns)   --->   "%add28_i = fadd i32 %mul27_i, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 212 'fadd' 'add28_i' <Predicate = true> <Delay = 3.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [2/4] (2.78ns)   --->   "%mul3_i1 = fmul i32 %add2_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 213 'fmul' 'mul3_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.57>
ST_29 : Operation 214 [4/5] (3.57ns)   --->   "%add4_i = fadd i32 %mul3_i, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 214 'fadd' 'add4_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 215 [4/5] (3.57ns)   --->   "%add16_i = fadd i32 %mul15_i, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 215 'fadd' 'add16_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 216 [4/5] (3.57ns)   --->   "%add28_i = fadd i32 %mul27_i, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 216 'fadd' 'add28_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 217 [1/4] (2.78ns)   --->   "%mul3_i1 = fmul i32 %add2_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 217 'fmul' 'mul3_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.85>
ST_30 : Operation 218 [3/5] (3.57ns)   --->   "%add4_i = fadd i32 %mul3_i, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 218 'fadd' 'add4_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 219 [3/5] (3.57ns)   --->   "%add16_i = fadd i32 %mul15_i, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 219 'fadd' 'add16_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 220 [3/5] (3.57ns)   --->   "%add28_i = fadd i32 %mul27_i, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 220 'fadd' 'add28_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 221 [5/5] (3.85ns)   --->   "%add4_i1 = fadd i32 %mul3_i1, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 221 'fadd' 'add4_i1' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.57>
ST_31 : Operation 222 [2/5] (3.57ns)   --->   "%add4_i = fadd i32 %mul3_i, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 222 'fadd' 'add4_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 223 [2/5] (3.57ns)   --->   "%add16_i = fadd i32 %mul15_i, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 223 'fadd' 'add16_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 224 [2/5] (3.57ns)   --->   "%add28_i = fadd i32 %mul27_i, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 224 'fadd' 'add28_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 225 [4/5] (3.57ns)   --->   "%add4_i1 = fadd i32 %mul3_i1, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 225 'fadd' 'add4_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.57>
ST_32 : Operation 226 [1/5] (3.57ns)   --->   "%add4_i = fadd i32 %mul3_i, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 226 'fadd' 'add4_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 227 [1/5] (3.57ns)   --->   "%add16_i = fadd i32 %mul15_i, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 227 'fadd' 'add16_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 228 [1/5] (3.57ns)   --->   "%add28_i = fadd i32 %mul27_i, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 228 'fadd' 'add28_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 229 [3/5] (3.57ns)   --->   "%add4_i1 = fadd i32 %mul3_i1, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 229 'fadd' 'add4_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.57>
ST_33 : Operation 230 [4/4] (3.06ns)   --->   "%mul5_i = fmul i32 %add4_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 230 'fmul' 'mul5_i' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 231 [4/4] (3.16ns)   --->   "%mul17_i = fmul i32 %add16_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 231 'fmul' 'mul17_i' <Predicate = true> <Delay = 3.16> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 232 [4/4] (3.16ns)   --->   "%mul29_i = fmul i32 %add28_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 232 'fmul' 'mul29_i' <Predicate = true> <Delay = 3.16> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 233 [2/5] (3.57ns)   --->   "%add4_i1 = fadd i32 %mul3_i1, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 233 'fadd' 'add4_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.57>
ST_34 : Operation 234 [3/4] (2.78ns)   --->   "%mul5_i = fmul i32 %add4_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 234 'fmul' 'mul5_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 235 [3/4] (2.78ns)   --->   "%mul17_i = fmul i32 %add16_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 235 'fmul' 'mul17_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 236 [3/4] (2.78ns)   --->   "%mul29_i = fmul i32 %add28_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 236 'fmul' 'mul29_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 237 [1/5] (3.57ns)   --->   "%add4_i1 = fadd i32 %mul3_i1, i32 0.6" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 237 'fadd' 'add4_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.06>
ST_35 : Operation 238 [2/4] (2.78ns)   --->   "%mul5_i = fmul i32 %add4_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 238 'fmul' 'mul5_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 239 [2/4] (2.78ns)   --->   "%mul17_i = fmul i32 %add16_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 239 'fmul' 'mul17_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 240 [2/4] (2.78ns)   --->   "%mul29_i = fmul i32 %add28_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 240 'fmul' 'mul29_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 241 [4/4] (3.06ns)   --->   "%mul5_i1 = fmul i32 %add4_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 241 'fmul' 'mul5_i1' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.78>
ST_36 : Operation 242 [1/4] (2.78ns)   --->   "%mul5_i = fmul i32 %add4_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 242 'fmul' 'mul5_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 243 [1/4] (2.78ns)   --->   "%mul17_i = fmul i32 %add16_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 243 'fmul' 'mul17_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 244 [1/4] (2.78ns)   --->   "%mul29_i = fmul i32 %add28_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 244 'fmul' 'mul29_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 245 [3/4] (2.78ns)   --->   "%mul5_i1 = fmul i32 %add4_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 245 'fmul' 'mul5_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.95>
ST_37 : Operation 246 [5/5] (3.85ns)   --->   "%add6_i = fadd i32 %mul5_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 246 'fadd' 'add6_i' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 247 [5/5] (3.95ns)   --->   "%add18_i = fadd i32 %mul17_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 247 'fadd' 'add18_i' <Predicate = true> <Delay = 3.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 248 [5/5] (3.95ns)   --->   "%add30_i = fadd i32 %mul29_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 248 'fadd' 'add30_i' <Predicate = true> <Delay = 3.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 249 [2/4] (2.78ns)   --->   "%mul5_i1 = fmul i32 %add4_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 249 'fmul' 'mul5_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.57>
ST_38 : Operation 250 [4/5] (3.57ns)   --->   "%add6_i = fadd i32 %mul5_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 250 'fadd' 'add6_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 251 [4/5] (3.57ns)   --->   "%add18_i = fadd i32 %mul17_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 251 'fadd' 'add18_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 252 [4/5] (3.57ns)   --->   "%add30_i = fadd i32 %mul29_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 252 'fadd' 'add30_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 253 [1/4] (2.78ns)   --->   "%mul5_i1 = fmul i32 %add4_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 253 'fmul' 'mul5_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.85>
ST_39 : Operation 254 [3/5] (3.57ns)   --->   "%add6_i = fadd i32 %mul5_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 254 'fadd' 'add6_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 255 [3/5] (3.57ns)   --->   "%add18_i = fadd i32 %mul17_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 255 'fadd' 'add18_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 256 [3/5] (3.57ns)   --->   "%add30_i = fadd i32 %mul29_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 256 'fadd' 'add30_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 257 [5/5] (3.85ns)   --->   "%add6_i1 = fadd i32 %mul5_i1, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 257 'fadd' 'add6_i1' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.57>
ST_40 : Operation 258 [2/5] (3.57ns)   --->   "%add6_i = fadd i32 %mul5_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 258 'fadd' 'add6_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 259 [2/5] (3.57ns)   --->   "%add18_i = fadd i32 %mul17_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 259 'fadd' 'add18_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 260 [2/5] (3.57ns)   --->   "%add30_i = fadd i32 %mul29_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 260 'fadd' 'add30_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 261 [4/5] (3.57ns)   --->   "%add6_i1 = fadd i32 %mul5_i1, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 261 'fadd' 'add6_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.57>
ST_41 : Operation 262 [1/5] (3.57ns)   --->   "%add6_i = fadd i32 %mul5_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 262 'fadd' 'add6_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 263 [1/5] (3.57ns)   --->   "%add18_i = fadd i32 %mul17_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 263 'fadd' 'add18_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 264 [1/5] (3.57ns)   --->   "%add30_i = fadd i32 %mul29_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 264 'fadd' 'add30_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 265 [3/5] (3.57ns)   --->   "%add6_i1 = fadd i32 %mul5_i1, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 265 'fadd' 'add6_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.57>
ST_42 : Operation 266 [4/4] (3.06ns)   --->   "%mul7_i = fmul i32 %add6_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 266 'fmul' 'mul7_i' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 267 [4/4] (3.16ns)   --->   "%mul19_i = fmul i32 %add18_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 267 'fmul' 'mul19_i' <Predicate = true> <Delay = 3.16> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 268 [4/4] (3.16ns)   --->   "%mul31_i = fmul i32 %add30_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 268 'fmul' 'mul31_i' <Predicate = true> <Delay = 3.16> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 269 [2/5] (3.57ns)   --->   "%add6_i1 = fadd i32 %mul5_i1, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 269 'fadd' 'add6_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.57>
ST_43 : Operation 270 [3/4] (2.78ns)   --->   "%mul7_i = fmul i32 %add6_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 270 'fmul' 'mul7_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 271 [3/4] (2.78ns)   --->   "%mul19_i = fmul i32 %add18_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 271 'fmul' 'mul19_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 272 [3/4] (2.78ns)   --->   "%mul31_i = fmul i32 %add30_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 272 'fmul' 'mul31_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 273 [1/5] (3.57ns)   --->   "%add6_i1 = fadd i32 %mul5_i1, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 273 'fadd' 'add6_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.06>
ST_44 : Operation 274 [2/4] (2.78ns)   --->   "%mul7_i = fmul i32 %add6_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 274 'fmul' 'mul7_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 275 [2/4] (2.78ns)   --->   "%mul19_i = fmul i32 %add18_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 275 'fmul' 'mul19_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 276 [2/4] (2.78ns)   --->   "%mul31_i = fmul i32 %add30_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 276 'fmul' 'mul31_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 277 [4/4] (3.06ns)   --->   "%mul7_i1 = fmul i32 %add6_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 277 'fmul' 'mul7_i1' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.78>
ST_45 : Operation 278 [1/4] (2.78ns)   --->   "%mul7_i = fmul i32 %add6_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 278 'fmul' 'mul7_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 279 [1/4] (2.78ns)   --->   "%mul19_i = fmul i32 %add18_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 279 'fmul' 'mul19_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 280 [1/4] (2.78ns)   --->   "%mul31_i = fmul i32 %add30_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 280 'fmul' 'mul31_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 281 [3/4] (2.78ns)   --->   "%mul7_i1 = fmul i32 %add6_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 281 'fmul' 'mul7_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.95>
ST_46 : Operation 282 [5/5] (3.85ns)   --->   "%add8_i = fadd i32 %mul7_i, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 282 'fadd' 'add8_i' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 283 [5/5] (3.95ns)   --->   "%add20_i = fadd i32 %mul19_i, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 283 'fadd' 'add20_i' <Predicate = true> <Delay = 3.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 284 [5/5] (3.95ns)   --->   "%add32_i = fadd i32 %mul31_i, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 284 'fadd' 'add32_i' <Predicate = true> <Delay = 3.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 285 [2/4] (2.78ns)   --->   "%mul7_i1 = fmul i32 %add6_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 285 'fmul' 'mul7_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.57>
ST_47 : Operation 286 [4/5] (3.57ns)   --->   "%add8_i = fadd i32 %mul7_i, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 286 'fadd' 'add8_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 287 [4/5] (3.57ns)   --->   "%add20_i = fadd i32 %mul19_i, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 287 'fadd' 'add20_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 288 [4/5] (3.57ns)   --->   "%add32_i = fadd i32 %mul31_i, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 288 'fadd' 'add32_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 289 [1/4] (2.78ns)   --->   "%mul7_i1 = fmul i32 %add6_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 289 'fmul' 'mul7_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.85>
ST_48 : Operation 290 [3/5] (3.57ns)   --->   "%add8_i = fadd i32 %mul7_i, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 290 'fadd' 'add8_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 291 [3/5] (3.57ns)   --->   "%add20_i = fadd i32 %mul19_i, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 291 'fadd' 'add20_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 292 [3/5] (3.57ns)   --->   "%add32_i = fadd i32 %mul31_i, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 292 'fadd' 'add32_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 293 [5/5] (3.85ns)   --->   "%add8_i1 = fadd i32 %mul7_i1, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 293 'fadd' 'add8_i1' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.57>
ST_49 : Operation 294 [2/5] (3.57ns)   --->   "%add8_i = fadd i32 %mul7_i, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 294 'fadd' 'add8_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 295 [2/5] (3.57ns)   --->   "%add20_i = fadd i32 %mul19_i, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 295 'fadd' 'add20_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 296 [2/5] (3.57ns)   --->   "%add32_i = fadd i32 %mul31_i, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 296 'fadd' 'add32_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 297 [4/5] (3.57ns)   --->   "%add8_i1 = fadd i32 %mul7_i1, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 297 'fadd' 'add8_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.57>
ST_50 : Operation 298 [1/5] (3.57ns)   --->   "%add8_i = fadd i32 %mul7_i, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 298 'fadd' 'add8_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 299 [1/5] (3.57ns)   --->   "%add20_i = fadd i32 %mul19_i, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 299 'fadd' 'add20_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 300 [1/5] (3.57ns)   --->   "%add32_i = fadd i32 %mul31_i, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 300 'fadd' 'add32_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 301 [3/5] (3.57ns)   --->   "%add8_i1 = fadd i32 %mul7_i1, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 301 'fadd' 'add8_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.57>
ST_51 : Operation 302 [4/4] (3.06ns)   --->   "%mul9_i = fmul i32 %add8_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 302 'fmul' 'mul9_i' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 303 [4/4] (3.16ns)   --->   "%mul21_i = fmul i32 %add20_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 303 'fmul' 'mul21_i' <Predicate = true> <Delay = 3.16> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 304 [4/4] (3.16ns)   --->   "%mul33_i = fmul i32 %add32_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 304 'fmul' 'mul33_i' <Predicate = true> <Delay = 3.16> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 305 [2/5] (3.57ns)   --->   "%add8_i1 = fadd i32 %mul7_i1, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 305 'fadd' 'add8_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.57>
ST_52 : Operation 306 [3/4] (2.78ns)   --->   "%mul9_i = fmul i32 %add8_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 306 'fmul' 'mul9_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 307 [3/4] (2.78ns)   --->   "%mul21_i = fmul i32 %add20_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 307 'fmul' 'mul21_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 308 [3/4] (2.78ns)   --->   "%mul33_i = fmul i32 %add32_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 308 'fmul' 'mul33_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 309 [1/5] (3.57ns)   --->   "%add8_i1 = fadd i32 %mul7_i1, i32 0.7" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 309 'fadd' 'add8_i1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.06>
ST_53 : Operation 310 [2/4] (2.78ns)   --->   "%mul9_i = fmul i32 %add8_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 310 'fmul' 'mul9_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 311 [2/4] (2.78ns)   --->   "%mul21_i = fmul i32 %add20_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 311 'fmul' 'mul21_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 312 [2/4] (2.78ns)   --->   "%mul33_i = fmul i32 %add32_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 312 'fmul' 'mul33_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 313 [4/4] (3.06ns)   --->   "%mul9_i1 = fmul i32 %add8_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 313 'fmul' 'mul9_i1' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.78>
ST_54 : Operation 314 [1/4] (2.78ns)   --->   "%mul9_i = fmul i32 %add8_i, i32 %d_1" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 314 'fmul' 'mul9_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 315 [1/4] (2.78ns)   --->   "%mul21_i = fmul i32 %add20_i, i32 %d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 315 'fmul' 'mul21_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 316 [1/4] (2.78ns)   --->   "%mul33_i = fmul i32 %add32_i, i32 %d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 316 'fmul' 'mul33_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 317 [3/4] (2.78ns)   --->   "%mul9_i1 = fmul i32 %add8_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 317 'fmul' 'mul9_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.95>
ST_55 : Operation 318 [5/5] (3.85ns)   --->   "%exp_d = fadd i32 %mul9_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 318 'fadd' 'exp_d' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 319 [5/5] (3.95ns)   --->   "%exp_d_3 = fadd i32 %mul21_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 319 'fadd' 'exp_d_3' <Predicate = true> <Delay = 3.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 320 [5/5] (3.95ns)   --->   "%exp_d_2 = fadd i32 %mul33_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 320 'fadd' 'exp_d_2' <Predicate = true> <Delay = 3.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 321 [2/4] (2.78ns)   --->   "%mul9_i1 = fmul i32 %add8_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 321 'fmul' 'mul9_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.57>
ST_56 : Operation 322 [4/5] (3.57ns)   --->   "%exp_d = fadd i32 %mul9_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 322 'fadd' 'exp_d' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 323 [4/5] (3.57ns)   --->   "%exp_d_3 = fadd i32 %mul21_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 323 'fadd' 'exp_d_3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 324 [4/5] (3.57ns)   --->   "%exp_d_2 = fadd i32 %mul33_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 324 'fadd' 'exp_d_2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 325 [4/4] (3.06ns)   --->   "%mul36_i = fmul i32 %x_assign, i32 -7.73" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:13->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 325 'fmul' 'mul36_i' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 326 [1/4] (2.78ns)   --->   "%mul9_i1 = fmul i32 %add8_i1, i32 %d_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 326 'fmul' 'mul9_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.85>
ST_57 : Operation 327 [3/5] (3.57ns)   --->   "%exp_d = fadd i32 %mul9_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 327 'fadd' 'exp_d' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 328 [3/5] (3.57ns)   --->   "%exp_d_3 = fadd i32 %mul21_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 328 'fadd' 'exp_d_3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 329 [3/5] (3.57ns)   --->   "%exp_d_2 = fadd i32 %mul33_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 329 'fadd' 'exp_d_2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 330 [3/4] (2.78ns)   --->   "%mul36_i = fmul i32 %x_assign, i32 -7.73" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:13->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 330 'fmul' 'mul36_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 331 [5/5] (3.85ns)   --->   "%dout = fadd i32 %mul9_i1, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 331 'fadd' 'dout' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.57>
ST_58 : Operation 332 [2/5] (3.57ns)   --->   "%exp_d = fadd i32 %mul9_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 332 'fadd' 'exp_d' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 333 [2/5] (3.57ns)   --->   "%exp_d_3 = fadd i32 %mul21_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 333 'fadd' 'exp_d_3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 334 [2/5] (3.57ns)   --->   "%exp_d_2 = fadd i32 %mul33_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 334 'fadd' 'exp_d_2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 335 [2/4] (2.78ns)   --->   "%mul36_i = fmul i32 %x_assign, i32 -7.73" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:13->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 335 'fmul' 'mul36_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 336 [4/5] (3.57ns)   --->   "%dout = fadd i32 %mul9_i1, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 336 'fadd' 'dout' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.57>
ST_59 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i31 %x_1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 337 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 338 [1/1] (0.00ns)   --->   "%dysq_addr = getelementptr i32 %dysq, i64 0, i64 %zext_ln4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:5]   --->   Operation 338 'getelementptr' 'dysq_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 339 [2/2] (1.29ns)   --->   "%dysq_load = load i10 %dysq_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:5]   --->   Operation 339 'load' 'dysq_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 340 [1/5] (3.57ns)   --->   "%exp_d = fadd i32 %mul9_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:6->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 340 'fadd' 'exp_d' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 341 [1/5] (3.57ns)   --->   "%exp_d_3 = fadd i32 %mul21_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:9->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 341 'fadd' 'exp_d_3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 342 [1/5] (3.57ns)   --->   "%exp_d_2 = fadd i32 %mul33_i, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:12->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 342 'fadd' 'exp_d_2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 343 [1/4] (2.78ns)   --->   "%mul36_i = fmul i32 %x_assign, i32 -7.73" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:13->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 343 'fmul' 'mul36_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 344 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 344 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 345 [2/2] (1.29ns)   --->   "%y_load = load i10 %y_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 345 'load' 'y_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 346 [3/5] (3.57ns)   --->   "%dout = fadd i32 %mul9_i1, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 346 'fadd' 'dout' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.85>
ST_60 : Operation 347 [1/2] (1.29ns)   --->   "%dysq_load = load i10 %dysq_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:5]   --->   Operation 347 'load' 'dysq_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 348 [5/5] (3.85ns)   --->   "%out0 = fsub i32 1, i32 %exp_d" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:7->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 348 'fsub' 'out0' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 349 [4/4] (3.06ns)   --->   "%out2 = fmul i32 %mul36_i, i32 %exp_d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:13->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 349 'fmul' 'out2' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln11 = bitcast i32 %exp_d_3" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:11]   --->   Operation 350 'bitcast' 'bitcast_ln11' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 351 [1/1] (1.29ns)   --->   "%store_ln11 = store i32 %bitcast_ln11, i7 %g_addr_1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:11]   --->   Operation 351 'store' 'store_ln11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_60 : Operation 352 [1/2] (1.29ns)   --->   "%y_load = load i10 %y_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 352 'load' 'y_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 353 [2/5] (3.57ns)   --->   "%dout = fadd i32 %mul9_i1, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 353 'fadd' 'dout' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.85>
ST_61 : Operation 354 [4/5] (3.57ns)   --->   "%out0 = fsub i32 1, i32 %exp_d" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:7->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 354 'fsub' 'out0' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 355 [3/4] (2.78ns)   --->   "%out2 = fmul i32 %mul36_i, i32 %exp_d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:13->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 355 'fmul' 'out2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 356 [1/1] (0.00ns)   --->   "%y_assign = bitcast i32 %y_load" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 356 'bitcast' 'y_assign' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 357 [1/5] (3.57ns)   --->   "%dout = fadd i32 %mul9_i1, i32 0.2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 357 'fadd' 'dout' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 358 [5/5] (3.85ns)   --->   "%sub_i = fadd i32 %y_assign, i32 -0.076" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 358 'fadd' 'sub_i' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.57>
ST_62 : Operation 359 [3/5] (3.57ns)   --->   "%out0 = fsub i32 1, i32 %exp_d" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:7->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 359 'fsub' 'out0' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 360 [2/4] (2.78ns)   --->   "%out2 = fmul i32 %mul36_i, i32 %exp_d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:13->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 360 'fmul' 'out2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 361 [4/5] (3.57ns)   --->   "%sub_i = fadd i32 %y_assign, i32 -0.076" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 361 'fadd' 'sub_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 362 [4/4] (3.06ns)   --->   "%mul11_i = fmul i32 %dout, i32 3.56" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 362 'fmul' 'mul11_i' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.57>
ST_63 : Operation 363 [2/5] (3.57ns)   --->   "%out0 = fsub i32 1, i32 %exp_d" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:7->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 363 'fsub' 'out0' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 364 [1/4] (2.78ns)   --->   "%out2 = fmul i32 %mul36_i, i32 %exp_d_2" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:13->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 364 'fmul' 'out2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 365 [3/5] (3.57ns)   --->   "%sub_i = fadd i32 %y_assign, i32 -0.076" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 365 'fadd' 'sub_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 366 [3/4] (2.78ns)   --->   "%mul11_i = fmul i32 %dout, i32 3.56" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 366 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.57>
ST_64 : Operation 367 [1/5] (3.57ns)   --->   "%out0 = fsub i32 1, i32 %exp_d" [HLS-benchmarks/PNAnalyser/levmarq/src/g1.cpp:7->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 367 'fsub' 'out0' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 368 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %out2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:12]   --->   Operation 368 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 369 [1/1] (1.29ns)   --->   "%store_ln12 = store i32 %bitcast_ln12, i7 %g_addr_2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:12]   --->   Operation 369 'store' 'store_ln12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_64 : Operation 370 [2/5] (3.57ns)   --->   "%sub_i = fadd i32 %y_assign, i32 -0.076" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 370 'fadd' 'sub_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 371 [2/4] (2.78ns)   --->   "%mul11_i = fmul i32 %dout, i32 3.56" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 371 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.57>
ST_65 : Operation 372 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 372 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 373 [1/1] (0.00ns)   --->   "%weight = bitcast i32 %dysq_load" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:5]   --->   Operation 373 'bitcast' 'weight' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 374 [1/1] (0.00ns)   --->   "%bitcast_ln10 = bitcast i32 %out0" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:10]   --->   Operation 374 'bitcast' 'bitcast_ln10' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 375 [1/1] (1.29ns)   --->   "%store_ln10 = store i32 %bitcast_ln10, i7 %g_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:10]   --->   Operation 375 'store' 'store_ln10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_65 : Operation 376 [1/5] (3.57ns)   --->   "%sub_i = fadd i32 %y_assign, i32 -0.076" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 376 'fadd' 'sub_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 377 [1/4] (2.78ns)   --->   "%mul11_i = fmul i32 %dout, i32 3.56" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:8]   --->   Operation 377 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 378 [1/1] (0.46ns)   --->   "%br_ln14 = br void %VITIS_LOOP_19_3" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:14]   --->   Operation 378 'br' 'br_ln14' <Predicate = true> <Delay = 0.46>

State 66 <SV = 65> <Delay = 3.07>
ST_66 : Operation 379 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln14, void %VITIS_LOOP_19_3.split, i8 0, void %VITIS_LOOP_14_2.split" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:14]   --->   Operation 379 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 380 [1/1] (0.00ns)   --->   "%indvars_iv10 = phi i32 %add_ln14_1, void %VITIS_LOOP_19_3.split, i32 1, void %VITIS_LOOP_14_2.split" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:14]   --->   Operation 380 'phi' 'indvars_iv10' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i8 %i" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:14]   --->   Operation 381 'zext' 'zext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 382 [1/1] (1.14ns)   --->   "%icmp_ln14 = icmp_slt  i32 %zext_ln14_1, i32 %npar_read" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:14]   --->   Operation 382 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 383 [1/1] (0.87ns)   --->   "%add_ln14 = add i8 %i, i8 1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:14]   --->   Operation 383 'add' 'add_ln14' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc32.loopexit, void %VITIS_LOOP_19_3.split" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:14]   --->   Operation 384 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %i" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:14]   --->   Operation 385 'zext' 'zext_ln14' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_66 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i8 %i" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:15]   --->   Operation 386 'trunc' 'trunc_ln15' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_66 : Operation 387 [1/1] (1.78ns)   --->   "%mul_ln15 = mul i7 %trunc_ln15, i7 %trunc_ln4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:15]   --->   Operation 387 'mul' 'mul_ln15' <Predicate = (icmp_ln14)> <Delay = 1.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %mul_ln15" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:15]   --->   Operation 388 'zext' 'zext_ln15' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_66 : Operation 389 [1/1] (0.00ns)   --->   "%g_addr_3 = getelementptr i32 %g, i64 0, i64 %zext_ln15" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:15]   --->   Operation 389 'getelementptr' 'g_addr_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_66 : Operation 390 [2/2] (1.29ns)   --->   "%g_load = load i7 %g_addr_3" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:15]   --->   Operation 390 'load' 'g_load' <Predicate = (icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_66 : Operation 391 [1/1] (0.00ns)   --->   "%d_addr = getelementptr i32 %d, i64 0, i64 %zext_ln14" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:18]   --->   Operation 391 'getelementptr' 'd_addr' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_66 : Operation 392 [1/1] (1.14ns)   --->   "%add_ln14_1 = add i32 %indvars_iv10, i32 1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:14]   --->   Operation 392 'add' 'add_ln14_1' <Predicate = (icmp_ln14)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 393 [1/1] (0.46ns)   --->   "%store_ln4 = store i31 %add_ln4, i31 %x" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 393 'store' 'store_ln4' <Predicate = (!icmp_ln14)> <Delay = 0.46>
ST_66 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln4 = br void %VITIS_LOOP_14_2" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:4]   --->   Operation 394 'br' 'br_ln4' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 67 <SV = 66> <Delay = 1.29>
ST_67 : Operation 395 [1/2] (1.29ns)   --->   "%g_load = load i7 %g_addr_3" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:15]   --->   Operation 395 'load' 'g_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 68 <SV = 67> <Delay = 3.06>
ST_68 : Operation 396 [1/1] (0.00ns)   --->   "%x_s = bitcast i32 %g_load" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:15]   --->   Operation 396 'bitcast' 'x_s' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 397 [4/4] (3.06ns)   --->   "%mul12_i = fmul i32 %mul11_i, i32 %x_s" [HLS-benchmarks/PNAnalyser/levmarq/src/g2.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:16]   --->   Operation 397 'fmul' 'mul12_i' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %trunc_ln15, i7 0" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:15]   --->   Operation 398 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 399 [2/2] (0.00ns)   --->   "%call_ln14 = call void @levmarq_Pipeline_VITIS_LOOP_19_3, i32 %indvars_iv10, i7 %trunc_ln4, i32 %g, i32 %x_s, i32 %weight, i14 %tmp_1, i32 %h" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:14]   --->   Operation 399 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 2.78>
ST_69 : Operation 400 [3/4] (2.78ns)   --->   "%mul12_i = fmul i32 %mul11_i, i32 %x_s" [HLS-benchmarks/PNAnalyser/levmarq/src/g2.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:16]   --->   Operation 400 'fmul' 'mul12_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 401 [1/2] (0.00ns)   --->   "%call_ln14 = call void @levmarq_Pipeline_VITIS_LOOP_19_3, i32 %indvars_iv10, i7 %trunc_ln4, i32 %g, i32 %x_s, i32 %weight, i14 %tmp_1, i32 %h" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:14]   --->   Operation 401 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 2.78>
ST_70 : Operation 402 [2/4] (2.78ns)   --->   "%mul12_i = fmul i32 %mul11_i, i32 %x_s" [HLS-benchmarks/PNAnalyser/levmarq/src/g2.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:16]   --->   Operation 402 'fmul' 'mul12_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.78>
ST_71 : Operation 403 [1/4] (2.78ns)   --->   "%mul12_i = fmul i32 %mul11_i, i32 %x_s" [HLS-benchmarks/PNAnalyser/levmarq/src/g2.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:16]   --->   Operation 403 'fmul' 'mul12_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.06>
ST_72 : Operation 404 [4/4] (3.06ns)   --->   "%mul13_i1 = fmul i32 %mul12_i, i32 %weight" [HLS-benchmarks/PNAnalyser/levmarq/src/g2.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:16]   --->   Operation 404 'fmul' 'mul13_i1' <Predicate = true> <Delay = 3.06> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.78>
ST_73 : Operation 405 [3/4] (2.78ns)   --->   "%mul13_i1 = fmul i32 %mul12_i, i32 %weight" [HLS-benchmarks/PNAnalyser/levmarq/src/g2.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:16]   --->   Operation 405 'fmul' 'mul13_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.78>
ST_74 : Operation 406 [2/4] (2.78ns)   --->   "%mul13_i1 = fmul i32 %mul12_i, i32 %weight" [HLS-benchmarks/PNAnalyser/levmarq/src/g2.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:16]   --->   Operation 406 'fmul' 'mul13_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.78>
ST_75 : Operation 407 [1/4] (2.78ns)   --->   "%mul13_i1 = fmul i32 %mul12_i, i32 %weight" [HLS-benchmarks/PNAnalyser/levmarq/src/g2.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:16]   --->   Operation 407 'fmul' 'mul13_i1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.85>
ST_76 : Operation 408 [5/5] (3.85ns)   --->   "%k = fadd i32 %sub_i, i32 %mul13_i1" [HLS-benchmarks/PNAnalyser/levmarq/src/g2.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:16]   --->   Operation 408 'fadd' 'k' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.57>
ST_77 : Operation 409 [4/5] (3.57ns)   --->   "%k = fadd i32 %sub_i, i32 %mul13_i1" [HLS-benchmarks/PNAnalyser/levmarq/src/g2.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:16]   --->   Operation 409 'fadd' 'k' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.57>
ST_78 : Operation 410 [3/5] (3.57ns)   --->   "%k = fadd i32 %sub_i, i32 %mul13_i1" [HLS-benchmarks/PNAnalyser/levmarq/src/g2.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:16]   --->   Operation 410 'fadd' 'k' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.57>
ST_79 : Operation 411 [2/5] (3.57ns)   --->   "%k = fadd i32 %sub_i, i32 %mul13_i1" [HLS-benchmarks/PNAnalyser/levmarq/src/g2.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:16]   --->   Operation 411 'fadd' 'k' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 412 [2/2] (1.29ns)   --->   "%d_load = load i7 %d_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:18]   --->   Operation 412 'load' 'd_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 80 <SV = 79> <Delay = 3.57>
ST_80 : Operation 413 [1/5] (3.57ns)   --->   "%k = fadd i32 %sub_i, i32 %mul13_i1" [HLS-benchmarks/PNAnalyser/levmarq/src/g2.cpp:8->HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:16]   --->   Operation 413 'fadd' 'k' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 414 [1/2] (1.29ns)   --->   "%d_load = load i7 %d_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:18]   --->   Operation 414 'load' 'd_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 81 <SV = 80> <Delay = 3.85>
ST_81 : Operation 415 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %d_load" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:18]   --->   Operation 415 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 416 [5/5] (3.85ns)   --->   "%add = fadd i32 %bitcast_ln18, i32 %k" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:18]   --->   Operation 416 'fadd' 'add' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.57>
ST_82 : Operation 417 [4/5] (3.57ns)   --->   "%add = fadd i32 %bitcast_ln18, i32 %k" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:18]   --->   Operation 417 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.57>
ST_83 : Operation 418 [3/5] (3.57ns)   --->   "%add = fadd i32 %bitcast_ln18, i32 %k" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:18]   --->   Operation 418 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.57>
ST_84 : Operation 419 [2/5] (3.57ns)   --->   "%add = fadd i32 %bitcast_ln18, i32 %k" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:18]   --->   Operation 419 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.57>
ST_85 : Operation 420 [1/5] (3.57ns)   --->   "%add = fadd i32 %bitcast_ln18, i32 %k" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:18]   --->   Operation 420 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 1.29>
ST_86 : Operation 421 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:14]   --->   Operation 421 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 422 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i32 %add" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:18]   --->   Operation 422 'bitcast' 'bitcast_ln18_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 423 [1/1] (1.29ns)   --->   "%store_ln18 = store i32 %bitcast_ln18_1, i7 %d_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:18]   --->   Operation 423 'store' 'store_ln18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_86 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_19_3" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:14]   --->   Operation 424 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dummy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ny]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dysq]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ npar]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                 (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln3 (spectopmodule ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
npar_read         (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
ny_read           (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
dummy_read        (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4         (trunc         ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
g_addr            (getelementptr ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
g_addr_1          (getelementptr ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
g_addr_2          (getelementptr ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln4         (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln4            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_1               (load          ) [ 000111111111111111111111111111111111111111111111111111111111000000000000000000000000000]
zext_ln4_1        (zext          ) [ 000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln4          (icmp          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln4           (add           ) [ 000111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln4            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln23          (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign          (sitofp        ) [ 000000111111111111111111111111111111111111111111111111111111000000000000000000000000000]
d_1               (fmul          ) [ 000000000011111111111111111111111111111111111111111111100000000000000000000000000000000]
d_2               (fmul          ) [ 000000000011111111111111111111111111111111111111111111100000000000000000000000000000000]
d_3               (fmul          ) [ 000000000011111111111111111111111111111111111111111111100000000000000000000000000000000]
d_4               (fmul          ) [ 000000000000111111111111111111111111111111111111111111111000000000000000000000000000000]
add_i             (fadd          ) [ 000000000000000111100000000000000000000000000000000000000000000000000000000000000000000]
add12_i           (fadd          ) [ 000000000000000111100000000000000000000000000000000000000000000000000000000000000000000]
add24_i           (fadd          ) [ 000000000000000111100000000000000000000000000000000000000000000000000000000000000000000]
add_i1            (fadd          ) [ 000000000000000001111000000000000000000000000000000000000000000000000000000000000000000]
mul1_i            (fmul          ) [ 000000000000000000011111000000000000000000000000000000000000000000000000000000000000000]
mul13_i           (fmul          ) [ 000000000000000000011111000000000000000000000000000000000000000000000000000000000000000]
mul25_i           (fmul          ) [ 000000000000000000011111000000000000000000000000000000000000000000000000000000000000000]
mul1_i1           (fmul          ) [ 000000000000000000000111110000000000000000000000000000000000000000000000000000000000000]
add2_i            (fadd          ) [ 000000000000000000000000111100000000000000000000000000000000000000000000000000000000000]
add14_i           (fadd          ) [ 000000000000000000000000111100000000000000000000000000000000000000000000000000000000000]
add26_i           (fadd          ) [ 000000000000000000000000111100000000000000000000000000000000000000000000000000000000000]
add2_i1           (fadd          ) [ 000000000000000000000000001111000000000000000000000000000000000000000000000000000000000]
mul3_i            (fmul          ) [ 000000000000000000000000000011111000000000000000000000000000000000000000000000000000000]
mul15_i           (fmul          ) [ 000000000000000000000000000011111000000000000000000000000000000000000000000000000000000]
mul27_i           (fmul          ) [ 000000000000000000000000000011111000000000000000000000000000000000000000000000000000000]
mul3_i1           (fmul          ) [ 000000000000000000000000000000111110000000000000000000000000000000000000000000000000000]
add4_i            (fadd          ) [ 000000000000000000000000000000000111100000000000000000000000000000000000000000000000000]
add16_i           (fadd          ) [ 000000000000000000000000000000000111100000000000000000000000000000000000000000000000000]
add28_i           (fadd          ) [ 000000000000000000000000000000000111100000000000000000000000000000000000000000000000000]
add4_i1           (fadd          ) [ 000000000000000000000000000000000001111000000000000000000000000000000000000000000000000]
mul5_i            (fmul          ) [ 000000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
mul17_i           (fmul          ) [ 000000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
mul29_i           (fmul          ) [ 000000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
mul5_i1           (fmul          ) [ 000000000000000000000000000000000000000111110000000000000000000000000000000000000000000]
add6_i            (fadd          ) [ 000000000000000000000000000000000000000000111100000000000000000000000000000000000000000]
add18_i           (fadd          ) [ 000000000000000000000000000000000000000000111100000000000000000000000000000000000000000]
add30_i           (fadd          ) [ 000000000000000000000000000000000000000000111100000000000000000000000000000000000000000]
add6_i1           (fadd          ) [ 000000000000000000000000000000000000000000001111000000000000000000000000000000000000000]
mul7_i            (fmul          ) [ 000000000000000000000000000000000000000000000011111000000000000000000000000000000000000]
mul19_i           (fmul          ) [ 000000000000000000000000000000000000000000000011111000000000000000000000000000000000000]
mul31_i           (fmul          ) [ 000000000000000000000000000000000000000000000011111000000000000000000000000000000000000]
mul7_i1           (fmul          ) [ 000000000000000000000000000000000000000000000000111110000000000000000000000000000000000]
add8_i            (fadd          ) [ 000000000000000000000000000000000000000000000000000111100000000000000000000000000000000]
add20_i           (fadd          ) [ 000000000000000000000000000000000000000000000000000111100000000000000000000000000000000]
add32_i           (fadd          ) [ 000000000000000000000000000000000000000000000000000111100000000000000000000000000000000]
add8_i1           (fadd          ) [ 000000000000000000000000000000000000000000000000000001111000000000000000000000000000000]
mul9_i            (fmul          ) [ 000000000000000000000000000000000000000000000000000000011111000000000000000000000000000]
mul21_i           (fmul          ) [ 000000000000000000000000000000000000000000000000000000011111000000000000000000000000000]
mul33_i           (fmul          ) [ 000000000000000000000000000000000000000000000000000000011111000000000000000000000000000]
mul9_i1           (fmul          ) [ 000000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
zext_ln4          (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dysq_addr         (getelementptr ) [ 000000000000000000000000000000000000000000000000000000000000100000000000000000000000000]
exp_d             (fadd          ) [ 000000000000000000000000000000000000000000000000000000000000111110000000000000000000000]
exp_d_3           (fadd          ) [ 000000000000000000000000000000000000000000000000000000000000100000000000000000000000000]
exp_d_2           (fadd          ) [ 000000000000000000000000000000000000000000000000000000000000111100000000000000000000000]
mul36_i           (fmul          ) [ 000000000000000000000000000000000000000000000000000000000000111100000000000000000000000]
y_addr            (getelementptr ) [ 000000000000000000000000000000000000000000000000000000000000100000000000000000000000000]
dysq_load         (load          ) [ 000000000000000000000000000000000000000000000000000000000000011111000000000000000000000]
bitcast_ln11      (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln11        (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_load            (load          ) [ 000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
y_assign          (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000001111000000000000000000000]
dout              (fadd          ) [ 000000000000000000000000000000000000000000000000000000000000001111000000000000000000000]
out2              (fmul          ) [ 000000000000000000000000000000000000000000000000000000000000000010000000000000000000000]
out0              (fsub          ) [ 000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
bitcast_ln12      (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln12        (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln4  (specloopname  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weight            (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111111111111]
bitcast_ln10      (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln10        (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_i             (fadd          ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111111111111]
mul11_i           (fmul          ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111111111111]
br_ln14           (br            ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i                 (phi           ) [ 000000000000000000000000000000000000000000000000000000000000000000100000000000000000000]
indvars_iv10      (phi           ) [ 000000000000000000000000000000000000000000000000000000000000000000111100000000000000000]
zext_ln14_1       (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln14         (icmp          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln14          (add           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln14           (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln14         (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln15        (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000011000000000000000000]
mul_ln15          (mul           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15         (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
g_addr_3          (getelementptr ) [ 000000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
d_addr            (getelementptr ) [ 000000000000000000000000000000000000000000000000000000000000000000011111111111111111111]
add_ln14_1        (add           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln4         (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln4            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
g_load            (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
x_s               (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000111000000000000000]
tmp_1             (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
call_ln14         (call          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul12_i           (fmul          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111100000000000]
mul13_i1          (fmul          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111000000]
k                 (fadd          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
d_load            (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
bitcast_ln18      (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011110]
add               (fadd          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specloopname_ln14 (specloopname  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln18_1    (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18        (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln14           (br            ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dummy">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dummy"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ny">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ny"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dysq">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dysq"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="npar">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="npar"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="g">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="h">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="levmarq_Pipeline_VITIS_LOOP_19_3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="x_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="npar_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="65"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="npar_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ny_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ny_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="dummy_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dummy_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="g_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="7" slack="64"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="g_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="7" slack="59"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="g_addr_2_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="1" index="3" bw="7" slack="63"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dysq_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="31" slack="0"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dysq_addr/59 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dysq_load/59 "/>
</bind>
</comp>

<comp id="147" class="1004" name="y_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="31" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/59 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/59 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln11/60 store_ln12/64 store_ln10/65 g_load/66 "/>
</bind>
</comp>

<comp id="165" class="1004" name="g_addr_3_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="0"/>
<pin id="169" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_3/66 "/>
</bind>
</comp>

<comp id="173" class="1004" name="d_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="7" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr/66 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="13"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="d_load/79 store_ln18/86 "/>
</bind>
</comp>

<comp id="185" class="1005" name="i_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/66 "/>
</bind>
</comp>

<comp id="196" class="1005" name="indvars_iv10_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv10 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="indvars_iv10_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv10/66 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2"/>
<pin id="211" dir="0" index="2" bw="7" slack="67"/>
<pin id="212" dir="0" index="3" bw="32" slack="0"/>
<pin id="213" dir="0" index="4" bw="32" slack="0"/>
<pin id="214" dir="0" index="5" bw="32" slack="3"/>
<pin id="215" dir="0" index="6" bw="14" slack="0"/>
<pin id="216" dir="0" index="7" bw="32" slack="0"/>
<pin id="217" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/68 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="add_i/10 add_i1/12 add2_i/19 add2_i1/21 add4_i/28 add4_i1/30 add6_i/37 add6_i1/39 add8_i/46 add8_i1/48 exp_d/55 dout/57 out0/60 sub_i/61 k/76 add/81 add1/12 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add12_i/10 add14_i/19 add16_i/28 add18_i/37 add20_i/46 exp_d_3/55 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add24_i/10 add26_i/19 add28_i/28 add30_i/37 add32_i/46 exp_d_2/55 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="d_1/6 d_4/8 mul1_i/15 mul1_i1/17 mul3_i/24 mul3_i1/26 mul5_i/33 mul5_i1/35 mul7_i/42 mul7_i1/44 mul9_i/51 mul9_i1/53 mul36_i/56 out2/60 mul11_i/62 mul12_i/68 mul13_i1/72 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="d_2/6 mul13_i/15 mul15_i/24 mul17_i/33 mul19_i/42 mul21_i/51 mul/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="d_3/6 mul25_i/15 mul27_i/24 mul29_i/33 mul31_i/42 mul33_i/51 mul1/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="31" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="x_assign/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_1 mul9_i mul36_i out2 mul11_i "/>
</bind>
</comp>

<comp id="276" class="1005" name="reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_2 mul21_i "/>
</bind>
</comp>

<comp id="282" class="1005" name="reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_3 mul33_i "/>
</bind>
</comp>

<comp id="288" class="1005" name="reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_4 mul9_i1 mul12_i mul13_i1 "/>
</bind>
</comp>

<comp id="296" class="1005" name="reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i add2_i add4_i add6_i add8_i exp_d out0 sub_i "/>
</bind>
</comp>

<comp id="303" class="1005" name="reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add12_i add14_i add16_i add18_i add20_i exp_d_3 "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add24_i add26_i add28_i add30_i add32_i exp_d_2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i1 add2_i1 add4_i1 add6_i1 add8_i1 dout k add "/>
</bind>
</comp>

<comp id="320" class="1005" name="reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1_i mul3_i mul5_i mul7_i "/>
</bind>
</comp>

<comp id="325" class="1005" name="reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul13_i mul15_i mul17_i mul19_i "/>
</bind>
</comp>

<comp id="330" class="1005" name="reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i mul27_i mul29_i mul31_i "/>
</bind>
</comp>

<comp id="335" class="1005" name="reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1_i1 mul3_i1 mul5_i1 mul7_i1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="7" slack="65"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln4_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="31" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="x_1_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="31" slack="1"/>
<pin id="351" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln4_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln4_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="1"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="31" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="31" slack="64"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/59 "/>
</bind>
</comp>

<comp id="373" class="1004" name="bitcast_ln11_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln11/60 "/>
</bind>
</comp>

<comp id="378" class="1004" name="y_assign_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="y_assign/61 "/>
</bind>
</comp>

<comp id="382" class="1004" name="bitcast_ln12_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln12/64 "/>
</bind>
</comp>

<comp id="387" class="1004" name="weight_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="5"/>
<pin id="389" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="weight/65 "/>
</bind>
</comp>

<comp id="390" class="1004" name="bitcast_ln10_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln10/65 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln14_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/66 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln14_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="65"/>
<pin id="402" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/66 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln14_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/66 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln14_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/66 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln15_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/66 "/>
</bind>
</comp>

<comp id="419" class="1004" name="mul_ln15_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="0" index="1" bw="7" slack="65"/>
<pin id="422" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15/66 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln15_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/66 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln14_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/66 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln4_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="31" slack="64"/>
<pin id="437" dir="0" index="1" bw="31" slack="65"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/66 "/>
</bind>
</comp>

<comp id="439" class="1004" name="x_s_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_s/68 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="14" slack="0"/>
<pin id="446" dir="0" index="1" bw="7" slack="2"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/68 "/>
</bind>
</comp>

<comp id="452" class="1004" name="bitcast_ln18_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18/81 "/>
</bind>
</comp>

<comp id="456" class="1004" name="bitcast_ln18_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18_1/86 "/>
</bind>
</comp>

<comp id="461" class="1005" name="x_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="31" slack="0"/>
<pin id="463" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="468" class="1005" name="npar_read_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="65"/>
<pin id="470" dir="1" index="1" bw="32" slack="65"/>
</pin_list>
<bind>
<opset="npar_read "/>
</bind>
</comp>

<comp id="473" class="1005" name="ny_read_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ny_read "/>
</bind>
</comp>

<comp id="478" class="1005" name="trunc_ln4_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="7" slack="65"/>
<pin id="480" dir="1" index="1" bw="7" slack="65"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="484" class="1005" name="g_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="7" slack="64"/>
<pin id="486" dir="1" index="1" bw="7" slack="64"/>
</pin_list>
<bind>
<opset="g_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="g_addr_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="59"/>
<pin id="491" dir="1" index="1" bw="7" slack="59"/>
</pin_list>
<bind>
<opset="g_addr_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="g_addr_2_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="7" slack="63"/>
<pin id="496" dir="1" index="1" bw="7" slack="63"/>
</pin_list>
<bind>
<opset="g_addr_2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="zext_ln4_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln4_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="add_ln4_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="31" slack="64"/>
<pin id="512" dir="1" index="1" bw="31" slack="64"/>
</pin_list>
<bind>
<opset="add_ln4 "/>
</bind>
</comp>

<comp id="515" class="1005" name="x_assign_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="522" class="1005" name="dysq_addr_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="1"/>
<pin id="524" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dysq_addr "/>
</bind>
</comp>

<comp id="527" class="1005" name="y_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="1"/>
<pin id="529" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="dysq_load_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="5"/>
<pin id="534" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="dysq_load "/>
</bind>
</comp>

<comp id="537" class="1005" name="y_load_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

<comp id="542" class="1005" name="y_assign_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_assign "/>
</bind>
</comp>

<comp id="547" class="1005" name="weight_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="3"/>
<pin id="549" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="weight "/>
</bind>
</comp>

<comp id="556" class="1005" name="add_ln14_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="561" class="1005" name="trunc_ln15_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="2"/>
<pin id="563" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln15 "/>
</bind>
</comp>

<comp id="566" class="1005" name="g_addr_3_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="1"/>
<pin id="568" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="g_addr_3 "/>
</bind>
</comp>

<comp id="571" class="1005" name="d_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="13"/>
<pin id="573" dir="1" index="1" bw="7" slack="13"/>
</pin_list>
<bind>
<opset="d_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="add_ln14_1_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14_1 "/>
</bind>
</comp>

<comp id="581" class="1005" name="g_load_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_load "/>
</bind>
</comp>

<comp id="586" class="1005" name="x_s_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_s "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="14" slack="1"/>
<pin id="594" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="d_load_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_load "/>
</bind>
</comp>

<comp id="602" class="1005" name="bitcast_ln18_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="188"><net_src comp="76" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="218"><net_src comp="84" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="196" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="208" pin=7"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="237"><net_src comp="58" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="60" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="242"><net_src comp="60" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="244"><net_src comp="62" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="246"><net_src comp="66" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="247"><net_src comp="68" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="252"><net_src comp="48" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="265"><net_src comp="70" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="272"><net_src comp="248" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="279"><net_src comp="253" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="285"><net_src comp="258" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="291"><net_src comp="248" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="299"><net_src comp="222" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="306"><net_src comp="227" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="311"><net_src comp="232" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="317"><net_src comp="222" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="323"><net_src comp="248" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="328"><net_src comp="253" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="333"><net_src comp="258" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="338"><net_src comp="248" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="343"><net_src comp="104" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="349" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="46" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="368" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="376"><net_src comp="303" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="385"><net_src comp="269" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="393"><net_src comp="296" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="398"><net_src comp="189" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="189" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="78" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="189" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="418"><net_src comp="189" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="433"><net_src comp="200" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="16" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="442"><net_src comp="439" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="449"><net_src comp="80" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="82" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="451"><net_src comp="444" pin="3"/><net_sink comp="208" pin=6"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="459"><net_src comp="314" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="464"><net_src comp="88" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="471"><net_src comp="92" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="476"><net_src comp="98" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="481"><net_src comp="340" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="487"><net_src comp="110" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="492"><net_src comp="118" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="497"><net_src comp="126" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="505"><net_src comp="352" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="513"><net_src comp="362" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="518"><net_src comp="266" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="525"><net_src comp="134" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="530"><net_src comp="147" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="535"><net_src comp="141" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="540"><net_src comp="154" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="545"><net_src comp="378" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="550"><net_src comp="387" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="208" pin=5"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="559"><net_src comp="404" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="564"><net_src comp="415" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="569"><net_src comp="165" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="574"><net_src comp="173" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="579"><net_src comp="429" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="584"><net_src comp="160" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="589"><net_src comp="439" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="595"><net_src comp="444" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="208" pin=6"/></net>

<net id="600"><net_src comp="180" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="605"><net_src comp="452" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="222" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: g | {60 64 65 }
	Port: d | {86 }
	Port: h | {68 69 }
 - Input state : 
	Port: levmarq : dummy | {1 }
	Port: levmarq : ny | {1 }
	Port: levmarq : dysq | {59 60 }
	Port: levmarq : npar | {1 }
	Port: levmarq : g | {66 67 68 69 }
	Port: levmarq : d | {79 80 }
	Port: levmarq : y | {59 60 }
	Port: levmarq : h | {68 69 }
  - Chain level:
	State 1
		store_ln4 : 1
	State 2
		zext_ln4_1 : 1
		icmp_ln4 : 2
		add_ln4 : 1
		br_ln4 : 3
		x_assign : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
		dysq_addr : 1
		dysq_load : 2
		y_addr : 1
		y_load : 2
	State 60
		store_ln11 : 1
	State 61
		sub_i : 1
	State 62
	State 63
	State 64
		store_ln12 : 1
	State 65
		store_ln10 : 1
	State 66
		zext_ln14_1 : 1
		icmp_ln14 : 2
		add_ln14 : 1
		br_ln14 : 3
		zext_ln14 : 1
		trunc_ln15 : 1
		mul_ln15 : 2
		zext_ln15 : 3
		g_addr_3 : 4
		g_load : 5
		d_addr : 2
		add_ln14_1 : 1
	State 67
	State 68
		mul12_i : 1
		call_ln14 : 1
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
		add : 1
	State 82
	State 83
	State 84
	State 85
	State 86
		store_ln18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   | grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208 |    8    |   1.84  |   906   |   523   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  grp_fu_222                 |    2    |    0    |   205   |   219   |
|   fadd   |                  grp_fu_227                 |    2    |    0    |   205   |   219   |
|          |                  grp_fu_232                 |    2    |    0    |   205   |   219   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  grp_fu_248                 |    3    |    0    |   143   |    78   |
|   fmul   |                  grp_fu_253                 |    3    |    0    |   143   |    78   |
|          |                  grp_fu_258                 |    3    |    0    |   143   |    78   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                add_ln4_fu_362               |    0    |    0    |    0    |    38   |
|    add   |               add_ln14_fu_404               |    0    |    0    |    0    |    15   |
|          |              add_ln14_1_fu_429              |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   icmp   |               icmp_ln4_fu_357               |    0    |    0    |    0    |    39   |
|          |               icmp_ln14_fu_399              |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    mul   |               mul_ln15_fu_419               |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             npar_read_read_fu_92            |    0    |    0    |    0    |    0    |
|   read   |              ny_read_read_fu_98             |    0    |    0    |    0    |    0    |
|          |            dummy_read_read_fu_104           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                  grp_fu_266                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln4_fu_340              |    0    |    0    |    0    |    0    |
|          |              trunc_ln15_fu_415              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln4_1_fu_352              |    0    |    0    |    0    |    0    |
|          |               zext_ln4_fu_368               |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln14_1_fu_395             |    0    |    0    |    0    |    0    |
|          |               zext_ln14_fu_410              |    0    |    0    |    0    |    0    |
|          |               zext_ln15_fu_424              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                 tmp_1_fu_444                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    23   |   1.84  |   1950  |   1616  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln14_1_reg_576 |   32   |
|  add_ln14_reg_556  |    8   |
|   add_ln4_reg_510  |   31   |
|bitcast_ln18_reg_602|   32   |
|   d_addr_reg_571   |    7   |
|   d_load_reg_597   |   32   |
|  dysq_addr_reg_522 |   10   |
|  dysq_load_reg_532 |   32   |
|  g_addr_1_reg_489  |    7   |
|  g_addr_2_reg_494  |    7   |
|  g_addr_3_reg_566  |    7   |
|   g_addr_reg_484   |    7   |
|   g_load_reg_581   |   32   |
|      i_reg_185     |    8   |
|indvars_iv10_reg_196|   32   |
|  npar_read_reg_468 |   32   |
|   ny_read_reg_473  |   32   |
|       reg_269      |   32   |
|       reg_276      |   32   |
|       reg_282      |   32   |
|       reg_288      |   32   |
|       reg_296      |   32   |
|       reg_303      |   32   |
|       reg_308      |   32   |
|       reg_314      |   32   |
|       reg_320      |   32   |
|       reg_325      |   32   |
|       reg_330      |   32   |
|       reg_335      |   32   |
|    tmp_1_reg_592   |   14   |
| trunc_ln15_reg_561 |    7   |
|  trunc_ln4_reg_478 |    7   |
|   weight_reg_547   |   32   |
|  x_assign_reg_515  |   32   |
|      x_reg_461     |   31   |
|     x_s_reg_586    |   32   |
|   y_addr_reg_527   |   10   |
|  y_assign_reg_542  |   32   |
|   y_load_reg_537   |   32   |
| zext_ln4_1_reg_502 |   32   |
+--------------------+--------+
|        Total       |   993  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_141              |  p0  |   2  |  10  |   20   ||    9    |
|              grp_access_fu_154              |  p0  |   2  |  10  |   20   ||    9    |
|              grp_access_fu_160              |  p0  |   5  |   7  |   35   ||    26   |
|              grp_access_fu_160              |  p1  |   3  |  32  |   96   ||    14   |
|             indvars_iv10_reg_196            |  p0  |   2  |  32  |   64   ||    9    |
| grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208 |  p4  |   2  |  32  |   64   ||    9    |
| grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208 |  p6  |   2  |  14  |   28   ||    9    |
|                  grp_fu_222                 |  p0  |  10  |  32  |   320  ||    54   |
|                  grp_fu_222                 |  p1  |   8  |  32  |   256  ||    26   |
|                  grp_fu_227                 |  p0  |   2  |  32  |   64   ||    9    |
|                  grp_fu_227                 |  p1  |   4  |  32  |   128  ||    9    |
|                  grp_fu_232                 |  p0  |   2  |  32  |   64   ||    9    |
|                  grp_fu_232                 |  p1  |   4  |  32  |   128  ||    9    |
|                  grp_fu_248                 |  p0  |   5  |  32  |   160  ||    26   |
|                  grp_fu_248                 |  p1  |  10  |  32  |   320  ||    43   |
|                  grp_fu_253                 |  p0  |   2  |  32  |   64   ||    9    |
|                  grp_fu_253                 |  p1  |   2  |  32  |   64   ||    9    |
|                  grp_fu_258                 |  p0  |   2  |  32  |   64   ||    9    |
|                  grp_fu_258                 |  p1  |   2  |  32  |   64   ||    9    |
|                  grp_fu_266                 |  p0  |   2  |  31  |   62   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |  2085  || 10.5064 ||   315   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   23   |    1   |  1950  |  1616  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   315  |
|  Register |    -   |    -   |   993  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   23   |   12   |  2943  |  1931  |
+-----------+--------+--------+--------+--------+
