# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab7_1_4.srcs/sources_1/new/bcd_to_gray_code.v" \
"../../../../lab7_1_4.srcs/sim_1/new/bcd_to_gray_code_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
