$date
	Mon Jun 19 20:34:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module datapath $end
$var wire 1 ! clk $end
$var wire 9 " code_addr_in [8:0] $end
$var wire 16 # code_in [15:0] $end
$var wire 1 $ code_w_en $end
$var wire 8 % debug [7:0] $end
$var wire 1 & run $end
$var wire 5 ' signals [4:0] $end
$var wire 1 ( reg_select_in $end
$var wire 1 ) reg_rw $end
$var wire 8 * reg_data_in [7:0] $end
$var wire 9 + pc_write_in [8:0] $end
$var wire 1 , pc_inc $end
$var wire 9 - pc [8:0] $end
$var wire 1 . mar_w_en $end
$var wire 9 / mar [8:0] $end
$var wire 16 0 ir [15:0] $end
$var wire 8 1 immediate [7:0] $end
$var wire 1 2 flags_w_en $end
$var wire 8 3 flags [7:0] $end
$var wire 8 4 alu_out [7:0] $end
$var wire 8 5 alu_flags [7:0] $end
$var wire 8 6 alu_b [7:0] $end
$var wire 8 7 alu_a [7:0] $end
$var reg 16 8 big_zero [15:0] $end
$var reg 1 9 zero $end
$scope module alu_unit $end
$var wire 3 : op [2:0] $end
$var wire 1 ; overflow $end
$var wire 1 < parity $end
$var wire 1 = zero $end
$var wire 1 > negative $end
$var wire 8 ? maybe_negated_b [7:0] $end
$var wire 8 @ flags [7:0] $end
$var wire 8 A b [7:0] $end
$var wire 8 B a [7:0] $end
$var reg 1 C carry $end
$var reg 8 D out [7:0] $end
$upscope $end
$scope module code_mem $end
$var wire 9 E addr [8:0] $end
$var wire 1 ! clk $end
$var wire 16 F d_in [15:0] $end
$var wire 1 $ w_en $end
$var reg 16 G d_out [15:0] $end
$upscope $end
$scope module control $end
$var wire 1 H clk $end
$var wire 5 I opcode [4:0] $end
$var wire 5 J signals [4:0] $end
$var wire 3 K next_addr [2:0] $end
$var wire 1 L is_decision_state $end
$var reg 3 M chosen_next_addr [2:0] $end
$var reg 9 N current [8:0] $end
$var integer 32 O i [31:0] $end
$upscope $end
$scope module flags_register $end
$var wire 1 ! clk $end
$var wire 8 P d_in [7:0] $end
$var wire 1 2 w_en $end
$var reg 8 Q d_out [7:0] $end
$upscope $end
$scope module mar_register $end
$var wire 1 ! clk $end
$var wire 1 . w_en $end
$var wire 9 R d_in [8:0] $end
$var reg 9 S d_out [8:0] $end
$upscope $end
$scope module pc_register $end
$var wire 1 ! clk $end
$var wire 9 T d_in [8:0] $end
$var wire 1 , w_en $end
$var reg 9 U d_out [8:0] $end
$upscope $end
$scope module rbank $end
$var wire 1 ! clk $end
$var wire 8 V d [7:0] $end
$var wire 3 W ri_a [2:0] $end
$var wire 3 X ri_b [2:0] $end
$var wire 3 Y ri_d [2:0] $end
$var wire 1 ) rw $end
$var reg 8 Z a [7:0] $end
$var reg 8 [ b [7:0] $end
$var integer 32 \ i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 \
bx [
bx Z
bx Y
bx X
bx W
bx V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0xxxxx P
b1000 O
b0 N
b0 M
0L
b0 K
b0 J
bx I
0H
bx G
bz F
b0 E
bx D
xC
bx B
bx A
b0xxxxx @
bx ?
x>
x=
x<
x;
bx :
09
b0 8
bx 7
bx 6
b0xxxxx 5
bx 4
b0 3
02
bx 1
bx 0
b0 /
0.
b0 -
0,
b0 +
bx *
0)
0(
b0 '
0&
bx %
0$
bz #
bz "
1!
$end
#5000
0!
#10000
1!
#15000
0!
#20000
1!
#25000
b100001111110000 #
b100001111110000 F
b0 "
1$
0!
#30000
1!
#35000
b1 E
b11010000011000 #
b11010000011000 F
b1 "
0!
#40000
1!
#45000
b10 E
b1111111111111111 #
b1111111111111111 F
b10 "
0!
#50000
1!
#55000
b0 E
1&
0$
0!
#60000
b1 M
b1 +
b1 T
1.
1,
b11 '
b11 J
b1 K
b0 :
b11 Y
b0 X
b110 W
b1000 I
b11110000 1
b1000110 N
b100001111110000 0
b100001111110000 G
1H
1!
#65000
0H
0!
#70000
0;
0>
1<
1=
b0 *
b0 V
b111 M
b11000 5
b11000 @
b11000 P
0C
b0 %
b0 4
b0 D
0.
0,
b0 '
b0 J
b111 K
b0 ?
b1 +
b1 T
b111000000 N
b0 6
b0 A
b0 [
b0 7
b0 B
b0 Z
b1 -
b1 R
b1 U
1H
1!
#75000
0H
0!
#80000
b110 M
1L
b0 K
b1 N
1H
1!
#85000
0H
0!
#90000
b0 M
b11110000 *
b11110000 V
1(
1)
0L
b1100 '
b1100 J
b11000 N
1H
1!
#95000
0H
0!
#100000
b1 M
b0 *
b0 V
b10 +
b10 T
0(
0)
1.
1,
b11 '
b11 J
b1 K
b1000110 N
1H
1!
#105000
0H
0!
#110000
b111 M
0.
0,
b0 '
b0 J
b111 K
b1 E
b10 +
b10 T
b111000000 N
b1 /
b1 S
b10 -
b10 R
b10 U
1H
1!
#115000
0H
0!
#120000
1;
1>
b10110 5
b10110 @
b10110 P
0=
b11111111 *
b11111111 V
b11111111 %
b11111111 4
b11111111 D
b100 M
1L
b0 K
b110 :
b100 Y
b11 W
b110 I
b11000 1
b1 N
b11010000011000 0
b11010000011000 G
1H
1!
#125000
0H
0!
#130000
0>
b1111 *
b1111 V
b101 M
b1111 %
b1111 4
b1111 D
b10000 5
b10000 @
b10000 P
0;
0L
b101 K
b101000000 N
b11110000 7
b11110000 B
b11110000 Z
1H
1!
#135000
0H
0!
#140000
b0 M
12
1)
b10100 '
b10100 J
b0 K
b101000 N
1H
1!
#145000
0H
0!
#150000
b1 M
b11 +
b11 T
02
0)
1.
1,
b11 '
b11 J
b1 K
b1000110 N
b10000 3
b10000 Q
1H
1!
#155000
0H
0!
#160000
b111 M
0.
0,
b0 '
b0 J
b111 K
b11 +
b11 T
b10 E
b111000000 N
b11 -
b11 R
b11 U
b10 /
b10 S
1H
1!
#165000
0H
0!
#170000
b10010 5
b10010 @
b10010 P
1>
b11110000 *
b11110000 V
b11110000 %
b11110000 4
b11110000 D
b0 M
1L
b0 K
b111 :
b111 Y
b111 X
b111 W
b11111 I
b11111111 1
b1 N
b1111111111111111 0
b1111111111111111 G
1H
1!
#175000
0H
0!
#175001
