[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2639735 heartbeat IPC: 3.788 cumulative IPC: 3.788 (Simulation time: 00 hr 00 min 18 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2639735 cumulative IPC: 3.788 (Simulation time: 00 hr 00 min 18 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2639735 cumulative IPC: 3.788 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 13705143 heartbeat IPC: 0.9037 cumulative IPC: 0.9037 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 24814976 heartbeat IPC: 0.9001 cumulative IPC: 0.9019 (Simulation time: 00 hr 01 min 45 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 35981132 heartbeat IPC: 0.8956 cumulative IPC: 0.8998 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 47004055 heartbeat IPC: 0.9072 cumulative IPC: 0.9016 (Simulation time: 00 hr 03 min 12 sec)
Simulation finished CPU 0 instructions: 50000004 cycles: 55571156 cumulative IPC: 0.8997 (Simulation time: 00 hr 03 min 56 sec)
Simulation complete CPU 0 instructions: 50000004 cycles: 55571156 cumulative IPC: 0.8997 (Simulation time: 00 hr 03 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 603.bwaves_s-2931B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8997 instructions: 50000004 cycles: 55571156
CPU 0 Branch Prediction Accuracy: 80.62% MPKI: 1.636 Average ROB Occupancy at Mispredict: 296.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.636
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      85947 HIT:      75303 MISS:      10644 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      85947 HIT:      75303 MISS:      10644 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 238.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1162751 HIT:     207836 MISS:     954915 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     518367 HIT:      23113 MISS:     495254 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     314838 HIT:      16952 MISS:     297886 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     318896 HIT:     166620 MISS:     152276 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10650 HIT:       1151 MISS:       9499 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 174.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5690008 HIT:    5690000 MISS:          8 MSHR_MERGE:          1
cpu0->cpu0_L1I LOAD         ACCESS:    5690008 HIT:    5690000 MISS:          8 MSHR_MERGE:          1
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 235.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   16983488 HIT:   15377584 MISS:    1605904 MSHR_MERGE:     761666
cpu0->cpu0_L1D LOAD         ACCESS:    7826843 HIT:    7300977 MISS:     525866 MSHR_MERGE:       7495
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9145974 HIT:    8076586 MISS:    1069388 MSHR_MERGE:     754171
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10671 HIT:         21 MISS:      10650 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 205.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4551223 HIT:    4551223 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    4551223 HIT:    4551223 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   15673818 HIT:   15579718 MISS:      94100 MSHR_MERGE:       8153
cpu0->cpu0_DTLB LOAD         ACCESS:   15673818 HIT:   15579718 MISS:      94100 MSHR_MERGE:       8153
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.68 cycles
cpu0->LLC TOTAL        ACCESS:    1113025 HIT:     431697 MISS:     681328 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     495254 HIT:     112000 MISS:     383254 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     297886 HIT:        190 MISS:     297696 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     310386 HIT:     310305 MISS:         81 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9499 HIT:       9202 MISS:        297 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 224.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          7
  ROW_BUFFER_MISS:     681240
  AVG DBUS CONGESTED CYCLE: 11.43
Channel 0 WQ ROW_BUFFER_HIT:     108516
  ROW_BUFFER_MISS:     188801
  FULL:          0
Channel 0 REFRESHES ISSUED:       4631
