set DESIGN_NAME                 "dfe3Main";
 set STRIP_PATH                  "test/Sha3Accel";
 set ADDITIONAL_SEARCH_PATH      "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db /scratch/cs250-aab/dsp/build/vlsi/generated-rams /scratch/cs250-aab/dsp/build/vlsi/dc-syn/current-dc/results";
 set TARGET_LIBRARY_FILES        "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db  ";
 set MW_REFERENCE_LIB_DIRS       "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/mw/cells_hvt.mw /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/mw/cells_rvt.mw /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/mw/cells_lvt.mw  ";
 set MIN_LIBRARY_FILES           "";
 set TECH_FILE                   "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/techfile/techfile.tf";
 set MAP_FILE                    "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/techfile/tech2itf.map";
 set TLUPLUS_MAX_FILE            "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/tluplus/max.tluplus";
 set TLUPLUS_MIN_FILE            "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/tluplus/min.tluplus";
 set REPORTS_DIR                 "reports";
 set RESULTS_DIR                 "results";
 set FILLER_CELL                 "SHFILL1 SHFILL2 SHFILL3 SHFILL64 SHFILL128 ";
 set REPORTING_EFFORT            "OFF";
 set PNR_EFFORT                  "high";
 
set ICC_FLOORPLAN_CEL            "init_design_icc";
 
