


entity CountOnesFor is
    port (
        input_word : in std_logic_vector(3 downto 0);
        clk : in std_logic;
        count_out : out integer range 0 to 4
    );
end CountOnesFor;

architecture arch_CountOnesFor of CountOnesFor is
begin
    process(clk)
        variable count : integer range 0 to 4 := 0;
    begin
        if rising_edge(clk) then
            count := 0;
            for i in input_word'range loop
                if input_word(i) = '1' then
                    count := count + 1;
                end if;
            end loop;
            count_out <= count;
        end if;
    end process;
end arch_CountOnesFor;