; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused_abs_add_div_log_lt_mul_sub_sum_where_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !10
  %8 = shl i32 %7, 3, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = shl i32 %9, 1, !dbg !12
  %11 = and i32 %10, 6, !dbg !12
  %12 = or disjoint i32 %8, %11, !dbg !13
  %13 = icmp slt i32 %12, 16, !dbg !14
  %14 = and i32 %9, 60, !dbg !15
  %.frozen = freeze i32 %12, !dbg !16
  %15 = sdiv i32 %.frozen, 4, !dbg !16
  %16 = mul i32 %15, 4, !dbg !17
  %.decomposed = sub i32 %.frozen, %16, !dbg !17
  %17 = add nsw i32 %.decomposed, %14, !dbg !18
  %18 = shl i32 %15, 6, !dbg !19
  %19 = add i32 %17, %18, !dbg !20
  %20 = sext i32 %19 to i64, !dbg !21
  %21 = getelementptr float, ptr addrspace(1) %0, i64 %20, !dbg !21
  %22 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %21, i1 %13, i32 0, i1 %13, i32 0, i1 %13) #4, !dbg !22
  %23 = extractvalue { i32, i32 } %22, 0, !dbg !22
  %24 = extractvalue { i32, i32 } %22, 1, !dbg !22
  %25 = bitcast i32 %23 to float, !dbg !22
  %26 = bitcast i32 %24 to float, !dbg !22
  %27 = getelementptr float, ptr addrspace(1) %1, i64 %20, !dbg !23
  %28 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %27, i1 %13, i32 0, i1 %13, i32 0, i1 %13) #4, !dbg !24
  %29 = extractvalue { i32, i32 } %28, 0, !dbg !24
  %30 = extractvalue { i32, i32 } %28, 1, !dbg !24
  %31 = bitcast i32 %29 to float, !dbg !24
  %32 = bitcast i32 %30 to float, !dbg !24
  %33 = getelementptr float, ptr addrspace(1) %2, i64 %20, !dbg !25
  %34 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %33, i1 %13, i32 0, i1 %13, i32 0, i1 %13) #4, !dbg !26
  %35 = extractvalue { i32, i32 } %34, 0, !dbg !26
  %36 = extractvalue { i32, i32 } %34, 1, !dbg !26
  %37 = bitcast i32 %35 to float, !dbg !26
  %38 = bitcast i32 %36 to float, !dbg !26
  %39 = fsub float %25, %31, !dbg !27
  %40 = fsub float %26, %32, !dbg !27
  %41 = tail call float @llvm.fabs.f32(float %39), !dbg !28
  %42 = tail call float @llvm.fabs.f32(float %40), !dbg !28
  %43 = fmul float %41, %37, !dbg !29
  %44 = fmul float %42, %38, !dbg !29
  %45 = fmul float %43, 2.000000e+00, !dbg !30
  %46 = fmul float %44, 2.000000e+00, !dbg !30
  %47 = fadd float %45, 1.000000e+00, !dbg !31
  %48 = fadd float %46, 1.000000e+00, !dbg !31
  %49 = fcmp olt float %47, 0x3810000000000000, !dbg !32
  %50 = fmul float %47, 0x4160000000000000, !dbg !32
  %.02.i = select i1 %49, float %50, float %47, !dbg !32
  %i.i.0.i = select i1 %49, float -2.300000e+01, float 0.000000e+00, !dbg !32
  %51 = bitcast float %.02.i to i32, !dbg !32
  %52 = add i32 %51, -1059760811, !dbg !32
  %53 = and i32 %52, -8388608, !dbg !32
  %54 = sub i32 %51, %53, !dbg !32
  %55 = bitcast i32 %54 to float, !dbg !32
  %56 = sitofp i32 %53 to float, !dbg !32
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not.i = icmp eq i32 %57, 0, !dbg !32
  %58 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %56, float 0x3E80000000000000, float %i.i.0.i) #4, !dbg !32
  %59 = tail call float @llvm.nvvm.fma.rn.f(float %56, float 0x3E80000000000000, float %i.i.0.i) #4, !dbg !32
  %.08.i = select i1 %.not.i, float %59, float %58, !dbg !32
  %60 = fadd float %55, -1.000000e+00, !dbg !32
  %61 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not1.i = icmp eq i32 %61, 0, !dbg !32
  %62 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %60, float 0x3FC2073EC0000000) #4, !dbg !32
  %63 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %60, float 0x3FC2073EC0000000) #4, !dbg !32
  %.010.i = select i1 %.not1.i, float %63, float %62, !dbg !32
  %64 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not2.i = icmp eq i32 %64, 0, !dbg !32
  %65 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i, float %60, float 0xBFBF19B980000000) #4, !dbg !32
  %66 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i, float %60, float 0xBFBF19B980000000) #4, !dbg !32
  %.011.i = select i1 %.not2.i, float %66, float %65, !dbg !32
  %67 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not3.i = icmp eq i32 %67, 0, !dbg !32
  %68 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i, float %60, float 0x3FC1E52AA0000000) #4, !dbg !32
  %69 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i, float %60, float 0x3FC1E52AA0000000) #4, !dbg !32
  %.012.i = select i1 %.not3.i, float %69, float %68, !dbg !32
  %70 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not4.i = icmp eq i32 %70, 0, !dbg !32
  %71 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i, float %60, float 0xBFC55B1720000000) #4, !dbg !32
  %72 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i, float %60, float 0xBFC55B1720000000) #4, !dbg !32
  %.09.i = select i1 %.not4.i, float %72, float %71, !dbg !32
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not5.i = icmp eq i32 %73, 0, !dbg !32
  %74 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %60, float 0x3FC99DA160000000) #4, !dbg !32
  %75 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %60, float 0x3FC99DA160000000) #4, !dbg !32
  %.05.i = select i1 %.not5.i, float %75, float %74, !dbg !32
  %76 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not6.i = icmp eq i32 %76, 0, !dbg !32
  %77 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %60, float 0xBFCFFFE440000000) #4, !dbg !32
  %78 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %60, float 0xBFCFFFE440000000) #4, !dbg !32
  %.01.i = select i1 %.not6.i, float %78, float %77, !dbg !32
  %79 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not7.i = icmp eq i32 %79, 0, !dbg !32
  %80 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %60, float 0x3FD5554F00000000) #4, !dbg !32
  %81 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %60, float 0x3FD5554F00000000) #4, !dbg !32
  %.0.i = select i1 %.not7.i, float %81, float %80, !dbg !32
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not8.i = icmp eq i32 %82, 0, !dbg !32
  %83 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %60, float -5.000000e-01) #4, !dbg !32
  %84 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %60, float -5.000000e-01) #4, !dbg !32
  %.07.i = select i1 %.not8.i, float %84, float %83, !dbg !32
  %85 = fmul float %60, %.07.i, !dbg !32
  %86 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not9.i = icmp eq i32 %86, 0, !dbg !32
  %87 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %85, float %60, float %60) #4, !dbg !32
  %88 = tail call float @llvm.nvvm.fma.rn.f(float %85, float %60, float %60) #4, !dbg !32
  %.06.i = select i1 %.not9.i, float %88, float %87, !dbg !32
  %89 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not10.i = icmp eq i32 %89, 0, !dbg !32
  %90 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #4, !dbg !32
  %91 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #4, !dbg !32
  %.04.i = select i1 %.not10.i, float %91, float %90, !dbg !32
  %92 = icmp ugt i32 %51, 2139095039, !dbg !32
  br i1 %92, label %__nv_fmaf_rn.exit.i.i, label %__nv_logf.exit, !dbg !32

__nv_fmaf_rn.exit.i.i:                            ; preds = %6
  %93 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not11.i = icmp eq i32 %93, 0, !dbg !32
  %94 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #4, !dbg !32
  %95 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #4, !dbg !32
  %.03.i = select i1 %.not11.i, float %95, float %94, !dbg !32
  br label %__nv_logf.exit, !dbg !32

__nv_logf.exit:                                   ; preds = %6, %__nv_fmaf_rn.exit.i.i
  %r.i.0.i = phi float [ %.03.i, %__nv_fmaf_rn.exit.i.i ], [ %.04.i, %6 ], !dbg !32
  %96 = fcmp olt float %48, 0x3810000000000000, !dbg !32
  %97 = fmul float %48, 0x4160000000000000, !dbg !32
  %.02.i1 = select i1 %96, float %97, float %48, !dbg !32
  %i.i.0.i2 = select i1 %96, float -2.300000e+01, float 0.000000e+00, !dbg !32
  %98 = bitcast float %.02.i1 to i32, !dbg !32
  %99 = add i32 %98, -1059760811, !dbg !32
  %100 = and i32 %99, -8388608, !dbg !32
  %101 = sub i32 %98, %100, !dbg !32
  %102 = bitcast i32 %101 to float, !dbg !32
  %103 = sitofp i32 %100 to float, !dbg !32
  %104 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not.i3 = icmp eq i32 %104, 0, !dbg !32
  %105 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %103, float 0x3E80000000000000, float %i.i.0.i2) #4, !dbg !32
  %106 = tail call float @llvm.nvvm.fma.rn.f(float %103, float 0x3E80000000000000, float %i.i.0.i2) #4, !dbg !32
  %.08.i4 = select i1 %.not.i3, float %106, float %105, !dbg !32
  %107 = fadd float %102, -1.000000e+00, !dbg !32
  %108 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not1.i5 = icmp eq i32 %108, 0, !dbg !32
  %109 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %107, float 0x3FC2073EC0000000) #4, !dbg !32
  %110 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %107, float 0x3FC2073EC0000000) #4, !dbg !32
  %.010.i6 = select i1 %.not1.i5, float %110, float %109, !dbg !32
  %111 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not2.i7 = icmp eq i32 %111, 0, !dbg !32
  %112 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i6, float %107, float 0xBFBF19B980000000) #4, !dbg !32
  %113 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i6, float %107, float 0xBFBF19B980000000) #4, !dbg !32
  %.011.i8 = select i1 %.not2.i7, float %113, float %112, !dbg !32
  %114 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not3.i9 = icmp eq i32 %114, 0, !dbg !32
  %115 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i8, float %107, float 0x3FC1E52AA0000000) #4, !dbg !32
  %116 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i8, float %107, float 0x3FC1E52AA0000000) #4, !dbg !32
  %.012.i10 = select i1 %.not3.i9, float %116, float %115, !dbg !32
  %117 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not4.i11 = icmp eq i32 %117, 0, !dbg !32
  %118 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i10, float %107, float 0xBFC55B1720000000) #4, !dbg !32
  %119 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i10, float %107, float 0xBFC55B1720000000) #4, !dbg !32
  %.09.i12 = select i1 %.not4.i11, float %119, float %118, !dbg !32
  %120 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not5.i13 = icmp eq i32 %120, 0, !dbg !32
  %121 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i12, float %107, float 0x3FC99DA160000000) #4, !dbg !32
  %122 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i12, float %107, float 0x3FC99DA160000000) #4, !dbg !32
  %.05.i14 = select i1 %.not5.i13, float %122, float %121, !dbg !32
  %123 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not6.i15 = icmp eq i32 %123, 0, !dbg !32
  %124 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i14, float %107, float 0xBFCFFFE440000000) #4, !dbg !32
  %125 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i14, float %107, float 0xBFCFFFE440000000) #4, !dbg !32
  %.01.i16 = select i1 %.not6.i15, float %125, float %124, !dbg !32
  %126 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not7.i17 = icmp eq i32 %126, 0, !dbg !32
  %127 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i16, float %107, float 0x3FD5554F00000000) #4, !dbg !32
  %128 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i16, float %107, float 0x3FD5554F00000000) #4, !dbg !32
  %.0.i18 = select i1 %.not7.i17, float %128, float %127, !dbg !32
  %129 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not8.i19 = icmp eq i32 %129, 0, !dbg !32
  %130 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i18, float %107, float -5.000000e-01) #4, !dbg !32
  %131 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i18, float %107, float -5.000000e-01) #4, !dbg !32
  %.07.i20 = select i1 %.not8.i19, float %131, float %130, !dbg !32
  %132 = fmul float %107, %.07.i20, !dbg !32
  %133 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not9.i21 = icmp eq i32 %133, 0, !dbg !32
  %134 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %132, float %107, float %107) #4, !dbg !32
  %135 = tail call float @llvm.nvvm.fma.rn.f(float %132, float %107, float %107) #4, !dbg !32
  %.06.i22 = select i1 %.not9.i21, float %135, float %134, !dbg !32
  %136 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not10.i23 = icmp eq i32 %136, 0, !dbg !32
  %137 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i4, float 0x3FE62E4300000000, float %.06.i22) #4, !dbg !32
  %138 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i4, float 0x3FE62E4300000000, float %.06.i22) #4, !dbg !32
  %.04.i24 = select i1 %.not10.i23, float %138, float %137, !dbg !32
  %139 = icmp ugt i32 %98, 2139095039, !dbg !32
  br i1 %139, label %__nv_fmaf_rn.exit.i.i27, label %__nv_logf.exit30, !dbg !32

__nv_fmaf_rn.exit.i.i27:                          ; preds = %__nv_logf.exit
  %140 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !32
  %.not11.i28 = icmp eq i32 %140, 0, !dbg !32
  %141 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i1, float 0x7FF0000000000000, float 0x7FF0000000000000) #4, !dbg !32
  %142 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i1, float 0x7FF0000000000000, float 0x7FF0000000000000) #4, !dbg !32
  %.03.i29 = select i1 %.not11.i28, float %142, float %141, !dbg !32
  br label %__nv_logf.exit30, !dbg !32

__nv_logf.exit30:                                 ; preds = %__nv_logf.exit, %__nv_fmaf_rn.exit.i.i27
  %r.i.0.i25 = phi float [ %.03.i29, %__nv_fmaf_rn.exit.i.i27 ], [ %.04.i24, %__nv_logf.exit ], !dbg !32
  %143 = fcmp oeq float %.02.i, 0.000000e+00, !dbg !32
  %144 = fcmp olt float %44, 2.000000e+00, !dbg !33
  %145 = fcmp olt float %43, 2.000000e+00, !dbg !33
  %146 = lshr i32 %9, 5, !dbg !15
  %147 = and i32 %9, 7, !dbg !12
  %148 = or disjoint i32 %8, %147, !dbg !13
  %149 = icmp slt i32 %148, 16, !dbg !14
  %150 = and i32 %9, 31, !dbg !12
  %151 = fcmp oeq float %.02.i1, 0.000000e+00, !dbg !32
  %152 = fmul float %r.i.0.i, 2.000000e+01, !dbg !34
  %153 = fmul float %r.i.0.i25, 2.000000e+01, !dbg !34
  %154 = fadd float %152, 0xC03E305280000000, !dbg !35
  %155 = select i1 %143, float 0xFFF0000000000000, float %154, !dbg !32
  %156 = fadd float %153, 0xC03E305280000000, !dbg !35
  %157 = select i1 %151, float 0xFFF0000000000000, float %156, !dbg !32
  %158 = select i1 %145, float %43, float %155, !dbg !36
  %159 = select i1 %144, float %44, float %157, !dbg !36
  %160 = select i1 %13, float %158, float 0.000000e+00, !dbg !37
  %161 = select i1 %13, float %159, float 0.000000e+00, !dbg !37
  %162 = bitcast float %160 to i32, !dbg !38
  %163 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %162, i32 16, i32 31), !dbg !38
  %164 = bitcast i32 %163 to float, !dbg !38
  %165 = fadd float %160, %164, !dbg !42
  %166 = bitcast float %165 to i32, !dbg !38
  %167 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %166, i32 8, i32 31), !dbg !38
  %168 = bitcast i32 %167 to float, !dbg !38
  %169 = fadd float %165, %168, !dbg !42
  %170 = bitcast float %169 to i32, !dbg !38
  %171 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %170, i32 4, i32 31), !dbg !38
  %172 = bitcast i32 %171 to float, !dbg !38
  %173 = fadd float %169, %172, !dbg !42
  %174 = bitcast float %161 to i32, !dbg !38
  %175 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %174, i32 16, i32 31), !dbg !38
  %176 = bitcast i32 %175 to float, !dbg !38
  %177 = fadd float %161, %176, !dbg !42
  %178 = bitcast float %177 to i32, !dbg !38
  %179 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %178, i32 8, i32 31), !dbg !38
  %180 = bitcast i32 %179 to float, !dbg !38
  %181 = fadd float %177, %180, !dbg !42
  %182 = bitcast float %181 to i32, !dbg !38
  %183 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %182, i32 4, i32 31), !dbg !38
  %184 = bitcast i32 %183 to float, !dbg !38
  %185 = fadd float %181, %184, !dbg !42
  %186 = icmp samesign ult i32 %150, 4, !dbg !38
  %187 = and i32 %146, 1, !dbg !38
  %188 = shl nuw nsw i32 %11, 1, !dbg !38
  %189 = or disjoint i32 %188, %187, !dbg !38
  %190 = getelementptr float, ptr addrspace(3) @global_smem, i32 %189, !dbg !38
  %191 = bitcast float %173 to <1 x i32>, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %190, <1 x i32> %191, i1 %186) #4, !dbg !38
  %192 = or disjoint i32 %188, 2, !dbg !38
  %193 = or disjoint i32 %192, %187, !dbg !38
  %194 = getelementptr float, ptr addrspace(3) @global_smem, i32 %193, !dbg !38
  %195 = bitcast float %185 to <1 x i32>, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %194, <1 x i32> %195, i1 %186) #4, !dbg !38
  tail call void @llvm.nvvm.barrier0(), !dbg !38
  %196 = icmp slt i32 %9, 16, !dbg !38
  %197 = getelementptr float, ptr addrspace(3) @global_smem, i32 %9, !dbg !38
  %198 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %197, i1 %196) #4, !dbg !38
  %199 = bitcast i32 %198 to float, !dbg !38
  %200 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %198, i32 1, i32 31), !dbg !38
  %201 = bitcast i32 %200 to float, !dbg !38
  %202 = fadd float %199, %201, !dbg !42
  %203 = and i32 %9, 1, !dbg !38
  %204 = icmp eq i32 %203, 0, !dbg !38
  %205 = and i1 %196, %204, !dbg !38
  %206 = bitcast float %202 to <1 x i32>, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %197, <1 x i32> %206, i1 %205) #4, !dbg !38
  tail call void @llvm.nvvm.barrier0(), !dbg !38
  %207 = getelementptr float, ptr addrspace(3) @global_smem, i32 %188, !dbg !38
  %208 = load i32, ptr addrspace(3) %207, align 16, !dbg !38
  %209 = getelementptr float, ptr addrspace(3) @global_smem, i32 %192, !dbg !38
  %210 = load i32, ptr addrspace(3) %209, align 8, !dbg !38
  tail call void @llvm.nvvm.barrier0(), !dbg !44
  %211 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %11, !dbg !44
  tail call void asm sideeffect "@$3 st.shared.v2.b32 [ $0 + 0 ], { $1, $2 };", "r,r,r,b"(ptr addrspace(3) %211, i32 %208, i32 %210, i1 true) #4, !dbg !44
  tail call void @llvm.nvvm.barrier0(), !dbg !44
  %212 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %147, !dbg !44
  %213 = load i32, ptr addrspace(3) %212, align 4, !dbg !44
  %214 = sext i32 %148 to i64, !dbg !45
  %215 = getelementptr float, ptr addrspace(1) %3, i64 %214, !dbg !45
  %216 = lshr i32 %150, 3, !dbg !46
  %217 = shl nuw nsw i32 %187, 2, !dbg !46
  %218 = or disjoint i32 %217, %216, !dbg !46
  %219 = icmp eq i32 %218, 0, !dbg !46
  %220 = and i1 %219, %149, !dbg !46
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %213, ptr addrspace(1) %215, i1 %220) #4, !dbg !46
  ret void, !dbg !47
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.fabs.f32(float) #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c7csfpzjut534rbqd65pbxrgkgzfwil44otngcdmwoskrf325yh6.py", directory: "inductor_cache/7c")
!4 = !{ptr @triton_per_fused_abs_add_div_log_lt_mul_sub_sum_where_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_abs_add_div_log_lt_mul_sub_sum_where_0, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_abs_add_div_log_lt_mul_sub_sum_where_0", linkageName: "triton_per_fused_abs_add_div_log_lt_mul_sub_sum_where_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 31, column: 19, scope: !7)
!17 = !DILocation(line: 30, column: 19, scope: !7)
!18 = !DILocation(line: 33, column: 35, scope: !7)
!19 = !DILocation(line: 33, column: 45, scope: !7)
!20 = !DILocation(line: 33, column: 42, scope: !7)
!21 = !DILocation(line: 33, column: 30, scope: !7)
!22 = !DILocation(line: 33, column: 50, scope: !7)
!23 = !DILocation(line: 34, column: 30, scope: !7)
!24 = !DILocation(line: 34, column: 50, scope: !7)
!25 = !DILocation(line: 35, column: 30, scope: !7)
!26 = !DILocation(line: 35, column: 50, scope: !7)
!27 = !DILocation(line: 36, column: 18, scope: !7)
!28 = !DILocation(line: 37, column: 23, scope: !7)
!29 = !DILocation(line: 38, column: 18, scope: !7)
!30 = !DILocation(line: 41, column: 18, scope: !7)
!31 = !DILocation(line: 43, column: 19, scope: !7)
!32 = !DILocation(line: 44, column: 24, scope: !7)
!33 = !DILocation(line: 40, column: 18, scope: !7)
!34 = !DILocation(line: 46, column: 20, scope: !7)
!35 = !DILocation(line: 48, column: 20, scope: !7)
!36 = !DILocation(line: 49, column: 33, scope: !7)
!37 = !DILocation(line: 51, column: 35, scope: !7)
!38 = !DILocation(line: 267, column: 36, scope: !39, inlinedAt: !41)
!39 = distinct !DILexicalBlockFile(scope: !7, file: !40, discriminator: 0)
!40 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!41 = !DILocation(line: 52, column: 26, scope: !7)
!42 = !DILocation(line: 256, column: 15, scope: !43, inlinedAt: !41)
!43 = distinct !DILexicalBlockFile(scope: !39, file: !40, discriminator: 0)
!44 = !DILocation(line: 52, column: 29, scope: !7)
!45 = !DILocation(line: 53, column: 25, scope: !7)
!46 = !DILocation(line: 53, column: 37, scope: !7)
!47 = !DILocation(line: 53, column: 4, scope: !7)
