{"vcs1":{"timestamp_begin":1731072498.548726041, "rt":1.92, "ut":0.52, "st":0.29}}
{"vcselab":{"timestamp_begin":1731072500.560080097, "rt":1.13, "ut":0.26, "st":0.20}}
{"link":{"timestamp_begin":1731072501.771547537, "rt":0.34, "ut":0.12, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731072497.777928044}
{"VCS_COMP_START_TIME": 1731072497.777928044}
{"VCS_COMP_END_TIME": 1731072503.747647117}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231552}}
