
#ifndef DSI_IRIS2P_REG_H
#define DSI_IRIS2P_REG_H


#define IRIS_SYS_ADDR		0xF0000000
#ifdef MIPI_SWAP
#define IRIS_MIPI_RX_ADDR	0xF0140000
#define IRIS_MIPI_TX_ADDR	0xF01c0000
#else
#define IRIS_MIPI_RX_ADDR	0xF0100000
#define IRIS_MIPI_TX_ADDR	0xF0180000
#endif
#define IRIS_PROXY_ADDR	    0xF0040000
#define IRIS_PWIL_ADDR	    0xF1240000
#define IRIS_DTG_ADDR		0xF1200000
#define IRIS_DPORT_ADDR		0xF1220000
#define IRIS_MVC_ADDR		0xF2100000

#define IRIS_MIPI_ADDR_OFFSET	0x40000
#define IRIS_GRCP_BUFFER_ADDR  0xf0212C00
#define IRIS_GRCP_CTRL_ADDR    0xf0200000
#define IRIS_UNIT_CONTROL_ADDR	0xF0060000

/* SYS register */
#define CLKGATE_CTRL0 0x0
#define CLKGATE_CTRL1 0x4
#define CLKGATE_PWIL_SW 0x8
#define CLKMUX_CTRL	0x0c
#define CLKDIV_CTRL	0x10
#define UPDATE_CLKCTRL	0x14
#define CHIP_BYPASS_MODE 0x2c
#define PPLL_B_CTRL0	0x140
#define PPLL_B_CTRL1	0x144
#define PPLL_B_CTRL2	0x148
#define DPLL_B_CTRL0	0x150
#define DPLL_B_CTRL1	0x154
#define DPLL_B_CTRL2	0x158
#define MPLL_B_CTRL0	0x160
#define MPLL_B_CTRL1	0x164
#define MPLL_B_CTRL2	0x168
#define PLL_CTRL	0x200
#define DCLK_SRC_SEL	0x210
#define INCLK_SRC_SEL	0x214
#define MCUCLK_SRC_SEL	0x218
#define PCLK_SRC_SEL	0x21c
#define MCLK_SRC_SEL	0x228
#define ALT_CTRL0	0x248
#define DFT_EFUSE_CTRL	0x10000
#define DFT_EFUSE_CTRL_1	0x10004
#define MIPIPMU_STAT_1	0x10014

/*MIPI_RX register*/
#define DCS_CMD_PARA_1		0x00000
#define DCS_CMD_PARA_2		0x00004
#define DBI_HANDLER_CTRL	0x0000c
#define FRAME_COLUMN_ADDR	0x00018
#define ABNORMAL_COUNT_THRES	0x0001c
#define MIPI_RX_STATUS		0x0002c
#define INTSTAT_RAW	0x1ffe4
#define INTEN	0x1ffe8
#define INTCLR	0x1fff0
#define DEVICE_READY		0x20000
#define INTERRUPT_ENABLE	0x20008
#define DSI_FUNCTIONAL_PROGRAMMING	0x2000c
#define EOT_ECC_CRC_DISABLE	0x20024
#define DATA_LANE_TIMING_PARAMETER	0x2002c
#define RESET_ENABLE_DFE	0x20030
#define DPI_SYNC_COUNT		0x20058

/*MIPI_TX register*/
#define DSI_TX_CTRL         0x00000
#define DPHY_CTRL           0x00004
#define MANUAL_BYPASS_CTRL  0x00008
#define TE_FLOW_CTRL        0x00018
#define DUAL_CH_CTRL        0x00020
#define HS_TX_TIMER		0x00024
#define BTA_LP_TIMER		0x00028
#define INITIALIZATION_RESET_TIMER	0x0002c
#define TX_RESERVED_0		0x00030
#define DPHY_TIMING_MARGIN  0x00040
#define DPHY_LP_TIMING_PARA 0x00050
#define DPHY_DATA_LANE_TIMING_PARA  0x00054
#define DPHY_CLOCK_LANE_TIMING_PARA 0x00058
#define DPHY_PLL_PARA		0x0005c
#define DPHY_TRIM_1		0x00064
#define DSI_TX_STATUS		0x00070
#define WR_PACKET_HEADER_OFFS       0x1c010
#define WR_PACKET_PAYLOAD_OFFS      0x1c014
#define RD_PACKET_DATA_OFFS         0x1c018
#define TX_INTSTAT_RAW              0x1ffe4
#define TX_INTCLR                   0x1fff0

/* PROXY register */
#define IRIS_PROXY_MB0_ADDR		(IRIS_PROXY_ADDR+0x00)	// MB0
#define IRIS_MODE_ADDR			(IRIS_PROXY_ADDR+0x08)	// MB1
#define IRIS_DATA_PATH_ADDR		(IRIS_PROXY_ADDR+0x10)	// MB2
#define IRIS_LPMEMC_SETTING_ADDR	(IRIS_PROXY_ADDR+0x20)	// MB4
#define IRIS_DBC_SETTING_ADDR		(IRIS_PROXY_ADDR+0x28)	// MB5
#define IRIS_PQ_SETTING_ADDR		(IRIS_PROXY_ADDR+0x30)	// MB6
#define IRIS_PROXY_MB7_ADDR		(IRIS_PROXY_ADDR+0x38)	// MB7
#define IRIS_SDR_SETTING_ADDR   (IRIS_GRCP_CTRL_ADDR+0x12fd8)
#define IRIS_HDR_SETTING_ADDR   (IRIS_GRCP_CTRL_ADDR+0x12fdc)
#define IRIS_COLOR_ADJUST_ADDR	(IRIS_GRCP_CTRL_ADDR+0x12fd4) //ALG_PARM11
#define IRIS_CM_SETTING_ADDR	(IRIS_GRCP_CTRL_ADDR+0x12fe4) //ALG_PARM12
#define IRIS_LCE_SETTING_ADDR	(IRIS_GRCP_CTRL_ADDR+0x12fe8) //ALG_PARM13
#define IRIS_OLED_BRIGHT_ADDR   (IRIS_GRCP_CTRL_ADDR+0x12fec)
#define IRIS_LUX_VALUE_ADDR     (IRIS_GRCP_CTRL_ADDR+0x12ffc)
#define IRIS_CCT_VALUE_ADDR     (IRIS_GRCP_CTRL_ADDR+0x12ff8)
#define IRIS_READING_MODE_ADDR	(IRIS_GRCP_CTRL_ADDR+0x12ff4)
#define IRIS_DRC_INFO_ADDR      (IRIS_GRCP_CTRL_ADDR+0x12ff0)
#define PQ_UPDATING_FLAG	(0x80000000) // bit 31

/*DTG register*/
#define HSCTRL1			0x04
#define VSCTRL0			0x10
#define VSCTRL1			0x14
#define DTG_CTRL		0x20
#define EVS_DLY			0x2c
#define EVS_NEW_DLY		0x30
#define DTG_DELAY		0x34
#define TE_CTRL			0x4c
#define TE_CTRL_1		0x50
#define TE_CTRL_2		0x54
#define TE_CTRL_3		0x58
#define TE_CTRL_4		0x5c
#define TE_CTRL_5		0xac
#define DTG_CTRL_1		0x70
#define VFP_CTRL_0		0x7c
#define VFP_CTRL_1		0x80
#define DVS_CTRL		0x90
#define TE_DLY			0x9c
#define TE_DLY_1		0xb0
#define DTG_RESERVE		0xa8
#define DTG_REGSEL		0x10000


/* FRCC register */
#define FRCC_CTRL_REG5_ADDR	0xF2010014
#define FRCC_CTRL_REG7_ADDR	0xF201001C
#define FRCC_CTRL_REG8_ADDR	0xF2010020
#define FRCC_CTRL_REG16_ADDR	0xF2010040
#define FRCC_CTRL_REG17_ADDR	0xF2010044
#define FRCC_CTRL_REG18_ADDR	0xF2010048
#define FRCC_CMD_MOD_TH		0xF201004c
#define FRCC_DTG_SYNC		0xF2010060
#define FRCC_REG_SHOW		0xF2011198

/* FI register */
#define FI_RANGE_CTRL          0xf2160014
#define FI_DEMO_COL_SIZE       0xf2160018
#define FI_DEMO_MODE_CTRL      0xf216001c
#define FI_DEMO_MODE_RING      0xf2160020
#define FI_DEMO_ROW_SIZE       0xf2160024
#define FI_SHADOW_UPDATE       0xf217ff00

/* peaking register */
#define PEAKING_CTRL           0xf1a0005c
#define PEAKING_STARTWIN       0xf1a00060
#define PEAKING_ENDWIN         0xf1a00064
#define PEAKING_SHADOW_UPDATE  0xf1a1ff00

/* CM register */
#define CM_CTRL                0xf1560000
#define CM_STARTWIN            0xf15600dc
#define CM_ENDWIN              0xf15600e0
#define CM_SHADOW_UPDATE       0xf157ffd0

/* PWIL register */
#define IRIS_PWIL_OUT_FRAME_SHIFT 24
#define IRIS_PWIL_IN_FRAME_SHIFT 8
#define CAPT_CTRL0	0x218
#define VIDEO_CTRL2 0x1048

/* MVC register */
#define PHASE_SHIFT_EN		1
#define INTERVAL_SHIFT_EN	2
#define TRUE_CUT_EXT_EN	3
#define ROTATION		4
#define IRIS_MVC_TOP_CTRL0_OFF	0x0000000c
#define IRIS_MVC_SW_UPDATE_OFF	0x1ff00

/* DPORT register */
#define DPORT_CTRL1 0x4
#define DPORT_DBIB  0x28
#define DPORT_REGSEL 0x1ffd4

/* Unit Control register */
#define UNIT_INT_EN 0x8
#define UNIT_INT_SET 0xc

#endif
