#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Nov 26 23:29:03 2023
# Process ID: 62363
# Current directory: /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/impl_1
# Command line: vivado -log mlp_system_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mlp_system_design_wrapper.tcl -notrace
# Log file: /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/impl_1/mlp_system_design_wrapper.vdi
# Journal file: /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mlp_system_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sszabo/github/CPRE587/project/hw_top/mlp_conv'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/Xilinx/2020.1/Vivado/2020.1/data/ip'.
Command: link_design -top mlp_system_design_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_input_blk_mem_0/mlp_system_design_input_blk_mem_0.dcp' for cell 'mlp_system_design_i/input_blk_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_input_bram_ctrl_0/mlp_system_design_input_bram_ctrl_0.dcp' for cell 'mlp_system_design_i/input_bram_ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_inter_cont_0/mlp_system_design_inter_cont_0.dcp' for cell 'mlp_system_design_i/inter_cont'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_mlp_conv_0_0/mlp_system_design_mlp_conv_0_0.dcp' for cell 'mlp_system_design_i/mlp_conv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_output_blk_mem_0/mlp_system_design_output_blk_mem_0.dcp' for cell 'mlp_system_design_i/output_blk_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_output_bram_ctrl_0/mlp_system_design_output_bram_ctrl_0.dcp' for cell 'mlp_system_design_i/output_bram_ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0.dcp' for cell 'mlp_system_design_i/processing_system'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_rst_ps_100M_0/mlp_system_design_rst_ps_100M_0.dcp' for cell 'mlp_system_design_i/rst_ps_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_system_dma_0/mlp_system_design_system_dma_0.dcp' for cell 'mlp_system_design_i/system_dma'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_weight_blk_mem_0/mlp_system_design_weight_blk_mem_0.dcp' for cell 'mlp_system_design_i/weight_blk_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_weight_bram_ctrl_0/mlp_system_design_weight_bram_ctrl_0.dcp' for cell 'mlp_system_design_i/weight_bram_ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_xbar_0/mlp_system_design_xbar_0.dcp' for cell 'mlp_system_design_i/periph_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_0/mlp_system_design_auto_ds_0.dcp' for cell 'mlp_system_design_i/periph_intercon/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_0/mlp_system_design_auto_pc_0.dcp' for cell 'mlp_system_design_i/periph_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_1/mlp_system_design_auto_ds_1.dcp' for cell 'mlp_system_design_i/periph_intercon/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_1/mlp_system_design_auto_pc_1.dcp' for cell 'mlp_system_design_i/periph_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_2/mlp_system_design_auto_pc_2.dcp' for cell 'mlp_system_design_i/periph_intercon/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_2/mlp_system_design_auto_ds_2.dcp' for cell 'mlp_system_design_i/periph_intercon/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_3/mlp_system_design_auto_ds_3.dcp' for cell 'mlp_system_design_i/periph_intercon/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_4/mlp_system_design_auto_ds_4.dcp' for cell 'mlp_system_design_i/periph_intercon/m05_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_5/mlp_system_design_auto_ds_5.dcp' for cell 'mlp_system_design_i/periph_intercon/m06_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_3/mlp_system_design_auto_pc_3.dcp' for cell 'mlp_system_design_i/periph_intercon/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_6/mlp_system_design_auto_ds_6.dcp' for cell 'mlp_system_design_i/periph_intercon/m07_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_7/mlp_system_design_auto_ds_7.dcp' for cell 'mlp_system_design_i/periph_intercon/m08_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_4/mlp_system_design_auto_pc_4.dcp' for cell 'mlp_system_design_i/periph_intercon/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_us_0/mlp_system_design_auto_us_0.dcp' for cell 'mlp_system_design_i/periph_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_5/mlp_system_design_auto_pc_5.dcp' for cell 'mlp_system_design_i/periph_intercon/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_us_1/mlp_system_design_auto_us_1.dcp' for cell 'mlp_system_design_i/periph_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_us_2/mlp_system_design_auto_us_2.dcp' for cell 'mlp_system_design_i/periph_intercon/s02_couplers/auto_us'
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2373.496 ; gain = 0.000 ; free physical = 5556 ; free virtual = 16867
INFO: [Netlist 29-17] Analyzing 1002 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_inter_cont_0/mlp_system_design_inter_cont_0.xdc] for cell 'mlp_system_design_i/inter_cont/U0'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_inter_cont_0/mlp_system_design_inter_cont_0.xdc] for cell 'mlp_system_design_i/inter_cont/U0'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0.xdc] for cell 'mlp_system_design_i/processing_system/inst'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0.xdc] for cell 'mlp_system_design_i/processing_system/inst'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_rst_ps_100M_0/mlp_system_design_rst_ps_100M_0_board.xdc] for cell 'mlp_system_design_i/rst_ps_100M/U0'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_rst_ps_100M_0/mlp_system_design_rst_ps_100M_0_board.xdc] for cell 'mlp_system_design_i/rst_ps_100M/U0'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_rst_ps_100M_0/mlp_system_design_rst_ps_100M_0.xdc] for cell 'mlp_system_design_i/rst_ps_100M/U0'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_rst_ps_100M_0/mlp_system_design_rst_ps_100M_0.xdc] for cell 'mlp_system_design_i/rst_ps_100M/U0'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_system_dma_0/mlp_system_design_system_dma_0.xdc] for cell 'mlp_system_design_i/system_dma/U0'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_system_dma_0/mlp_system_design_system_dma_0.xdc] for cell 'mlp_system_design_i/system_dma/U0'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc:361]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc:361]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc:366]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc:366]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc:371]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc:371]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc:374]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc:374]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACLK'. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc:376]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports ACLK]'. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc:376]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc]
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_inter_cont_0/mlp_system_design_inter_cont_0_clocks.xdc] for cell 'mlp_system_design_i/inter_cont/U0'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_inter_cont_0/mlp_system_design_inter_cont_0_clocks.xdc] for cell 'mlp_system_design_i/inter_cont/U0'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_us_0/mlp_system_design_auto_us_0_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_us_0/mlp_system_design_auto_us_0_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_us_1/mlp_system_design_auto_us_1_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_us_1/mlp_system_design_auto_us_1_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_us_2/mlp_system_design_auto_us_2_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_us_2/mlp_system_design_auto_us_2_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_0/mlp_system_design_auto_ds_0_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_0/mlp_system_design_auto_ds_0_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_1/mlp_system_design_auto_ds_1_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_1/mlp_system_design_auto_ds_1_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_2/mlp_system_design_auto_ds_2_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_2/mlp_system_design_auto_ds_2_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_3/mlp_system_design_auto_ds_3_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_3/mlp_system_design_auto_ds_3_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_4/mlp_system_design_auto_ds_4_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_4/mlp_system_design_auto_ds_4_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_5/mlp_system_design_auto_ds_5_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_5/mlp_system_design_auto_ds_5_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_6/mlp_system_design_auto_ds_6_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_6/mlp_system_design_auto_ds_6_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_7/mlp_system_design_auto_ds_7_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_7/mlp_system_design_auto_ds_7_clocks.xdc] for cell 'mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mlp_system_design_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2489.145 ; gain = 0.000 ; free physical = 5390 ; free virtual = 16702
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 99 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 98 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

39 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2489.145 ; gain = 119.828 ; free physical = 5390 ; free virtual = 16702
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2556.715 ; gain = 67.570 ; free physical = 5382 ; free virtual = 16694

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19aeb8ab9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2994.574 ; gain = 437.859 ; free physical = 4931 ; free virtual = 16259

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 196e6b053

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3169.480 ; gain = 0.000 ; free physical = 4792 ; free virtual = 16119
INFO: [Opt 31-389] Phase Retarget created 101 cells and removed 227 cells
INFO: [Opt 31-1021] In phase Retarget, 216 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 25 inverter(s) to 44 load pin(s).
Phase 2 Constant propagation | Checksum: 1b4f5e49f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3169.480 ; gain = 0.000 ; free physical = 4796 ; free virtual = 16123
INFO: [Opt 31-389] Phase Constant propagation created 1439 cells and removed 4038 cells
INFO: [Opt 31-1021] In phase Constant propagation, 216 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d062ab8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3169.480 ; gain = 0.000 ; free physical = 4793 ; free virtual = 16119
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3555 cells
INFO: [Opt 31-1021] In phase Sweep, 864 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d062ab8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3169.480 ; gain = 0.000 ; free physical = 4792 ; free virtual = 16119
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d062ab8c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3169.480 ; gain = 0.000 ; free physical = 4796 ; free virtual = 16123
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17a62bc7f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3169.480 ; gain = 0.000 ; free physical = 4796 ; free virtual = 16123
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 297 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             101  |             227  |                                            216  |
|  Constant propagation         |            1439  |            4038  |                                            216  |
|  Sweep                        |               0  |            3555  |                                            864  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |              16  |                                            297  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3169.480 ; gain = 0.000 ; free physical = 4796 ; free virtual = 16123
Ending Logic Optimization Task | Checksum: b9efd0ec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3169.480 ; gain = 0.000 ; free physical = 4796 ; free virtual = 16123

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 48 BRAM(s) out of a total of 53 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 49 newly gated: 0 Total Ports: 106
Ending PowerOpt Patch Enables Task | Checksum: 149dde82f

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3429.379 ; gain = 0.000 ; free physical = 4719 ; free virtual = 16053
Ending Power Optimization Task | Checksum: 149dde82f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3429.379 ; gain = 259.898 ; free physical = 4737 ; free virtual = 16071

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 18758fdd9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3429.379 ; gain = 0.000 ; free physical = 4746 ; free virtual = 16080
Ending Final Cleanup Task | Checksum: 18758fdd9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3429.379 ; gain = 0.000 ; free physical = 4746 ; free virtual = 16080

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3429.379 ; gain = 0.000 ; free physical = 4746 ; free virtual = 16080
Ending Netlist Obfuscation Task | Checksum: 18758fdd9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3429.379 ; gain = 0.000 ; free physical = 4746 ; free virtual = 16080
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 3429.379 ; gain = 940.234 ; free physical = 4746 ; free virtual = 16080
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3429.379 ; gain = 0.000 ; free physical = 4733 ; free virtual = 16071
INFO: [Common 17-1381] The checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/impl_1/mlp_system_design_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3429.379 ; gain = 0.000 ; free physical = 4731 ; free virtual = 16073
INFO: [runtcl-4] Executing : report_drc -file mlp_system_design_wrapper_drc_opted.rpt -pb mlp_system_design_wrapper_drc_opted.pb -rpx mlp_system_design_wrapper_drc_opted.rpx
Command: report_drc -file mlp_system_design_wrapper_drc_opted.rpt -pb mlp_system_design_wrapper_drc_opted.pb -rpx mlp_system_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/impl_1/mlp_system_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg/WEA[0] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg/WEA[1] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg/WEA[0] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg/WEA[1] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg/WEA[0] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg/WEA[1] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg/WEA[0] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg/WEA[1] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4720 ; free virtual = 16063
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11529f524

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4720 ; free virtual = 16063
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4720 ; free virtual = 16063

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b74e31ee

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4677 ; free virtual = 16020

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1058ac077

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4660 ; free virtual = 16005

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1058ac077

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4660 ; free virtual = 16005
Phase 1 Placer Initialization | Checksum: 1058ac077

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4657 ; free virtual = 16003

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f5f81076

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4638 ; free virtual = 15984

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 31 LUTNM shape to break, 1318 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 17, two critical 14, total 31, new lutff created 2
INFO: [Physopt 32-775] End 1 Pass. Optimized 614 nets or cells. Created 31 new cells, deleted 583 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4592 ; free virtual = 15939

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           31  |            583  |                   614  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           31  |            583  |                   614  |           0  |           8  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 123d04327

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4619 ; free virtual = 15967
Phase 2.2 Global Placement Core | Checksum: 121c9a600

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4615 ; free virtual = 15962
Phase 2 Global Placement | Checksum: 121c9a600

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4625 ; free virtual = 15972

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e8d0638e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4623 ; free virtual = 15970

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12c5db7ad

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4625 ; free virtual = 15972

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ea2f4122

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4625 ; free virtual = 15972

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 88a57ccf

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4625 ; free virtual = 15972

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1058843f2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4627 ; free virtual = 15974

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 906df994

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4594 ; free virtual = 15942

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: fae7e4d6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4576 ; free virtual = 15924

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17552dfc5

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4577 ; free virtual = 15925

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 12fff744e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4601 ; free virtual = 15949
Phase 3 Detail Placement | Checksum: 12fff744e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4600 ; free virtual = 15948

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 126c12a03

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.775 | TNS=-28.814 |
Phase 1 Physical Synthesis Initialization | Checksum: b0966e46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4577 ; free virtual = 15925
INFO: [Place 46-33] Processed net mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18df07456

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4576 ; free virtual = 15924
Phase 4.1.1.1 BUFG Insertion | Checksum: 126c12a03

Time (s): cpu = 00:01:23 ; elapsed = 00:00:59 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4575 ; free virtual = 15923
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.515. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1445bc3be

Time (s): cpu = 00:01:31 ; elapsed = 00:01:07 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4575 ; free virtual = 15923
Phase 4.1 Post Commit Optimization | Checksum: 1445bc3be

Time (s): cpu = 00:01:31 ; elapsed = 00:01:07 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4575 ; free virtual = 15923

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1445bc3be

Time (s): cpu = 00:01:31 ; elapsed = 00:01:07 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4577 ; free virtual = 15925

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1445bc3be

Time (s): cpu = 00:01:31 ; elapsed = 00:01:07 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4576 ; free virtual = 15924

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4576 ; free virtual = 15924
Phase 4.4 Final Placement Cleanup | Checksum: 14ff25185

Time (s): cpu = 00:01:32 ; elapsed = 00:01:07 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4576 ; free virtual = 15924
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14ff25185

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4576 ; free virtual = 15924
Ending Placer Task | Checksum: 7f8abf72

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4576 ; free virtual = 15924
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 13 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:10 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4602 ; free virtual = 15950
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4536 ; free virtual = 15923
INFO: [Common 17-1381] The checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/impl_1/mlp_system_design_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4582 ; free virtual = 15943
INFO: [runtcl-4] Executing : report_io -file mlp_system_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4571 ; free virtual = 15932
INFO: [runtcl-4] Executing : report_utilization -file mlp_system_design_wrapper_utilization_placed.rpt -pb mlp_system_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mlp_system_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4580 ; free virtual = 15942
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 13 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4485 ; free virtual = 15885
INFO: [Common 17-1381] The checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/impl_1/mlp_system_design_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3440.395 ; gain = 0.000 ; free physical = 4532 ; free virtual = 15905
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 408c8a7c ConstDB: 0 ShapeSum: 3efe34f6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b88374fa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3486.000 ; gain = 45.605 ; free physical = 4387 ; free virtual = 15759
Post Restoration Checksum: NetGraph: 1508683 NumContArr: b732ee77 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b88374fa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3486.000 ; gain = 45.605 ; free physical = 4392 ; free virtual = 15765

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b88374fa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3486.000 ; gain = 45.605 ; free physical = 4374 ; free virtual = 15747

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b88374fa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3486.000 ; gain = 45.605 ; free physical = 4374 ; free virtual = 15747
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23d51fc71

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3487.531 ; gain = 47.137 ; free physical = 4358 ; free virtual = 15732
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.588  | TNS=0.000  | WHS=-0.278 | THS=-450.042|

Phase 2 Router Initialization | Checksum: 2160e6629

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 3487.531 ; gain = 47.137 ; free physical = 4354 ; free virtual = 15728

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20393
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20393
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1938813cc

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4352 ; free virtual = 15725

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2997
 Number of Nodes with overlaps = 582
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.118 | TNS=-0.196 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 139c955cc

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4356 ; free virtual = 15729

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 251
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.052  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f8500f59

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4354 ; free virtual = 15728
Phase 4 Rip-up And Reroute | Checksum: 1f8500f59

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4354 ; free virtual = 15728

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e81847a6

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4354 ; free virtual = 15728
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.052  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e81847a6

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4354 ; free virtual = 15728

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e81847a6

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4354 ; free virtual = 15728
Phase 5 Delay and Skew Optimization | Checksum: 1e81847a6

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4354 ; free virtual = 15728

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25fa7d6e7

Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4354 ; free virtual = 15728
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.052  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c8fb25cc

Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4354 ; free virtual = 15728
Phase 6 Post Hold Fix | Checksum: 1c8fb25cc

Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4354 ; free virtual = 15728

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.39065 %
  Global Horizontal Routing Utilization  = 6.23893 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1975b4e7e

Time (s): cpu = 00:01:23 ; elapsed = 00:00:57 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4353 ; free virtual = 15728

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1975b4e7e

Time (s): cpu = 00:01:23 ; elapsed = 00:00:57 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4352 ; free virtual = 15727

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: dfa0c115

Time (s): cpu = 00:01:24 ; elapsed = 00:00:59 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4355 ; free virtual = 15729

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.052  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: dfa0c115

Time (s): cpu = 00:01:25 ; elapsed = 00:00:59 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4355 ; free virtual = 15729
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:25 ; elapsed = 00:00:59 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4383 ; free virtual = 15757

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 13 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:01 . Memory (MB): peak = 3497.535 ; gain = 57.141 ; free physical = 4383 ; free virtual = 15757
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3508.508 ; gain = 2.969 ; free physical = 4319 ; free virtual = 15741
INFO: [Common 17-1381] The checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/impl_1/mlp_system_design_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3508.508 ; gain = 10.973 ; free physical = 4367 ; free virtual = 15755
INFO: [runtcl-4] Executing : report_drc -file mlp_system_design_wrapper_drc_routed.rpt -pb mlp_system_design_wrapper_drc_routed.pb -rpx mlp_system_design_wrapper_drc_routed.rpx
Command: report_drc -file mlp_system_design_wrapper_drc_routed.rpt -pb mlp_system_design_wrapper_drc_routed.pb -rpx mlp_system_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/impl_1/mlp_system_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mlp_system_design_wrapper_methodology_drc_routed.rpt -pb mlp_system_design_wrapper_methodology_drc_routed.pb -rpx mlp_system_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mlp_system_design_wrapper_methodology_drc_routed.rpt -pb mlp_system_design_wrapper_methodology_drc_routed.pb -rpx mlp_system_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/impl_1/mlp_system_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3594.035 ; gain = 49.676 ; free physical = 4351 ; free virtual = 15739
INFO: [runtcl-4] Executing : report_power -file mlp_system_design_wrapper_power_routed.rpt -pb mlp_system_design_wrapper_power_summary_routed.pb -rpx mlp_system_design_wrapper_power_routed.rpx
Command: report_power -file mlp_system_design_wrapper_power_routed.rpt -pb mlp_system_design_wrapper_power_summary_routed.pb -rpx mlp_system_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
144 Infos, 13 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3634.062 ; gain = 40.027 ; free physical = 4309 ; free virtual = 15711
INFO: [runtcl-4] Executing : report_route_status -file mlp_system_design_wrapper_route_status.rpt -pb mlp_system_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mlp_system_design_wrapper_timing_summary_routed.rpt -pb mlp_system_design_wrapper_timing_summary_routed.pb -rpx mlp_system_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mlp_system_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mlp_system_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mlp_system_design_wrapper_bus_skew_routed.rpt -pb mlp_system_design_wrapper_bus_skew_routed.pb -rpx mlp_system_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-208] The XPM instance: <mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <mlp_system_design_i/system_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force mlp_system_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg/WEA[0] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg/WEA[1] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg/WEA[0] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg/WEA[1] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg/WEA[0] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg/WEA[1] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg/WEA[0] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg has an input control pin mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg/WEA[1] (net: mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_19_in) which is driven by a register (mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 297 net(s) have no routable loads. The problem bus(es) and/or net(s) are mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 189 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mlp_system_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
164 Infos, 22 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3919.051 ; gain = 284.988 ; free physical = 4240 ; free virtual = 15653
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 23:34:04 2023...
