Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Jun 26 17:02:47 2021
| Host         : M3ENGINEERING running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_serial_acl_tester_control_sets_placed.rpt
| Design       : fpga_serial_acl_tester
| Device       : xc7a100ti
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    88 |
|    Minimum number of control sets                        |    88 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   232 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    88 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     4 |
| >= 16              |    52 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             260 |          100 |
| No           | No                    | Yes                    |              28 |           15 |
| No           | Yes                   | No                     |            1037 |          336 |
| Yes          | No                    | No                     |               3 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1128 |          323 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                    Enable Signal                                   |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|  s_clk_7_37mhz_BUFG                                              |                                                                                    |                                                                                |                1 |              1 |         1.00 |
|  s_clk_7_37mhz_BUFG                                              | u_uart_tx_only/u_baud_1x_ce_divider/s_ce_baud_1x                                   | u_reset_synch_7_37mhz/Q[0]                                                     |                1 |              1 |         1.00 |
|  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out |                                                                                    |                                                                                |                1 |              1 |         1.00 |
|  s_clk_20mhz_BUFG                                                | u_2_5mhz_ce_divider/s_ce_2_5mhz                                                    |                                                                                |                2 |              3 |         1.50 |
|  s_clk_7_37mhz_BUFG                                              | u_uart_tx_only/u_baud_1x_ce_divider/E[0]                                           | u_reset_synch_7_37mhz/Q[0]                                                     |                1 |              4 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_cmd_len_aux               | u_reset_synch_20mhz/Q[0]                                                       |                2 |              4 |         2.00 |
|  s_clk_20mhz_BUFG                                                | u_switches_deb_0123/si_buttons_store[3]_i_1_n_0                                    | u_reset_synch_20mhz/Q[0]                                                       |                1 |              4 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_stream_pr_state_reg[1][0]   | u_reset_synch_20mhz/Q[0]                                                       |                1 |              4 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_buttons_deb_0123/si_buttons_store[3]_i_1__0_n_0                                  | u_reset_synch_20mhz/Q[0]                                                       |                1 |              4 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_len_aux               | u_reset_synch_20mhz/Q[0]                                                       |                2 |              5 |         2.50 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_extint_deb_int1/sel                                    | u_pmod_acl2_custom_driver/u_extint_deb_int1/s_t[4]_i_1__0_n_0                  |                2 |              5 |         2.50 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_extint_deb_int2/s_t[4]_i_2_n_0                         | u_pmod_acl2_custom_driver/u_extint_deb_int2/s_t[4]_i_1_n_0                     |                1 |              5 |         5.00 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/u_clock_enable_led_pulse/s_ld1_led_pulse_reg[0]_0[0]          | u_reset_synch_20mhz/Q[0]                                                       |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/u_clock_enable_led_pulse/s_ld2_dir_pulse_reg[0]               | u_reset_synch_20mhz/Q[0]                                                       |                1 |              6 |         6.00 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/u_clock_enable_led_pulse/s_ld3_dir_pulse_reg[0]               | u_reset_synch_20mhz/Q[0]                                                       |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_acl_tester_fsm/FSM_onehot_s_tester_pr_state_reg[5]_1[0]                      |                3 |              6 |         2.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_acl_tester_fsm/SR[0]                                                         |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_acl_tester_fsm/SS[0]                                                         |                3 |              6 |         2.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_acl_tester_fsm/FSM_onehot_s_tester_pr_state_reg[5]_0[0]                      |                3 |              6 |         2.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_acl_tester_fsm/s_mode_is_measur_aux_reg_0[0]                                 |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_rx_len_aux[3]_i_1_n_0          | u_reset_synch_20mhz/Q[0]                                                       |                4 |              6 |         1.50 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/u_clock_enable_led_pulse/E[0]                                 | u_reset_synch_20mhz/Q[0]                                                       |                2 |              6 |         3.00 |
|  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out |                                                                                    | u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/SR[0]                    |                1 |              7 |         7.00 |
|  s_clk_7_37mhz_BUFG                                              | u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg_1[0]                          | u_reset_synch_7_37mhz/Q[0]                                                     |                1 |              8 |         8.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_pulse_stretcher_inactivity/s_stretch_pr_state_reg[0]_0[0]                    |                4 |              8 |         2.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_pulse_stretcher_activity/SS[0]                                               |                4 |              8 |         2.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_one_shot_fsm_btn0/y                                    | u_reset_synch_20mhz/Q[0]                                                       |                2 |              8 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_one_shot_fsm_btn1/y_reg_0                              | u_reset_synch_20mhz/Q[0]                                                       |                2 |              8 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_byte_index_aux[7]_i_1_n_0   | u_reset_synch_20mhz/Q[0]                                                       |                5 |              8 |         1.60 |
|  s_clk_20mhz_BUFG                                                | u_reset_synch_20mhz/s_rst_shift_reg[13]_15                                         | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in[7]_i_1_n_0 |                1 |              8 |         8.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t                               | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t[0]_i_1__6_n_0             |                4 |             13 |         3.25 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t                              | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t[0]_i_1__0_n_0            |                4 |             13 |         3.25 |
|  s_clk_7_37mhz_BUFG                                              |                                                                                    | u_reset_synch_7_37mhz/s_clk_resetin                                            |                8 |             14 |         1.75 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_7_37mhz/s_clk_resetin                                            |                7 |             14 |         2.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_tx_ax_cfg0_aux[55]_i_1_n_0  | u_reset_synch_20mhz/Q[0]                                                       |                5 |             14 |         2.80 |
|  s_clk_20mhz_BUFG                                                | u_2_5mhz_ce_divider/s_ce_2_5mhz                                                    | u_reset_synch_20mhz/Q[0]                                                       |                9 |             15 |         1.67 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_buttons_deb_0123/D[69]                                                       |                5 |             16 |         3.20 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_buttons_deb_0123/FSM_sequential_s_pr_state_reg[1]_19                         |                4 |             16 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/blueloop[2].s_color_blue_pwm_duty_cycles_reg[17]_i_2_0[0]         | u_reset_synch_20mhz/Q[0]                                                       |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/greenloop[0].s_color_green_pwm_duty_cycles_reg[17]_i_2_0[0]       | u_reset_synch_20mhz/Q[0]                                                       |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/blueloop[3].s_color_blue_pwm_duty_cycles_reg[17]_i_2_0[0]         | u_reset_synch_20mhz/Q[0]                                                       |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[17]_i_2_0[0]       | u_reset_synch_20mhz/Q[0]                                                       |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/greenloop[1].s_color_green_pwm_duty_cycles_reg[17]_i_2_0[0]       | u_reset_synch_20mhz/Q[0]                                                       |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/basicloop[1].s_basic_lumin_pwm_duty_cycles_reg[17]_i_2_0[0]       | u_reset_synch_20mhz/Q[0]                                                       |                7 |             18 |         2.57 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/E[0]                                                              | u_reset_synch_20mhz/Q[0]                                                       |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/greenloop[3].s_color_green_pwm_duty_cycles_reg[17]_i_2_0[0]       | u_reset_synch_20mhz/Q[0]                                                       |                4 |             18 |         4.50 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[17]_i_2_0[0]           | u_reset_synch_20mhz/Q[0]                                                       |                7 |             18 |         2.57 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/redloop[2].s_color_red_pwm_duty_cycles_reg[17]_i_2_0[0]           | u_reset_synch_20mhz/Q[0]                                                       |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/redloop[3].s_color_red_pwm_duty_cycles_reg[17]_i_2_0[0]           | u_reset_synch_20mhz/Q[0]                                                       |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[17]_i_2_0[0]       | u_reset_synch_20mhz/Q[0]                                                       |                4 |             18 |         4.50 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/basicloop[3].s_basic_lumin_pwm_duty_cycles_reg[17]_i_2_0[0]       | u_reset_synch_20mhz/Q[0]                                                       |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/blueloop[0].s_color_blue_pwm_duty_cycles_reg[17]_i_2_0[0]         | u_reset_synch_20mhz/Q[0]                                                       |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/blueloop[1].s_color_blue_pwm_duty_cycles_reg[17]_i_2_0[0]         | u_reset_synch_20mhz/Q[0]                                                       |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/greenloop[2].s_color_green_pwm_duty_cycles_reg[17]_i_2_0[0]       | u_reset_synch_20mhz/Q[0]                                                       |                4 |             18 |         4.50 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_t                           | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/clear                     |                6 |             21 |         3.50 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t                             | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/clear_0                     |                6 |             21 |         3.50 |
|  s_clk_20mhz_BUFG                                                | u_lcd_text_feed/s_i                                                                | u_lcd_text_feed/s_i[0]_i_1_n_0                                                 |                6 |             24 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pulse_stretcher_inactivity/sel                                                   | u_pulse_stretcher_inactivity/s_t[0]_i_1__4_n_0                                 |                7 |             25 |         3.57 |
|  s_clk_20mhz_BUFG                                                | u_pulse_stretcher_activity/sel                                                     | u_pulse_stretcher_activity/s_t[0]_i_1__3_n_0                                   |                7 |             25 |         3.57 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_buttons_deb_0123/FSM_sequential_s_pr_state_reg[1]_3[0]                       |               16 |             27 |         1.69 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/s_rst_shift_reg[13]_5                                      |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/s_rst_shift_reg[13]_4                                      |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/s_rst_shift_reg[13]_3                                      |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_buttons_deb_0123/sel                                                             | u_buttons_deb_0123/s_t[0]_i_1__8_n_0                                           |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/s_rst_shift_reg[13]_2                                      |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/s_rst_shift_reg[13]_13                                     |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_switches_deb_0123/sel                                                            | u_switches_deb_0123/s_t[0]_i_1__7_n_0                                          |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/clear_1                                                    |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/s_rst_shift_reg[13]_12                                     |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/s_rst_shift_reg[13]_10                                     |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/s_rst_shift_reg[13]_11                                     |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/s_rst_shift_reg[13]_1                                      |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/clear_0                                                    |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/s_rst_shift_reg[13]_0                                      |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/s_rst_shift_reg[13]_8                                      |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/clear                                                      |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/s_rst_shift_reg[13]_9                                      |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/s_rst_shift_reg[13]_14                                     |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/s_rst_shift_reg[13]_6                                      |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/s_rst_shift_reg[13]_7                                      |                8 |             32 |         4.00 |
|  s_clk_7_37mhz_BUFG                                              |                                                                                    | u_reset_synch_7_37mhz/Q[0]                                                     |               13 |             35 |         2.69 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/E[0]                          | u_reset_synch_20mhz/Q[0]                                                       |               18 |             64 |         3.56 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_stream_pr_state_reg[1]_1[0] | u_reset_synch_20mhz/Q[0]                                                       |               17 |             64 |         3.76 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/E[0]                                                     | u_reset_synch_20mhz/Q[0]                                                       |               20 |             64 |         3.20 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_cmd_tx_aux                | u_reset_synch_20mhz/Q[0]                                                       |               40 |             84 |         2.10 |
|  s_clk_20mhz_BUFG                                                | u_uart_tx_feed/s_uart_k_aux[5]_i_1_n_0                                             | u_reset_synch_20mhz/Q[0]                                                       |               37 |            223 |         6.03 |
|  s_clk_20mhz_BUFG                                                |                                                                                    |                                                                                |               98 |            258 |         2.63 |
|  s_clk_20mhz_BUFG                                                |                                                                                    | u_reset_synch_20mhz/Q[0]                                                       |              132 |            314 |         2.38 |
+------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+


