{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670528030204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670528030205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  8 22:33:49 2022 " "Processing started: Thu Dec  8 22:33:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670528030205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528030205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528030206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670528031452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670528031453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x2_64.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3x2_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3x2_64 " "Found entity 1: mux3x2_64" {  } { { "mux3x2_64.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mux3x2_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3x2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3x2_32 " "Found entity 1: mux3x2_32" {  } { { "mux3x2_32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mux3x2_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_32 " "Found entity 1: mux2x1_32" {  } { { "mux2x1_32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mux2x1_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult32.v 1 1 " "Found 1 design units, including 1 entities, in source file mult32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult32 " "Found entity 1: mult32" {  } { { "mult32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mult32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3x8 " "Found entity 1: mux3x8" {  } { { "mux3x8.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mux3x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.v 1 1 " "Found 1 design units, including 1 entities, in source file add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "add32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/add32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub32 " "Found entity 1: sub32" {  } { { "sub32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor32.v 1 1 " "Found 1 design units, including 1 entities, in source file xor32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Found entity 1: xor32" {  } { { "xor32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/xor32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.v 1 1 " "Found 1 design units, including 1 entities, in source file and32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/and32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.v 1 1 " "Found 1 design units, including 1 entities, in source file or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/or32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528039996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528039996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor32.v 1 1 " "Found 1 design units, including 1 entities, in source file nor32.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor32 " "Found entity 1: nor32" {  } { { "nor32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/nor32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528040030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528040030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt32.v 1 1 " "Found 1 design units, including 1 entities, in source file slt32.v" { { "Info" "ISGN_ENTITY_NAME" "1 slt32 " "Found entity 1: slt32" {  } { { "slt32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/slt32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670528040057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528040057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write1 mult32.v(12) " "Verilog HDL Implicit Net warning at mult32.v(12): created implicit net for \"write1\"" {  } { { "mult32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mult32.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528040107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shift1 mult32.v(13) " "Verilog HDL Implicit Net warning at mult32.v(13): created implicit net for \"shift1\"" {  } { { "mult32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mult32.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528040107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "product01 mult32.v(14) " "Verilog HDL Implicit Net warning at mult32.v(14): created implicit net for \"product01\"" {  } { { "mult32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mult32.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528040107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state mult32.v(20) " "Verilog HDL Implicit Net warning at mult32.v(20): created implicit net for \"state\"" {  } { { "mult32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mult32.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528040107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu32 " "Elaborating entity \"alu32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670528040492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 add32:add0 " "Elaborating entity \"add32\" for hierarchy \"add32:add0\"" {  } { { "alu32.v" "add0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528040719 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout add32.v(6) " "Output port \"cout\" at add32.v(6) has no driver" {  } { { "add32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/add32.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670528040763 "|alu32|add32:add0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder add32:add0\|full_adder:fa1 " "Elaborating entity \"full_adder\" for hierarchy \"add32:add0\|full_adder:fa1\"" {  } { { "add32.v" "fa1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/add32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528040764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub32 sub32:sub0 " "Elaborating entity \"sub32\" for hierarchy \"sub32:sub0\"" {  } { { "alu32.v" "sub0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528040810 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ccout sub32.v(6) " "Output port \"ccout\" at sub32.v(6) has no driver" {  } { { "sub32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670528040844 "|alu32|sub32:sub0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult32 mult32:mult0 " "Elaborating entity \"mult32\" for hierarchy \"mult32:mult0\"" {  } { { "alu32.v" "mult0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528040873 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write1 mult32.v(12) " "Verilog HDL or VHDL warning at mult32.v(12): object \"write1\" assigned a value but never read" {  } { { "mult32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mult32.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670528040874 "|alu32|mult32:mult0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift1 mult32.v(13) " "Verilog HDL or VHDL warning at mult32.v(13): object \"shift1\" assigned a value but never read" {  } { { "mult32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mult32.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670528040874 "|alu32|mult32:mult0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "product01 mult32.v(14) " "Verilog HDL or VHDL warning at mult32.v(14): object \"product01\" assigned a value but never read" {  } { { "mult32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mult32.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670528040874 "|alu32|mult32:mult0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 mult32:mult0\|or32:or0 " "Elaborating entity \"or32\" for hierarchy \"mult32:mult0\|or32:or0\"" {  } { { "mult32.v" "or0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mult32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528040879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control mult32:mult0\|control:control0 " "Elaborating entity \"control\" for hierarchy \"mult32:mult0\|control:control0\"" {  } { { "mult32.v" "control0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mult32.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528040947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 control.v(50) " "Verilog HDL assignment warning at control.v(50): truncated value with size 32 to match size of target (7)" {  } { { "control.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/control.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670528040949 "|alu32|mult32:mult0|control:control0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(28) " "Verilog HDL Case Statement information at control.v(28): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/control.v" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670528040949 "|alu32|mult32:mult0|control:control0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(61) " "Verilog HDL Case Statement information at control.v(61): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/control.v" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670528040951 "|alu32|mult32:mult0|control:control0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mult32:mult0\|datapath:datapath0 " "Elaborating entity \"datapath\" for hierarchy \"mult32:mult0\|datapath:datapath0\"" {  } { { "mult32.v" "datapath0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mult32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528040961 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 datapath.v(15) " "Verilog HDL warning at datapath.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "datapath.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/datapath.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1670528040962 "|alu32|mult32:mult0|datapath:datapath0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x2_64 mult32:mult0\|datapath:datapath0\|mux3x2_64:mm0 " "Elaborating entity \"mux3x2_64\" for hierarchy \"mult32:mult0\|datapath:datapath0\|mux3x2_64:mm0\"" {  } { { "datapath.v" "mm0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/datapath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528040969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_32 mult32:mult0\|datapath:datapath0\|mux3x2_64:mm0\|mux2x1_32:m0 " "Elaborating entity \"mux2x1_32\" for hierarchy \"mult32:mult0\|datapath:datapath0\|mux3x2_64:mm0\|mux2x1_32:m0\"" {  } { { "mux3x2_64.v" "m0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mux3x2_64.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528040974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mult32:mult0\|datapath:datapath0\|mux3x2_64:mm0\|mux2x1_32:m0\|mux2x1:m0 " "Elaborating entity \"mux2x1\" for hierarchy \"mult32:mult0\|datapath:datapath0\|mux3x2_64:mm0\|mux2x1_32:m0\|mux2x1:m0\"" {  } { { "mux2x1_32.v" "m0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/mux2x1_32.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528040978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mult32:mult0\|datapath:datapath0\|adder:add0 " "Elaborating entity \"adder\" for hierarchy \"mult32:mult0\|datapath:datapath0\|adder:add0\"" {  } { { "datapath.v" "add0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528041058 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout adder.v(6) " "Output port \"cout\" at adder.v(6) has no driver" {  } { { "adder.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/adder.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670528041059 "|alu32|mult32:mult0|datapath:datapath0|adder:add0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor32 xor32:xor0 " "Elaborating entity \"xor32\" for hierarchy \"xor32:xor0\"" {  } { { "alu32.v" "xor0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528041071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 and32:and00 " "Elaborating entity \"and32\" for hierarchy \"and32:and00\"" {  } { { "alu32.v" "and00" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528041299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt32 slt32:slt0 " "Elaborating entity \"slt32\" for hierarchy \"slt32:slt0\"" {  } { { "alu32.v" "slt0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528041351 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 slt32.v(11) " "Verilog HDL warning at slt32.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "slt32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/slt32.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1670528041389 "|alu32|slt32:slt0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[31..1\] slt32.v(4) " "Output port \"out\[31..1\]\" at slt32.v(4) has no driver" {  } { { "slt32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/slt32.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670528041389 "|alu32|slt32:slt0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor32 nor32:nor0 " "Elaborating entity \"nor32\" for hierarchy \"nor32:nor0\"" {  } { { "alu32.v" "nor0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528041438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x8 mux3x8:mux_0 " "Elaborating entity \"mux3x8\" for hierarchy \"mux3x8:mux_0\"" {  } { { "alu32.v" "mux_0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/alu32.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528041492 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 fa1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"fa1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "add32.v" "fa1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/add32.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670528041679 "|alu32|add32:add0|full_adder:fa1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 add_1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sub32.v" "add_1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 47 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1670528041679 "|alu32|sub32:sub0|add32:add_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 fa1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"fa1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "add32.v" "fa1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/add32.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670528041680 "|alu32|add32:add0|full_adder:fa1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 add_10 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"add_10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "sub32.v" "add_10" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670528041680 "|alu32|sub32:sub0|add32:add_10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 add_10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sub32.v" "add_10" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 46 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1670528041681 "|alu32|sub32:sub0|add32:add_10"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[31\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[31\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[31\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[30\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[30\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[30\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[29\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[29\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[29\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[28\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[28\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[28\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[27\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[27\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[27\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[26\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[26\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[26\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[25\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[25\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[25\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[24\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[24\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[24\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[23\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[23\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[23\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[22\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[22\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[22\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[21\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[21\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[21\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[20\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[20\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[20\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[19\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[19\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[19\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[18\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[18\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[18\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[17\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[17\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[17\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[16\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[16\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[16\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[15\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[15\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[15\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[14\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[14\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[14\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[13\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[13\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[13\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[12\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[12\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[12\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[11\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[11\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[11\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[10\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[10\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[10\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[9\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[9\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[9\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[8\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[8\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[8\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[7\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[7\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[7\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[6\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[6\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[6\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[5\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[5\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[5\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[4\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[4\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[4\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[3\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[3\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[3\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[2\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[2\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[2\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[1\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[1\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[1\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041681 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1670528041681 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[31\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[31\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[31\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[30\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[30\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[30\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[29\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[29\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[29\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[28\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[28\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[28\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[27\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[27\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[27\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[26\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[26\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[26\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[25\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[25\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[25\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[24\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[24\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[24\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[23\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[23\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[23\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[22\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[22\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[22\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[21\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[21\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[21\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[20\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[20\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[20\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[19\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[19\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[19\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[18\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[18\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[18\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[17\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[17\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[17\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[16\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[16\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[16\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[15\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[15\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[15\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[14\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[14\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[14\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[13\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[13\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[13\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[12\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[12\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[12\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[11\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[11\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[11\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[10\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[10\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[10\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[9\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[9\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[9\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[8\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[8\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[8\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[7\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[7\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[7\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[6\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[6\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[6\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[5\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[5\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[5\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[4\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[4\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[4\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[3\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[3\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[3\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[2\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[2\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[2\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[1\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[1\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[1\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041683 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1670528041683 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 fa1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"fa1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "add32.v" "fa1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/add32.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670528041704 "|alu32|add32:add0|full_adder:fa1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 fa1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"fa1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "add32.v" "fa1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/add32.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670528041706 "|alu32|add32:add0|full_adder:fa1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[31\] " "Net \"sub32:sub0\|cout\[31\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[31\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[30\] " "Net \"sub32:sub0\|cout\[30\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[30\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[29\] " "Net \"sub32:sub0\|cout\[29\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[29\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[28\] " "Net \"sub32:sub0\|cout\[28\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[28\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[27\] " "Net \"sub32:sub0\|cout\[27\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[27\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[26\] " "Net \"sub32:sub0\|cout\[26\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[26\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[25\] " "Net \"sub32:sub0\|cout\[25\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[25\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[24\] " "Net \"sub32:sub0\|cout\[24\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[24\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[23\] " "Net \"sub32:sub0\|cout\[23\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[23\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[22\] " "Net \"sub32:sub0\|cout\[22\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[22\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[21\] " "Net \"sub32:sub0\|cout\[21\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[21\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[20\] " "Net \"sub32:sub0\|cout\[20\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[20\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[19\] " "Net \"sub32:sub0\|cout\[19\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[19\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[18\] " "Net \"sub32:sub0\|cout\[18\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[18\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[17\] " "Net \"sub32:sub0\|cout\[17\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[17\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[16\] " "Net \"sub32:sub0\|cout\[16\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[16\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[15\] " "Net \"sub32:sub0\|cout\[15\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[15\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[14\] " "Net \"sub32:sub0\|cout\[14\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[14\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[13\] " "Net \"sub32:sub0\|cout\[13\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[13\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[12\] " "Net \"sub32:sub0\|cout\[12\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[12\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[11\] " "Net \"sub32:sub0\|cout\[11\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[11\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[10\] " "Net \"sub32:sub0\|cout\[10\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[10\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[9\] " "Net \"sub32:sub0\|cout\[9\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[9\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[8\] " "Net \"sub32:sub0\|cout\[8\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[8\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[7\] " "Net \"sub32:sub0\|cout\[7\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[7\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[6\] " "Net \"sub32:sub0\|cout\[6\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[6\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[5\] " "Net \"sub32:sub0\|cout\[5\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[5\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[4\] " "Net \"sub32:sub0\|cout\[4\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[4\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[3\] " "Net \"sub32:sub0\|cout\[3\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[3\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[2\] " "Net \"sub32:sub0\|cout\[2\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[2\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[1\] " "Net \"sub32:sub0\|cout\[1\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[1\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw2/second_part/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670528041707 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1670528041707 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670528043811 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670528044502 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670528045057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670528045644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670528045644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "332 " "Implemented 332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670528046890 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670528046890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "231 " "Implemented 231 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670528046890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670528046890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670528046901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  8 22:34:06 2022 " "Processing ended: Thu Dec  8 22:34:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670528046901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670528046901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670528046901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670528046901 ""}
