<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2A-18C" package="PBGA256" speed="8" partNumber="GW2A-LV18PG256C8/I7"/>
    <FileList>
        <File path="/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/FFT_Top/fft.v" type="verilog"/>
        <File path="/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/counter.v" type="verilog"/>
        <File path="/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/deUstb.v" type="verilog"/>
        <File path="/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/downCnt.v" type="verilog"/>
        <File path="/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/gowin_rpll.v" type="verilog"/>
        <File path="/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft.v" type="verilog"/>
        <File path="/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/src/testfft_top.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="/home/mohammad/Documents/sipeed-primer_20k/Gowin-App/IDE/bin/led_water/FFT/impl/gwsynthesis/FFT.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="top_module" value="testfft_top"/>
        <Option type="verilog_language" value="sysv-2017"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
