Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Apr 16 16:50:15 2021
| Host         : DESKTOP-S43D2TC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGAController_control_sets_placed.rpt
| Design       : VGAController
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |           11 |
| No           | No                    | Yes                    |              10 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |              35 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------+--------------------+------------------+----------------+--------------+
|   Clock Signal  |      Enable Signal      |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-------------------------+--------------------+------------------+----------------+--------------+
|  screenEnd_BUFG |                         |                    |                2 |              3 |         1.50 |
|  screenEnd_BUFG | p1_yRef[6]_i_2_n_0      | p1_yRef[6]_i_1_n_0 |                3 |              4 |         1.33 |
|  screenEnd_BUFG | p2_xRef[9]_i_2_n_0      | p2_xRef[9]_i_1_n_0 |                1 |              4 |         4.00 |
|  screenEnd_BUFG | p2_yRef[6]_i_2_n_0      | p2_yRef[6]_i_1_n_0 |                3 |              4 |         1.33 |
|  screenEnd_BUFG | p1_yRef[8]_i_2_n_0      | p1_yRef__0[8]      |                3 |              5 |         1.67 |
|  screenEnd_BUFG | p2_yRef[8]_i_2_n_0      | p2_yRef__0[8]      |                1 |              5 |         5.00 |
|  screenEnd_BUFG | p2_xRef[7]_i_2_n_0      | p_0_in0            |                3 |              6 |         2.00 |
|  screenEnd_BUFG | p1_xRef[9]_i_2_n_0      | p1_xRef[9]_i_1_n_0 |                4 |              7 |         1.75 |
|  clk25          |                         | reset_IBUF         |                4 |             10 |         2.50 |
|  clk25          | Display/vPos[9]_i_1_n_0 | reset_IBUF         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG  |                         |                    |                9 |             10 |         1.11 |
+-----------------+-------------------------+--------------------+------------------+----------------+--------------+


