<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › boards › mach-kfr2r09 › lcd_wqvga.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>lcd_wqvga.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * KFR2R09 LCD panel support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * Register settings based on the out-of-tree t33fb.c driver</span>
<span class="cm"> * Copyright (C) 2008 Lineo Solutions, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License. See the file COPYING in the main directory of this archive for</span>
<span class="cm"> * more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/fb.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;video/sh_mobile_lcdc.h&gt;</span>
<span class="cp">#include &lt;mach/kfr2r09.h&gt;</span>
<span class="cp">#include &lt;cpu/sh7724.h&gt;</span>

<span class="cm">/* The on-board LCD module is a Hitachi TX07D34VM0AAA. This module is made</span>
<span class="cm"> * up of a 240x400 LCD hooked up to a R61517 driver IC. The driver IC is</span>
<span class="cm"> * communicating with the main port of the LCDC using an 18-bit SYS interface.</span>
<span class="cm"> *</span>
<span class="cm"> * The device code for this LCD module is 0x01221517.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data_frame_if</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x02</span><span class="p">,</span> <span class="cm">/* WEMODE: 1=cont, 0=one-shot */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="cm">/* EPF, DFM */</span>
	<span class="mh">0x02</span><span class="p">,</span> <span class="cm">/* RIM[1] : 1 (18bpp) */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data_panel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x0b</span><span class="p">,</span>
	<span class="mh">0x63</span><span class="p">,</span> <span class="cm">/* 400 lines */</span>
	<span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data_timing</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data_timing_src</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x11</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data_gamma</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x23</span><span class="p">,</span>	<span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span>	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="mh">0x23</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data_power</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x07</span><span class="p">,</span> <span class="mh">0xc5</span><span class="p">,</span> <span class="mh">0xdc</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span>	<span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x0a</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">read_reg</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">sohandle</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">sh_mobile_lcdc_sys_bus_ops</span> <span class="o">*</span><span class="n">so</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">so</span><span class="o">-&gt;</span><span class="n">read_data</span><span class="p">(</span><span class="n">sohandle</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">write_reg</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">sohandle</span><span class="p">,</span>
		      <span class="k">struct</span> <span class="n">sh_mobile_lcdc_sys_bus_ops</span> <span class="o">*</span><span class="n">so</span><span class="p">,</span>
		      <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span><span class="p">)</span>
		<span class="n">so</span><span class="o">-&gt;</span><span class="n">write_data</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">v</span><span class="p">);</span> <span class="cm">/* PTH4/LCDRS High [param, 17:0] */</span>
	<span class="k">else</span>
		<span class="n">so</span><span class="o">-&gt;</span><span class="n">write_index</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">v</span><span class="p">);</span> <span class="cm">/* PTH4/LCDRS Low [cmd, 7:0] */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">write_data</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">sohandle</span><span class="p">,</span>
		       <span class="k">struct</span> <span class="n">sh_mobile_lcdc_sys_bus_ops</span> <span class="o">*</span><span class="n">so</span><span class="p">,</span>
		       <span class="kt">unsigned</span> <span class="kt">char</span> <span class="k">const</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">no_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">no_data</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">read_device_code</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">sohandle</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">sh_mobile_lcdc_sys_bus_ops</span> <span class="o">*</span><span class="n">so</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">device_code</span><span class="p">;</span>

	<span class="cm">/* access protect OFF */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xb0</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>

	<span class="cm">/* deep standby OFF */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xb1</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>

	<span class="cm">/* device code command */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xbf</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>

	<span class="cm">/* dummy read */</span>
	<span class="n">read_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">);</span>

	<span class="cm">/* read device code */</span>
	<span class="n">device_code</span> <span class="o">=</span> <span class="p">((</span><span class="n">read_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">device_code</span> <span class="o">|=</span> <span class="p">((</span><span class="n">read_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">device_code</span> <span class="o">|=</span> <span class="p">((</span><span class="n">read_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">device_code</span> <span class="o">|=</span> <span class="p">(</span><span class="n">read_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">device_code</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">write_memory_start</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">sohandle</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">sh_mobile_lcdc_sys_bus_ops</span> <span class="o">*</span><span class="n">so</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x2c</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clear_memory</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">sohandle</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">sh_mobile_lcdc_sys_bus_ops</span> <span class="o">*</span><span class="n">so</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* write start */</span>
	<span class="n">write_memory_start</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">);</span>

	<span class="cm">/* paint it black */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="mi">240</span> <span class="o">*</span> <span class="mi">400</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">display_on</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">sohandle</span><span class="p">,</span>
		       <span class="k">struct</span> <span class="n">sh_mobile_lcdc_sys_bus_ops</span> <span class="o">*</span><span class="n">so</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* access protect off */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xb0</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>

	<span class="cm">/* exit deep standby mode */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xb1</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>

	<span class="cm">/* frame memory I/F */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xb3</span><span class="p">);</span>
	<span class="n">write_data</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="n">data_frame_if</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">data_frame_if</span><span class="p">));</span>

	<span class="cm">/* display mode and frame memory write mode */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xb4</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span> <span class="cm">/* DBI, internal clock */</span>

	<span class="cm">/* panel */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xc0</span><span class="p">);</span>
	<span class="n">write_data</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="n">data_panel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">data_panel</span><span class="p">));</span>

	<span class="cm">/* timing (normal) */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xc1</span><span class="p">);</span>
	<span class="n">write_data</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="n">data_timing</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">data_timing</span><span class="p">));</span>

	<span class="cm">/* timing (partial) */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xc2</span><span class="p">);</span>
	<span class="n">write_data</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="n">data_timing</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">data_timing</span><span class="p">));</span>

	<span class="cm">/* timing (idle) */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xc3</span><span class="p">);</span>
	<span class="n">write_data</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="n">data_timing</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">data_timing</span><span class="p">));</span>

	<span class="cm">/* timing (source/VCOM/gate driving) */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xc4</span><span class="p">);</span>
	<span class="n">write_data</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="n">data_timing_src</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">data_timing_src</span><span class="p">));</span>

	<span class="cm">/* gamma (red) */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xc8</span><span class="p">);</span>
	<span class="n">write_data</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="n">data_gamma</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">data_gamma</span><span class="p">));</span>

	<span class="cm">/* gamma (green) */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xc9</span><span class="p">);</span>
	<span class="n">write_data</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="n">data_gamma</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">data_gamma</span><span class="p">));</span>

	<span class="cm">/* gamma (blue) */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xca</span><span class="p">);</span>
	<span class="n">write_data</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="n">data_gamma</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">data_gamma</span><span class="p">));</span>

	<span class="cm">/* power (common) */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xd0</span><span class="p">);</span>
	<span class="n">write_data</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="n">data_power</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">data_power</span><span class="p">));</span>

	<span class="cm">/* VCOM */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xd1</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0f</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span>

	<span class="cm">/* power (normal) */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xd2</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x63</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x24</span><span class="p">);</span>

	<span class="cm">/* power (partial) */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xd3</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x63</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x24</span><span class="p">);</span>

	<span class="cm">/* power (idle) */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xd4</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x63</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x24</span><span class="p">);</span>

	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xd8</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x77</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x77</span><span class="p">);</span>

	<span class="cm">/* TE signal */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x35</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>

	<span class="cm">/* TE signal line */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>

	<span class="cm">/* column address */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x2a</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0xef</span><span class="p">);</span>

	<span class="cm">/* page address */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x2b</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x8f</span><span class="p">);</span>

	<span class="cm">/* exit sleep mode */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">);</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">120</span><span class="p">);</span>

	<span class="cm">/* clear vram */</span>
	<span class="n">clear_memory</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">);</span>

	<span class="cm">/* display ON */</span>
	<span class="n">write_reg</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x29</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">write_memory_start</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">kfr2r09_lcd_setup</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">sohandle</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sh_mobile_lcdc_sys_bus_ops</span> <span class="o">*</span><span class="n">so</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* power on */</span>
	<span class="n">gpio_set_value</span><span class="p">(</span><span class="n">GPIO_PTF4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>  <span class="cm">/* PROTECT/ -&gt; L */</span>
	<span class="n">gpio_set_value</span><span class="p">(</span><span class="n">GPIO_PTE4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>  <span class="cm">/* LCD_RST/ -&gt; L */</span>
	<span class="n">gpio_set_value</span><span class="p">(</span><span class="n">GPIO_PTF4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>  <span class="cm">/* PROTECT/ -&gt; H */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1100</span><span class="p">);</span>
	<span class="n">gpio_set_value</span><span class="p">(</span><span class="n">GPIO_PTE4</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>  <span class="cm">/* LCD_RST/ -&gt; H */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">gpio_set_value</span><span class="p">(</span><span class="n">GPIO_PTF4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>  <span class="cm">/* PROTECT/ -&gt; L */</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">read_device_code</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x01221517</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;KFR2R09 WQVGA LCD Module detected.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">display_on</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">kfr2r09_lcd_start</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">sohandle</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sh_mobile_lcdc_sys_bus_ops</span> <span class="o">*</span><span class="n">so</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">write_memory_start</span><span class="p">(</span><span class="n">sohandle</span><span class="p">,</span> <span class="n">so</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define CTRL_CKSW       0x10</span>
<span class="cp">#define CTRL_C10        0x20</span>
<span class="cp">#define CTRL_CPSW       0x80</span>
<span class="cp">#define MAIN_MLED4      0x40</span>
<span class="cp">#define MAIN_MSW        0x80</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">kfr2r09_lcd_backlight</span><span class="p">(</span><span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">a</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">buf</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">a</span> <span class="o">=</span> <span class="n">i2c_get_adapter</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">a</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
		<span class="n">buf</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">CTRL_CPSW</span> <span class="o">|</span> <span class="n">CTRL_C10</span> <span class="o">|</span> <span class="n">CTRL_CKSW</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">buf</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">msg</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="mh">0x75</span><span class="p">;</span>
	<span class="n">msg</span><span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">buf</span><span class="p">;</span>
	<span class="n">msg</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">msg</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_transfer</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x01</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
		<span class="n">buf</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">MAIN_MSW</span> <span class="o">|</span> <span class="n">MAIN_MLED4</span> <span class="o">|</span> <span class="mh">0x0c</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">buf</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">msg</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="mh">0x75</span><span class="p">;</span>
	<span class="n">msg</span><span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">buf</span><span class="p">;</span>
	<span class="n">msg</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">msg</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_transfer</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">kfr2r09_lcd_on</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">kfr2r09_lcd_backlight</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">kfr2r09_lcd_off</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">kfr2r09_lcd_backlight</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
