;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 105
	SPL 0, <332
	SPL 0, <332
	SUB #12, @200
	SUB #72, @200
	SUB #72, @200
	SUB 14, @10
	DJN -1, @-20
	SPL @72, #200
	SUB #0, -33
	DJN 300, 90
	DJN 300, 90
	DJN 300, 90
	SUB 4, -0
	SPL 0, <332
	SLT 121, 0
	SPL 0, <332
	JMP -1, @-20
	SUB 4, -0
	SUB 12, @10
	SUB 12, @10
	SUB @121, 105
	CMP #72, @200
	ADD -0, -3
	SUB @121, 105
	SPL <121, 106
	SUB @121, 105
	SUB #0, -33
	ADD 210, 30
	DJN 300, 90
	SUB 12, @10
	SUB 70, @60
	SPL 704, 600
	ADD 270, 60
	SUB <0, 30
	SLT <300, 90
	DJN 600, 700
	DJN 900, 703
	DJN 600, 700
	SUB 704, 600
	DJN 600, 700
	SUB 704, 600
	MOV -7, <-20
	SLT <300, 90
	DJN 600, 700
	SUB #72, @200
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
