#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x136619770 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x136607660 .scope module, "connected_components" "connected_components" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "hcount_in";
    .port_info 3 /INPUT 10 "vcount_in";
    .port_info 4 /INPUT 1 "mask_in";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 16 "label_out";
    .port_info 7 /OUTPUT 11 "hcount_out";
    .port_info 8 /OUTPUT 10 "vcount_out";
    .port_info 9 /OUTPUT 1 "valid_out";
    .port_info 10 /OUTPUT 16384 "blob_labels";
    .port_info 11 /OUTPUT 32 "num_blobs";
P_0x1366188c0 .param/l "HRES" 0 3 5, +C4<00000000000000000000000101000000>;
P_0x136618900 .param/l "MAX_LABELS" 0 3 7, +C4<00000000000000000000010000000000>;
P_0x136618940 .param/l "MIN_AREA" 0 3 8, +C4<00000000000000000000000000001010>;
P_0x136618980 .param/l "VRES" 0 3 6, +C4<00000000000000000000000010110100>;
L_0x136632ff0 .functor BUFZ 32, v0x1366329c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1366329c0_0 .var "blob_count", 31 0;
v0x136632a80 .array "blob_labels", 1023 0, 15 0;
o0x1380400a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x136632b20_0 .net "clk_in", 0 0, o0x1380400a0;  0 drivers
v0x136632bd0_0 .var "current_label", 15 0;
o0x138040100 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x136632c80_0 .net "hcount_in", 10 0, o0x138040100;  0 drivers
v0x136632d70_0 .var "hcount_out", 10 0;
v0x136632e20 .array "label_area", 0 1023, 31 0;
v0x136632ec0 .array "label_equivalence", 0 1023, 15 0;
v0x136632f60 .array "label_memory", 0 319, 15 0;
v0x136634460_0 .var "label_out", 15 0;
o0x138043d90 .functor BUFZ 1, C4<z>; HiZ drive
v0x136634510_0 .net "mask_in", 0 0, o0x138043d90;  0 drivers
v0x1366345b0 .array "neighbor_labels", 0 1, 15 0;
v0x136634680_0 .net "num_blobs", 31 0, L_0x136632ff0;  1 drivers
o0x138043e50 .functor BUFZ 1, C4<z>; HiZ drive
v0x136634730_0 .net "rst_in", 0 0, o0x138043e50;  0 drivers
v0x1366347d0 .array "temp_blob_labels", 1023 0, 15 0;
o0x138043e80 .functor BUFZ 1, C4<z>; HiZ drive
v0x136634870_0 .net "valid_in", 0 0, o0x138043e80;  0 drivers
v0x136634910_0 .var "valid_out", 0 0;
o0x138043ee0 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x136634aa0_0 .net "vcount_in", 9 0, o0x138043ee0;  0 drivers
v0x136634b30_0 .var "vcount_out", 9 0;
E_0x136618e60 .event posedge, v0x136632b20_0;
v0x136632f60_0 .array/port v0x136632f60, 0;
v0x136632f60_1 .array/port v0x136632f60, 1;
v0x136632f60_2 .array/port v0x136632f60, 2;
E_0x136609ac0/0 .event anyedge, v0x136632c80_0, v0x136632f60_0, v0x136632f60_1, v0x136632f60_2;
v0x136632f60_3 .array/port v0x136632f60, 3;
v0x136632f60_4 .array/port v0x136632f60, 4;
v0x136632f60_5 .array/port v0x136632f60, 5;
v0x136632f60_6 .array/port v0x136632f60, 6;
E_0x136609ac0/1 .event anyedge, v0x136632f60_3, v0x136632f60_4, v0x136632f60_5, v0x136632f60_6;
v0x136632f60_7 .array/port v0x136632f60, 7;
v0x136632f60_8 .array/port v0x136632f60, 8;
v0x136632f60_9 .array/port v0x136632f60, 9;
v0x136632f60_10 .array/port v0x136632f60, 10;
E_0x136609ac0/2 .event anyedge, v0x136632f60_7, v0x136632f60_8, v0x136632f60_9, v0x136632f60_10;
v0x136632f60_11 .array/port v0x136632f60, 11;
v0x136632f60_12 .array/port v0x136632f60, 12;
v0x136632f60_13 .array/port v0x136632f60, 13;
v0x136632f60_14 .array/port v0x136632f60, 14;
E_0x136609ac0/3 .event anyedge, v0x136632f60_11, v0x136632f60_12, v0x136632f60_13, v0x136632f60_14;
v0x136632f60_15 .array/port v0x136632f60, 15;
v0x136632f60_16 .array/port v0x136632f60, 16;
v0x136632f60_17 .array/port v0x136632f60, 17;
v0x136632f60_18 .array/port v0x136632f60, 18;
E_0x136609ac0/4 .event anyedge, v0x136632f60_15, v0x136632f60_16, v0x136632f60_17, v0x136632f60_18;
v0x136632f60_19 .array/port v0x136632f60, 19;
v0x136632f60_20 .array/port v0x136632f60, 20;
v0x136632f60_21 .array/port v0x136632f60, 21;
v0x136632f60_22 .array/port v0x136632f60, 22;
E_0x136609ac0/5 .event anyedge, v0x136632f60_19, v0x136632f60_20, v0x136632f60_21, v0x136632f60_22;
v0x136632f60_23 .array/port v0x136632f60, 23;
v0x136632f60_24 .array/port v0x136632f60, 24;
v0x136632f60_25 .array/port v0x136632f60, 25;
v0x136632f60_26 .array/port v0x136632f60, 26;
E_0x136609ac0/6 .event anyedge, v0x136632f60_23, v0x136632f60_24, v0x136632f60_25, v0x136632f60_26;
v0x136632f60_27 .array/port v0x136632f60, 27;
v0x136632f60_28 .array/port v0x136632f60, 28;
v0x136632f60_29 .array/port v0x136632f60, 29;
v0x136632f60_30 .array/port v0x136632f60, 30;
E_0x136609ac0/7 .event anyedge, v0x136632f60_27, v0x136632f60_28, v0x136632f60_29, v0x136632f60_30;
v0x136632f60_31 .array/port v0x136632f60, 31;
v0x136632f60_32 .array/port v0x136632f60, 32;
v0x136632f60_33 .array/port v0x136632f60, 33;
v0x136632f60_34 .array/port v0x136632f60, 34;
E_0x136609ac0/8 .event anyedge, v0x136632f60_31, v0x136632f60_32, v0x136632f60_33, v0x136632f60_34;
v0x136632f60_35 .array/port v0x136632f60, 35;
v0x136632f60_36 .array/port v0x136632f60, 36;
v0x136632f60_37 .array/port v0x136632f60, 37;
v0x136632f60_38 .array/port v0x136632f60, 38;
E_0x136609ac0/9 .event anyedge, v0x136632f60_35, v0x136632f60_36, v0x136632f60_37, v0x136632f60_38;
v0x136632f60_39 .array/port v0x136632f60, 39;
v0x136632f60_40 .array/port v0x136632f60, 40;
v0x136632f60_41 .array/port v0x136632f60, 41;
v0x136632f60_42 .array/port v0x136632f60, 42;
E_0x136609ac0/10 .event anyedge, v0x136632f60_39, v0x136632f60_40, v0x136632f60_41, v0x136632f60_42;
v0x136632f60_43 .array/port v0x136632f60, 43;
v0x136632f60_44 .array/port v0x136632f60, 44;
v0x136632f60_45 .array/port v0x136632f60, 45;
v0x136632f60_46 .array/port v0x136632f60, 46;
E_0x136609ac0/11 .event anyedge, v0x136632f60_43, v0x136632f60_44, v0x136632f60_45, v0x136632f60_46;
v0x136632f60_47 .array/port v0x136632f60, 47;
v0x136632f60_48 .array/port v0x136632f60, 48;
v0x136632f60_49 .array/port v0x136632f60, 49;
v0x136632f60_50 .array/port v0x136632f60, 50;
E_0x136609ac0/12 .event anyedge, v0x136632f60_47, v0x136632f60_48, v0x136632f60_49, v0x136632f60_50;
v0x136632f60_51 .array/port v0x136632f60, 51;
v0x136632f60_52 .array/port v0x136632f60, 52;
v0x136632f60_53 .array/port v0x136632f60, 53;
v0x136632f60_54 .array/port v0x136632f60, 54;
E_0x136609ac0/13 .event anyedge, v0x136632f60_51, v0x136632f60_52, v0x136632f60_53, v0x136632f60_54;
v0x136632f60_55 .array/port v0x136632f60, 55;
v0x136632f60_56 .array/port v0x136632f60, 56;
v0x136632f60_57 .array/port v0x136632f60, 57;
v0x136632f60_58 .array/port v0x136632f60, 58;
E_0x136609ac0/14 .event anyedge, v0x136632f60_55, v0x136632f60_56, v0x136632f60_57, v0x136632f60_58;
v0x136632f60_59 .array/port v0x136632f60, 59;
v0x136632f60_60 .array/port v0x136632f60, 60;
v0x136632f60_61 .array/port v0x136632f60, 61;
v0x136632f60_62 .array/port v0x136632f60, 62;
E_0x136609ac0/15 .event anyedge, v0x136632f60_59, v0x136632f60_60, v0x136632f60_61, v0x136632f60_62;
v0x136632f60_63 .array/port v0x136632f60, 63;
v0x136632f60_64 .array/port v0x136632f60, 64;
v0x136632f60_65 .array/port v0x136632f60, 65;
v0x136632f60_66 .array/port v0x136632f60, 66;
E_0x136609ac0/16 .event anyedge, v0x136632f60_63, v0x136632f60_64, v0x136632f60_65, v0x136632f60_66;
v0x136632f60_67 .array/port v0x136632f60, 67;
v0x136632f60_68 .array/port v0x136632f60, 68;
v0x136632f60_69 .array/port v0x136632f60, 69;
v0x136632f60_70 .array/port v0x136632f60, 70;
E_0x136609ac0/17 .event anyedge, v0x136632f60_67, v0x136632f60_68, v0x136632f60_69, v0x136632f60_70;
v0x136632f60_71 .array/port v0x136632f60, 71;
v0x136632f60_72 .array/port v0x136632f60, 72;
v0x136632f60_73 .array/port v0x136632f60, 73;
v0x136632f60_74 .array/port v0x136632f60, 74;
E_0x136609ac0/18 .event anyedge, v0x136632f60_71, v0x136632f60_72, v0x136632f60_73, v0x136632f60_74;
v0x136632f60_75 .array/port v0x136632f60, 75;
v0x136632f60_76 .array/port v0x136632f60, 76;
v0x136632f60_77 .array/port v0x136632f60, 77;
v0x136632f60_78 .array/port v0x136632f60, 78;
E_0x136609ac0/19 .event anyedge, v0x136632f60_75, v0x136632f60_76, v0x136632f60_77, v0x136632f60_78;
v0x136632f60_79 .array/port v0x136632f60, 79;
v0x136632f60_80 .array/port v0x136632f60, 80;
v0x136632f60_81 .array/port v0x136632f60, 81;
v0x136632f60_82 .array/port v0x136632f60, 82;
E_0x136609ac0/20 .event anyedge, v0x136632f60_79, v0x136632f60_80, v0x136632f60_81, v0x136632f60_82;
v0x136632f60_83 .array/port v0x136632f60, 83;
v0x136632f60_84 .array/port v0x136632f60, 84;
v0x136632f60_85 .array/port v0x136632f60, 85;
v0x136632f60_86 .array/port v0x136632f60, 86;
E_0x136609ac0/21 .event anyedge, v0x136632f60_83, v0x136632f60_84, v0x136632f60_85, v0x136632f60_86;
v0x136632f60_87 .array/port v0x136632f60, 87;
v0x136632f60_88 .array/port v0x136632f60, 88;
v0x136632f60_89 .array/port v0x136632f60, 89;
v0x136632f60_90 .array/port v0x136632f60, 90;
E_0x136609ac0/22 .event anyedge, v0x136632f60_87, v0x136632f60_88, v0x136632f60_89, v0x136632f60_90;
v0x136632f60_91 .array/port v0x136632f60, 91;
v0x136632f60_92 .array/port v0x136632f60, 92;
v0x136632f60_93 .array/port v0x136632f60, 93;
v0x136632f60_94 .array/port v0x136632f60, 94;
E_0x136609ac0/23 .event anyedge, v0x136632f60_91, v0x136632f60_92, v0x136632f60_93, v0x136632f60_94;
v0x136632f60_95 .array/port v0x136632f60, 95;
v0x136632f60_96 .array/port v0x136632f60, 96;
v0x136632f60_97 .array/port v0x136632f60, 97;
v0x136632f60_98 .array/port v0x136632f60, 98;
E_0x136609ac0/24 .event anyedge, v0x136632f60_95, v0x136632f60_96, v0x136632f60_97, v0x136632f60_98;
v0x136632f60_99 .array/port v0x136632f60, 99;
v0x136632f60_100 .array/port v0x136632f60, 100;
v0x136632f60_101 .array/port v0x136632f60, 101;
v0x136632f60_102 .array/port v0x136632f60, 102;
E_0x136609ac0/25 .event anyedge, v0x136632f60_99, v0x136632f60_100, v0x136632f60_101, v0x136632f60_102;
v0x136632f60_103 .array/port v0x136632f60, 103;
v0x136632f60_104 .array/port v0x136632f60, 104;
v0x136632f60_105 .array/port v0x136632f60, 105;
v0x136632f60_106 .array/port v0x136632f60, 106;
E_0x136609ac0/26 .event anyedge, v0x136632f60_103, v0x136632f60_104, v0x136632f60_105, v0x136632f60_106;
v0x136632f60_107 .array/port v0x136632f60, 107;
v0x136632f60_108 .array/port v0x136632f60, 108;
v0x136632f60_109 .array/port v0x136632f60, 109;
v0x136632f60_110 .array/port v0x136632f60, 110;
E_0x136609ac0/27 .event anyedge, v0x136632f60_107, v0x136632f60_108, v0x136632f60_109, v0x136632f60_110;
v0x136632f60_111 .array/port v0x136632f60, 111;
v0x136632f60_112 .array/port v0x136632f60, 112;
v0x136632f60_113 .array/port v0x136632f60, 113;
v0x136632f60_114 .array/port v0x136632f60, 114;
E_0x136609ac0/28 .event anyedge, v0x136632f60_111, v0x136632f60_112, v0x136632f60_113, v0x136632f60_114;
v0x136632f60_115 .array/port v0x136632f60, 115;
v0x136632f60_116 .array/port v0x136632f60, 116;
v0x136632f60_117 .array/port v0x136632f60, 117;
v0x136632f60_118 .array/port v0x136632f60, 118;
E_0x136609ac0/29 .event anyedge, v0x136632f60_115, v0x136632f60_116, v0x136632f60_117, v0x136632f60_118;
v0x136632f60_119 .array/port v0x136632f60, 119;
v0x136632f60_120 .array/port v0x136632f60, 120;
v0x136632f60_121 .array/port v0x136632f60, 121;
v0x136632f60_122 .array/port v0x136632f60, 122;
E_0x136609ac0/30 .event anyedge, v0x136632f60_119, v0x136632f60_120, v0x136632f60_121, v0x136632f60_122;
v0x136632f60_123 .array/port v0x136632f60, 123;
v0x136632f60_124 .array/port v0x136632f60, 124;
v0x136632f60_125 .array/port v0x136632f60, 125;
v0x136632f60_126 .array/port v0x136632f60, 126;
E_0x136609ac0/31 .event anyedge, v0x136632f60_123, v0x136632f60_124, v0x136632f60_125, v0x136632f60_126;
v0x136632f60_127 .array/port v0x136632f60, 127;
v0x136632f60_128 .array/port v0x136632f60, 128;
v0x136632f60_129 .array/port v0x136632f60, 129;
v0x136632f60_130 .array/port v0x136632f60, 130;
E_0x136609ac0/32 .event anyedge, v0x136632f60_127, v0x136632f60_128, v0x136632f60_129, v0x136632f60_130;
v0x136632f60_131 .array/port v0x136632f60, 131;
v0x136632f60_132 .array/port v0x136632f60, 132;
v0x136632f60_133 .array/port v0x136632f60, 133;
v0x136632f60_134 .array/port v0x136632f60, 134;
E_0x136609ac0/33 .event anyedge, v0x136632f60_131, v0x136632f60_132, v0x136632f60_133, v0x136632f60_134;
v0x136632f60_135 .array/port v0x136632f60, 135;
v0x136632f60_136 .array/port v0x136632f60, 136;
v0x136632f60_137 .array/port v0x136632f60, 137;
v0x136632f60_138 .array/port v0x136632f60, 138;
E_0x136609ac0/34 .event anyedge, v0x136632f60_135, v0x136632f60_136, v0x136632f60_137, v0x136632f60_138;
v0x136632f60_139 .array/port v0x136632f60, 139;
v0x136632f60_140 .array/port v0x136632f60, 140;
v0x136632f60_141 .array/port v0x136632f60, 141;
v0x136632f60_142 .array/port v0x136632f60, 142;
E_0x136609ac0/35 .event anyedge, v0x136632f60_139, v0x136632f60_140, v0x136632f60_141, v0x136632f60_142;
v0x136632f60_143 .array/port v0x136632f60, 143;
v0x136632f60_144 .array/port v0x136632f60, 144;
v0x136632f60_145 .array/port v0x136632f60, 145;
v0x136632f60_146 .array/port v0x136632f60, 146;
E_0x136609ac0/36 .event anyedge, v0x136632f60_143, v0x136632f60_144, v0x136632f60_145, v0x136632f60_146;
v0x136632f60_147 .array/port v0x136632f60, 147;
v0x136632f60_148 .array/port v0x136632f60, 148;
v0x136632f60_149 .array/port v0x136632f60, 149;
v0x136632f60_150 .array/port v0x136632f60, 150;
E_0x136609ac0/37 .event anyedge, v0x136632f60_147, v0x136632f60_148, v0x136632f60_149, v0x136632f60_150;
v0x136632f60_151 .array/port v0x136632f60, 151;
v0x136632f60_152 .array/port v0x136632f60, 152;
v0x136632f60_153 .array/port v0x136632f60, 153;
v0x136632f60_154 .array/port v0x136632f60, 154;
E_0x136609ac0/38 .event anyedge, v0x136632f60_151, v0x136632f60_152, v0x136632f60_153, v0x136632f60_154;
v0x136632f60_155 .array/port v0x136632f60, 155;
v0x136632f60_156 .array/port v0x136632f60, 156;
v0x136632f60_157 .array/port v0x136632f60, 157;
v0x136632f60_158 .array/port v0x136632f60, 158;
E_0x136609ac0/39 .event anyedge, v0x136632f60_155, v0x136632f60_156, v0x136632f60_157, v0x136632f60_158;
v0x136632f60_159 .array/port v0x136632f60, 159;
v0x136632f60_160 .array/port v0x136632f60, 160;
v0x136632f60_161 .array/port v0x136632f60, 161;
v0x136632f60_162 .array/port v0x136632f60, 162;
E_0x136609ac0/40 .event anyedge, v0x136632f60_159, v0x136632f60_160, v0x136632f60_161, v0x136632f60_162;
v0x136632f60_163 .array/port v0x136632f60, 163;
v0x136632f60_164 .array/port v0x136632f60, 164;
v0x136632f60_165 .array/port v0x136632f60, 165;
v0x136632f60_166 .array/port v0x136632f60, 166;
E_0x136609ac0/41 .event anyedge, v0x136632f60_163, v0x136632f60_164, v0x136632f60_165, v0x136632f60_166;
v0x136632f60_167 .array/port v0x136632f60, 167;
v0x136632f60_168 .array/port v0x136632f60, 168;
v0x136632f60_169 .array/port v0x136632f60, 169;
v0x136632f60_170 .array/port v0x136632f60, 170;
E_0x136609ac0/42 .event anyedge, v0x136632f60_167, v0x136632f60_168, v0x136632f60_169, v0x136632f60_170;
v0x136632f60_171 .array/port v0x136632f60, 171;
v0x136632f60_172 .array/port v0x136632f60, 172;
v0x136632f60_173 .array/port v0x136632f60, 173;
v0x136632f60_174 .array/port v0x136632f60, 174;
E_0x136609ac0/43 .event anyedge, v0x136632f60_171, v0x136632f60_172, v0x136632f60_173, v0x136632f60_174;
v0x136632f60_175 .array/port v0x136632f60, 175;
v0x136632f60_176 .array/port v0x136632f60, 176;
v0x136632f60_177 .array/port v0x136632f60, 177;
v0x136632f60_178 .array/port v0x136632f60, 178;
E_0x136609ac0/44 .event anyedge, v0x136632f60_175, v0x136632f60_176, v0x136632f60_177, v0x136632f60_178;
v0x136632f60_179 .array/port v0x136632f60, 179;
v0x136632f60_180 .array/port v0x136632f60, 180;
v0x136632f60_181 .array/port v0x136632f60, 181;
v0x136632f60_182 .array/port v0x136632f60, 182;
E_0x136609ac0/45 .event anyedge, v0x136632f60_179, v0x136632f60_180, v0x136632f60_181, v0x136632f60_182;
v0x136632f60_183 .array/port v0x136632f60, 183;
v0x136632f60_184 .array/port v0x136632f60, 184;
v0x136632f60_185 .array/port v0x136632f60, 185;
v0x136632f60_186 .array/port v0x136632f60, 186;
E_0x136609ac0/46 .event anyedge, v0x136632f60_183, v0x136632f60_184, v0x136632f60_185, v0x136632f60_186;
v0x136632f60_187 .array/port v0x136632f60, 187;
v0x136632f60_188 .array/port v0x136632f60, 188;
v0x136632f60_189 .array/port v0x136632f60, 189;
v0x136632f60_190 .array/port v0x136632f60, 190;
E_0x136609ac0/47 .event anyedge, v0x136632f60_187, v0x136632f60_188, v0x136632f60_189, v0x136632f60_190;
v0x136632f60_191 .array/port v0x136632f60, 191;
v0x136632f60_192 .array/port v0x136632f60, 192;
v0x136632f60_193 .array/port v0x136632f60, 193;
v0x136632f60_194 .array/port v0x136632f60, 194;
E_0x136609ac0/48 .event anyedge, v0x136632f60_191, v0x136632f60_192, v0x136632f60_193, v0x136632f60_194;
v0x136632f60_195 .array/port v0x136632f60, 195;
v0x136632f60_196 .array/port v0x136632f60, 196;
v0x136632f60_197 .array/port v0x136632f60, 197;
v0x136632f60_198 .array/port v0x136632f60, 198;
E_0x136609ac0/49 .event anyedge, v0x136632f60_195, v0x136632f60_196, v0x136632f60_197, v0x136632f60_198;
v0x136632f60_199 .array/port v0x136632f60, 199;
v0x136632f60_200 .array/port v0x136632f60, 200;
v0x136632f60_201 .array/port v0x136632f60, 201;
v0x136632f60_202 .array/port v0x136632f60, 202;
E_0x136609ac0/50 .event anyedge, v0x136632f60_199, v0x136632f60_200, v0x136632f60_201, v0x136632f60_202;
v0x136632f60_203 .array/port v0x136632f60, 203;
v0x136632f60_204 .array/port v0x136632f60, 204;
v0x136632f60_205 .array/port v0x136632f60, 205;
v0x136632f60_206 .array/port v0x136632f60, 206;
E_0x136609ac0/51 .event anyedge, v0x136632f60_203, v0x136632f60_204, v0x136632f60_205, v0x136632f60_206;
v0x136632f60_207 .array/port v0x136632f60, 207;
v0x136632f60_208 .array/port v0x136632f60, 208;
v0x136632f60_209 .array/port v0x136632f60, 209;
v0x136632f60_210 .array/port v0x136632f60, 210;
E_0x136609ac0/52 .event anyedge, v0x136632f60_207, v0x136632f60_208, v0x136632f60_209, v0x136632f60_210;
v0x136632f60_211 .array/port v0x136632f60, 211;
v0x136632f60_212 .array/port v0x136632f60, 212;
v0x136632f60_213 .array/port v0x136632f60, 213;
v0x136632f60_214 .array/port v0x136632f60, 214;
E_0x136609ac0/53 .event anyedge, v0x136632f60_211, v0x136632f60_212, v0x136632f60_213, v0x136632f60_214;
v0x136632f60_215 .array/port v0x136632f60, 215;
v0x136632f60_216 .array/port v0x136632f60, 216;
v0x136632f60_217 .array/port v0x136632f60, 217;
v0x136632f60_218 .array/port v0x136632f60, 218;
E_0x136609ac0/54 .event anyedge, v0x136632f60_215, v0x136632f60_216, v0x136632f60_217, v0x136632f60_218;
v0x136632f60_219 .array/port v0x136632f60, 219;
v0x136632f60_220 .array/port v0x136632f60, 220;
v0x136632f60_221 .array/port v0x136632f60, 221;
v0x136632f60_222 .array/port v0x136632f60, 222;
E_0x136609ac0/55 .event anyedge, v0x136632f60_219, v0x136632f60_220, v0x136632f60_221, v0x136632f60_222;
v0x136632f60_223 .array/port v0x136632f60, 223;
v0x136632f60_224 .array/port v0x136632f60, 224;
v0x136632f60_225 .array/port v0x136632f60, 225;
v0x136632f60_226 .array/port v0x136632f60, 226;
E_0x136609ac0/56 .event anyedge, v0x136632f60_223, v0x136632f60_224, v0x136632f60_225, v0x136632f60_226;
v0x136632f60_227 .array/port v0x136632f60, 227;
v0x136632f60_228 .array/port v0x136632f60, 228;
v0x136632f60_229 .array/port v0x136632f60, 229;
v0x136632f60_230 .array/port v0x136632f60, 230;
E_0x136609ac0/57 .event anyedge, v0x136632f60_227, v0x136632f60_228, v0x136632f60_229, v0x136632f60_230;
v0x136632f60_231 .array/port v0x136632f60, 231;
v0x136632f60_232 .array/port v0x136632f60, 232;
v0x136632f60_233 .array/port v0x136632f60, 233;
v0x136632f60_234 .array/port v0x136632f60, 234;
E_0x136609ac0/58 .event anyedge, v0x136632f60_231, v0x136632f60_232, v0x136632f60_233, v0x136632f60_234;
v0x136632f60_235 .array/port v0x136632f60, 235;
v0x136632f60_236 .array/port v0x136632f60, 236;
v0x136632f60_237 .array/port v0x136632f60, 237;
v0x136632f60_238 .array/port v0x136632f60, 238;
E_0x136609ac0/59 .event anyedge, v0x136632f60_235, v0x136632f60_236, v0x136632f60_237, v0x136632f60_238;
v0x136632f60_239 .array/port v0x136632f60, 239;
v0x136632f60_240 .array/port v0x136632f60, 240;
v0x136632f60_241 .array/port v0x136632f60, 241;
v0x136632f60_242 .array/port v0x136632f60, 242;
E_0x136609ac0/60 .event anyedge, v0x136632f60_239, v0x136632f60_240, v0x136632f60_241, v0x136632f60_242;
v0x136632f60_243 .array/port v0x136632f60, 243;
v0x136632f60_244 .array/port v0x136632f60, 244;
v0x136632f60_245 .array/port v0x136632f60, 245;
v0x136632f60_246 .array/port v0x136632f60, 246;
E_0x136609ac0/61 .event anyedge, v0x136632f60_243, v0x136632f60_244, v0x136632f60_245, v0x136632f60_246;
v0x136632f60_247 .array/port v0x136632f60, 247;
v0x136632f60_248 .array/port v0x136632f60, 248;
v0x136632f60_249 .array/port v0x136632f60, 249;
v0x136632f60_250 .array/port v0x136632f60, 250;
E_0x136609ac0/62 .event anyedge, v0x136632f60_247, v0x136632f60_248, v0x136632f60_249, v0x136632f60_250;
v0x136632f60_251 .array/port v0x136632f60, 251;
v0x136632f60_252 .array/port v0x136632f60, 252;
v0x136632f60_253 .array/port v0x136632f60, 253;
v0x136632f60_254 .array/port v0x136632f60, 254;
E_0x136609ac0/63 .event anyedge, v0x136632f60_251, v0x136632f60_252, v0x136632f60_253, v0x136632f60_254;
v0x136632f60_255 .array/port v0x136632f60, 255;
v0x136632f60_256 .array/port v0x136632f60, 256;
v0x136632f60_257 .array/port v0x136632f60, 257;
v0x136632f60_258 .array/port v0x136632f60, 258;
E_0x136609ac0/64 .event anyedge, v0x136632f60_255, v0x136632f60_256, v0x136632f60_257, v0x136632f60_258;
v0x136632f60_259 .array/port v0x136632f60, 259;
v0x136632f60_260 .array/port v0x136632f60, 260;
v0x136632f60_261 .array/port v0x136632f60, 261;
v0x136632f60_262 .array/port v0x136632f60, 262;
E_0x136609ac0/65 .event anyedge, v0x136632f60_259, v0x136632f60_260, v0x136632f60_261, v0x136632f60_262;
v0x136632f60_263 .array/port v0x136632f60, 263;
v0x136632f60_264 .array/port v0x136632f60, 264;
v0x136632f60_265 .array/port v0x136632f60, 265;
v0x136632f60_266 .array/port v0x136632f60, 266;
E_0x136609ac0/66 .event anyedge, v0x136632f60_263, v0x136632f60_264, v0x136632f60_265, v0x136632f60_266;
v0x136632f60_267 .array/port v0x136632f60, 267;
v0x136632f60_268 .array/port v0x136632f60, 268;
v0x136632f60_269 .array/port v0x136632f60, 269;
v0x136632f60_270 .array/port v0x136632f60, 270;
E_0x136609ac0/67 .event anyedge, v0x136632f60_267, v0x136632f60_268, v0x136632f60_269, v0x136632f60_270;
v0x136632f60_271 .array/port v0x136632f60, 271;
v0x136632f60_272 .array/port v0x136632f60, 272;
v0x136632f60_273 .array/port v0x136632f60, 273;
v0x136632f60_274 .array/port v0x136632f60, 274;
E_0x136609ac0/68 .event anyedge, v0x136632f60_271, v0x136632f60_272, v0x136632f60_273, v0x136632f60_274;
v0x136632f60_275 .array/port v0x136632f60, 275;
v0x136632f60_276 .array/port v0x136632f60, 276;
v0x136632f60_277 .array/port v0x136632f60, 277;
v0x136632f60_278 .array/port v0x136632f60, 278;
E_0x136609ac0/69 .event anyedge, v0x136632f60_275, v0x136632f60_276, v0x136632f60_277, v0x136632f60_278;
v0x136632f60_279 .array/port v0x136632f60, 279;
v0x136632f60_280 .array/port v0x136632f60, 280;
v0x136632f60_281 .array/port v0x136632f60, 281;
v0x136632f60_282 .array/port v0x136632f60, 282;
E_0x136609ac0/70 .event anyedge, v0x136632f60_279, v0x136632f60_280, v0x136632f60_281, v0x136632f60_282;
v0x136632f60_283 .array/port v0x136632f60, 283;
v0x136632f60_284 .array/port v0x136632f60, 284;
v0x136632f60_285 .array/port v0x136632f60, 285;
v0x136632f60_286 .array/port v0x136632f60, 286;
E_0x136609ac0/71 .event anyedge, v0x136632f60_283, v0x136632f60_284, v0x136632f60_285, v0x136632f60_286;
v0x136632f60_287 .array/port v0x136632f60, 287;
v0x136632f60_288 .array/port v0x136632f60, 288;
v0x136632f60_289 .array/port v0x136632f60, 289;
v0x136632f60_290 .array/port v0x136632f60, 290;
E_0x136609ac0/72 .event anyedge, v0x136632f60_287, v0x136632f60_288, v0x136632f60_289, v0x136632f60_290;
v0x136632f60_291 .array/port v0x136632f60, 291;
v0x136632f60_292 .array/port v0x136632f60, 292;
v0x136632f60_293 .array/port v0x136632f60, 293;
v0x136632f60_294 .array/port v0x136632f60, 294;
E_0x136609ac0/73 .event anyedge, v0x136632f60_291, v0x136632f60_292, v0x136632f60_293, v0x136632f60_294;
v0x136632f60_295 .array/port v0x136632f60, 295;
v0x136632f60_296 .array/port v0x136632f60, 296;
v0x136632f60_297 .array/port v0x136632f60, 297;
v0x136632f60_298 .array/port v0x136632f60, 298;
E_0x136609ac0/74 .event anyedge, v0x136632f60_295, v0x136632f60_296, v0x136632f60_297, v0x136632f60_298;
v0x136632f60_299 .array/port v0x136632f60, 299;
v0x136632f60_300 .array/port v0x136632f60, 300;
v0x136632f60_301 .array/port v0x136632f60, 301;
v0x136632f60_302 .array/port v0x136632f60, 302;
E_0x136609ac0/75 .event anyedge, v0x136632f60_299, v0x136632f60_300, v0x136632f60_301, v0x136632f60_302;
v0x136632f60_303 .array/port v0x136632f60, 303;
v0x136632f60_304 .array/port v0x136632f60, 304;
v0x136632f60_305 .array/port v0x136632f60, 305;
v0x136632f60_306 .array/port v0x136632f60, 306;
E_0x136609ac0/76 .event anyedge, v0x136632f60_303, v0x136632f60_304, v0x136632f60_305, v0x136632f60_306;
v0x136632f60_307 .array/port v0x136632f60, 307;
v0x136632f60_308 .array/port v0x136632f60, 308;
v0x136632f60_309 .array/port v0x136632f60, 309;
v0x136632f60_310 .array/port v0x136632f60, 310;
E_0x136609ac0/77 .event anyedge, v0x136632f60_307, v0x136632f60_308, v0x136632f60_309, v0x136632f60_310;
v0x136632f60_311 .array/port v0x136632f60, 311;
v0x136632f60_312 .array/port v0x136632f60, 312;
v0x136632f60_313 .array/port v0x136632f60, 313;
v0x136632f60_314 .array/port v0x136632f60, 314;
E_0x136609ac0/78 .event anyedge, v0x136632f60_311, v0x136632f60_312, v0x136632f60_313, v0x136632f60_314;
v0x136632f60_315 .array/port v0x136632f60, 315;
v0x136632f60_316 .array/port v0x136632f60, 316;
v0x136632f60_317 .array/port v0x136632f60, 317;
v0x136632f60_318 .array/port v0x136632f60, 318;
E_0x136609ac0/79 .event anyedge, v0x136632f60_315, v0x136632f60_316, v0x136632f60_317, v0x136632f60_318;
v0x136632f60_319 .array/port v0x136632f60, 319;
E_0x136609ac0/80 .event anyedge, v0x136632f60_319;
E_0x136609ac0 .event/or E_0x136609ac0/0, E_0x136609ac0/1, E_0x136609ac0/2, E_0x136609ac0/3, E_0x136609ac0/4, E_0x136609ac0/5, E_0x136609ac0/6, E_0x136609ac0/7, E_0x136609ac0/8, E_0x136609ac0/9, E_0x136609ac0/10, E_0x136609ac0/11, E_0x136609ac0/12, E_0x136609ac0/13, E_0x136609ac0/14, E_0x136609ac0/15, E_0x136609ac0/16, E_0x136609ac0/17, E_0x136609ac0/18, E_0x136609ac0/19, E_0x136609ac0/20, E_0x136609ac0/21, E_0x136609ac0/22, E_0x136609ac0/23, E_0x136609ac0/24, E_0x136609ac0/25, E_0x136609ac0/26, E_0x136609ac0/27, E_0x136609ac0/28, E_0x136609ac0/29, E_0x136609ac0/30, E_0x136609ac0/31, E_0x136609ac0/32, E_0x136609ac0/33, E_0x136609ac0/34, E_0x136609ac0/35, E_0x136609ac0/36, E_0x136609ac0/37, E_0x136609ac0/38, E_0x136609ac0/39, E_0x136609ac0/40, E_0x136609ac0/41, E_0x136609ac0/42, E_0x136609ac0/43, E_0x136609ac0/44, E_0x136609ac0/45, E_0x136609ac0/46, E_0x136609ac0/47, E_0x136609ac0/48, E_0x136609ac0/49, E_0x136609ac0/50, E_0x136609ac0/51, E_0x136609ac0/52, E_0x136609ac0/53, E_0x136609ac0/54, E_0x136609ac0/55, E_0x136609ac0/56, E_0x136609ac0/57, E_0x136609ac0/58, E_0x136609ac0/59, E_0x136609ac0/60, E_0x136609ac0/61, E_0x136609ac0/62, E_0x136609ac0/63, E_0x136609ac0/64, E_0x136609ac0/65, E_0x136609ac0/66, E_0x136609ac0/67, E_0x136609ac0/68, E_0x136609ac0/69, E_0x136609ac0/70, E_0x136609ac0/71, E_0x136609ac0/72, E_0x136609ac0/73, E_0x136609ac0/74, E_0x136609ac0/75, E_0x136609ac0/76, E_0x136609ac0/77, E_0x136609ac0/78, E_0x136609ac0/79, E_0x136609ac0/80;
E_0x13660bf70 .event posedge, v0x136634730_0, v0x136632b20_0;
S_0x1366077d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 41, 3 41 0, S_0x136607660;
 .timescale -9 -12;
v0x1366220f0_0 .var/2s "i", 31 0;
S_0x136632740 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 42, 3 42 0, S_0x136607660;
 .timescale -9 -12;
v0x136632910_0 .var/2s "i", 31 0;
    .scope S_0x136607660;
T_0 ;
    %wait E_0x13660bf70;
    %load/vec4 v0x136634730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0x1366077d0;
    %jmp t_0;
    .scope S_0x1366077d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1366220f0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x1366220f0_0;
    %cmpi/s 320, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x1366220f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136632f60, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1366220f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1366220f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x136607660;
t_0 %join;
    %fork t_3, S_0x136632740;
    %jmp t_2;
    .scope S_0x136632740;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136632910_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x136632910_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x136632910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136632e20, 0, 4;
    %load/vec4 v0x136632910_0;
    %pad/s 16;
    %ix/getv/s 3, v0x136632910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136632ec0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x136632910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1366347d0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x136632910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x136632910_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %end;
    .scope S_0x136607660;
t_2 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1366329c0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x136607660;
T_1 ;
Ewait_0 .event/or E_0x136609ac0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x136632c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x136632c80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x136632f60, 4;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1366345b0, 4, 0;
    %ix/getv 4, v0x136632c80_0;
    %load/vec4a v0x136632f60, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1366345b0, 4, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x136607660;
T_2 ;
    %wait E_0x136618e60;
    %load/vec4 v0x136634870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x136634510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x136632bd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x136632bd0_0, 0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 3, v0x136632bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136632e20, 0, 4;
    %load/vec4 v0x136632bd0_0;
    %ix/getv 3, v0x136632c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136632f60, 0, 4;
    %jmp T_2.5;
T_2.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.9, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %ix/getv 3, v0x136632c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136632f60, 0, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 5;
    %ix/vec4 4;
    %load/vec4a v0x136632e20, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136632e20, 0, 4;
    %jmp T_2.8;
T_2.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.12, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %ix/getv 3, v0x136632c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136632f60, 0, 4;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 5;
    %ix/vec4 4;
    %load/vec4a v0x136632e20, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136632e20, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %cmp/ne;
    %jmp/0xz  T_2.13, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.15, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %ix/getv 3, v0x136632c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136632f60, 0, 4;
    %ix/getv 5, v0x136632c80_0;
    %load/vec4a v0x136632f60, 5;
    %ix/vec4 4;
    %load/vec4a v0x136632e20, 4;
    %addi 1, 0, 32;
    %ix/getv 4, v0x136632c80_0;
    %load/vec4a v0x136632f60, 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136632e20, 0, 4;
    %ix/getv 4, v0x136632c80_0;
    %load/vec4a v0x136632f60, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136632ec0, 0, 4;
    %ix/getv 4, v0x136632c80_0;
    %load/vec4a v0x136632f60, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1366345b0, 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136632ec0, 0, 4;
T_2.13 ;
T_2.11 ;
T_2.8 ;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 3, v0x136632c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136632f60, 0, 4;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x136607660;
T_3 ;
    %wait E_0x136618e60;
    %load/vec4 v0x136634870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 5, v0x136632c80_0;
    %load/vec4a v0x136632f60, 5;
    %ix/vec4 4;
    %load/vec4a v0x136632e20, 4;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_3.2, 8;
    %ix/getv 5, v0x136632c80_0;
    %load/vec4a v0x136632f60, 5;
    %ix/vec4 4;
    %load/vec4a v0x136632ec0, 4;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x136634460_0, 0;
    %load/vec4 v0x136632c80_0;
    %assign/vec4 v0x136632d70_0, 0;
    %load/vec4 v0x136634aa0_0;
    %assign/vec4 v0x136634b30_0, 0;
    %load/vec4 v0x136634870_0;
    %assign/vec4 v0x136634910_0, 0;
    %ix/getv 6, v0x136632c80_0;
    %load/vec4a v0x136632f60, 6;
    %ix/vec4 5;
    %load/vec4a v0x136632ec0, 5;
    %ix/vec4 4;
    %load/vec4a v0x136632e20, 4;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.4, 5;
    %ix/getv 6, v0x136632c80_0;
    %load/vec4a v0x136632f60, 6;
    %ix/vec4 5;
    %load/vec4a v0x136632ec0, 5;
    %ix/vec4 4;
    %load/vec4a v0x1366347d0, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 16;
    %ix/getv 5, v0x136632c80_0;
    %load/vec4a v0x136632f60, 5;
    %ix/vec4 4;
    %load/vec4a v0x136632ec0, 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1366347d0, 0, 4;
    %ix/getv 5, v0x136632c80_0;
    %load/vec4a v0x136632f60, 5;
    %ix/vec4 4;
    %load/vec4a v0x136632ec0, 4;
    %ix/getv 3, v0x1366329c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136632a80, 0, 4;
    %load/vec4 v0x1366329c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1366329c0_0, 0;
T_3.6 ;
T_3.4 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "hdl/connected_components.sv";
