TOOL:	xrun	23.03-s007: Started on Nov 29, 2024 at 13:48:44 CET
xrun
	-elaborate
	-l xrun_elaborate.log
	-F ../tb/tb.f
		fifomult2024_tb_pkg.sv
		fifomult2024_bfm.sv
		../../common/fifomult2024.svp
		top.sv
		+incdir+classes
		+nowarn+DSEMEL
		+nowarnBADPRF
		-uvm
		-uvmhome /eda/cadence/2021-22/RHELx86/XCELIUM_21.03.009/tools/methodology/UVM/CDNS-1.2/sv
		+UVM_NO_RELNOTES
		+UVM_VERBOSITY=MEDIUM
		-linedebug
		-fsmdebug
		-uvmlinedebug
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	+nowarnCOVUTA
	+nowarnBADPRF
	+nowarnXCLGNOPTM
	+nowarnRNDXCELON
	+nowarnSAWSTP
	-xmlibdirname INCA_libs
	+overwrite
	-nocopyright
	-coverage all
	-covoverwrite
	-covfile xrun_covfile.txt

   User defined plus("+") options:
	+UVM_NO_RELNOTES
	+UVM_VERBOSITY=MEDIUM

		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		fifomult2024_tb_pkg
		$unit_0x3388c4bf
		top

	Extracting FSMs for coverage:
		worklib.top
	Total FSMs extracted = 0
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Generating native compiled code:
		worklib.fifomult2024:svp <0x3db4d995>
			streams:  37, words: 15346
		worklib.fifomult2024_bfm:sv <0x67d656e4>
			streams: 615, words: 749457
		worklib.cdns_uvm_pkg:sv <0x6acd3f02>
			streams: 251, words: 454965
		worklib.cdns_uvmapi:svp <0x4299229d>
			streams:  27, words: 36904
		worklib.cdns_assert2uvm_pkg:sv <0x0b682e86>
			streams:   3, words:  2676
		worklib.uvm_pkg:sv <0x538b76d6>
			streams: 6288, words: 12131600
	Building instance specific data structures.
	Performing constant object marking (COM) analysis.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       2       2
		Interfaces:                    1       1
		Verilog packages:              5       5
		Registers:                 16377   11683
		Scalar wires:                 13       -
		Vectored wires:                2       -
		Named events:                  4      12
		Always blocks:                 5       5
		Initial blocks:              330     168
		Parallel blocks:              27      28
		Cont. assignments:             5       5
		Pseudo assignments:            5       -
		Assertions:                    3       3
		Covergroup Instances:          0       1
		Compilation units:             1       1
		SV Class declarations:       238     350
		SV Class specializations:    442     442
		Simulation timescale:        1ps
	Writing initial simulation snapshot: worklib.top:sv
TOOL:	xrun	23.03-s007: Exiting on Nov 29, 2024 at 13:48:47 CET  (total: 00:00:03)
