{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651461861100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651461861101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 21:24:21 2022 " "Processing started: Sun May 01 21:24:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651461861101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461861101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4Taller -c Lab4Taller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4Taller -c Lab4Taller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461861101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651461861454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651461861455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincronizador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sincronizador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizador " "Found entity 1: sincronizador" {  } { { "sincronizador.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/sincronizador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generadormatriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file generadormatriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generadorMatriz " "Found entity 1: generadorMatriz" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_movimiento.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_movimiento.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_movimiento " "Found entity 1: control_movimiento" {  } { { "control_movimiento.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/control_movimiento.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlador_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga " "Found entity 1: controlador_vga" {  } { { "controlador_vga.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/controlador_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_vertical.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_vertical.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_vertical " "Found entity 1: contador_vertical" {  } { { "contador_vertical.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/contador_vertical.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_parametrizable.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_parametrizable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_parametrizable " "Found entity 1: contador_parametrizable" {  } { { "contador_parametrizable.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/contador_parametrizable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_horizontal.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_horizontal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_horizontal " "Found entity 1: contador_horizontal" {  } { { "contador_horizontal.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/contador_horizontal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_mayor.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador_mayor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_mayor " "Found entity 1: comparador_mayor" {  } { { "comparador_mayor.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/comparador_mayor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_igual.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador_igual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_igual " "Found entity 1: comparador_igual" {  } { { "comparador_igual.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/comparador_igual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock25mh.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock25mh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock25mh " "Found entity 1: clock25mh" {  } { { "clock25mh.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/clock25mh.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomcard.sv 1 1 " "Found 1 design units, including 1 entities, in source file randomcard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomCard " "Found entity 1: randomCard" {  } { { "randomCard.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/randomCard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorj1.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorj1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorJ1 " "Found entity 1: ContadorJ1" {  } { { "ContadorJ1.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/ContadorJ1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebacontador.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebacontador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pruebaContador " "Found entity 1: pruebaContador" {  } { { "pruebaContador.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/pruebaContador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juego.sv 1 1 " "Found 1 design units, including 1 entities, in source file juego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 juego " "Found entity 1: juego" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868467 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "win.sv(8) " "Verilog HDL information at win.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "win.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/win.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651461868468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win.sv 1 1 " "Found 1 design units, including 1 entities, in source file win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "win.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/win.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorj2.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorj2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorJ2 " "Found entity 1: ContadorJ2" {  } { { "ContadorJ2.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/ContadorJ2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrizdejuego.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrizdejuego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MatrizDeJuego " "Found entity 1: MatrizDeJuego" {  } { { "MatrizDeJuego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/MatrizDeJuego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encontrarpareja.sv 1 1 " "Found 1 design units, including 1 entities, in source file encontrarpareja.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encontrarPareja " "Found entity 1: encontrarPareja" {  } { { "encontrarPareja.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/encontrarPareja.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorparejas.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorparejas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorParejas " "Found entity 1: ContadorParejas" {  } { { "ContadorParejas.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/ContadorParejas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebamatriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebamatriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pruebaMatriz " "Found entity 1: pruebaMatriz" {  } { { "pruebaMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/pruebaMatriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebarandom.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebarandom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pruebaRandom " "Found entity 1: pruebaRandom" {  } { { "pruebaRandom.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/pruebaRandom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_juego.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_juego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_juego " "Found entity 1: test_juego" {  } { { "test_juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/test_juego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrizestadocartas.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrizestadocartas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MatrizEstadoCartas " "Found entity 1: MatrizEstadoCartas" {  } { { "MatrizEstadoCartas.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/MatrizEstadoCartas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651461868475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651461868504 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MatrizJuego main.sv(16) " "Verilog HDL or VHDL warning at main.sv(16): object \"MatrizJuego\" assigned a value but never read" {  } { { "main.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/main.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651461868505 "|main"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MatrizJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MatrizJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651461868505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock25mh clock25mh:clock " "Elaborating entity \"clock25mh\" for hierarchy \"clock25mh:clock\"" {  } { { "main.sv" "clock" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/main.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461868506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_parametrizable clock25mh:clock\|contador_parametrizable:divisor_clock " "Elaborating entity \"contador_parametrizable\" for hierarchy \"clock25mh:clock\|contador_parametrizable:divisor_clock\"" {  } { { "clock25mh.sv" "divisor_clock" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/clock25mh.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461868506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_parametrizable.sv(11) " "Verilog HDL assignment warning at contador_parametrizable.sv(11): truncated value with size 32 to match size of target (2)" {  } { { "contador_parametrizable.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/contador_parametrizable.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868507 "|main|clock25mh:clock|contador_parametrizable:divisor_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "juego juego:game " "Elaborating entity \"juego\" for hierarchy \"juego:game\"" {  } { { "main.sv" "game" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/main.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461868507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(97) " "Verilog HDL assignment warning at juego.sv(97): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868510 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(98) " "Verilog HDL assignment warning at juego.sv(98): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868510 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(99) " "Verilog HDL assignment warning at juego.sv(99): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868510 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(100) " "Verilog HDL assignment warning at juego.sv(100): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868510 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(102) " "Verilog HDL assignment warning at juego.sv(102): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868510 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(103) " "Verilog HDL assignment warning at juego.sv(103): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868510 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(104) " "Verilog HDL assignment warning at juego.sv(104): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868510 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(105) " "Verilog HDL assignment warning at juego.sv(105): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868510 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(107) " "Verilog HDL assignment warning at juego.sv(107): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868510 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(108) " "Verilog HDL assignment warning at juego.sv(108): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868510 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(109) " "Verilog HDL assignment warning at juego.sv(109): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868510 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(110) " "Verilog HDL assignment warning at juego.sv(110): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868510 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(112) " "Verilog HDL assignment warning at juego.sv(112): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(113) " "Verilog HDL assignment warning at juego.sv(113): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(114) " "Verilog HDL assignment warning at juego.sv(114): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 juego.sv(115) " "Verilog HDL assignment warning at juego.sv(115): truncated value with size 4 to match size of target (1)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(144) " "Verilog HDL Always Construct warning at juego.sv(144): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(144) " "Verilog HDL Always Construct warning at juego.sv(144): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(145) " "Verilog HDL Always Construct warning at juego.sv(145): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(146) " "Verilog HDL Always Construct warning at juego.sv(146): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(156) " "Verilog HDL Always Construct warning at juego.sv(156): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(156) " "Verilog HDL Always Construct warning at juego.sv(156): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(157) " "Verilog HDL Always Construct warning at juego.sv(157): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(158) " "Verilog HDL Always Construct warning at juego.sv(158): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(160) " "Verilog HDL Always Construct warning at juego.sv(160): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(160) " "Verilog HDL Always Construct warning at juego.sv(160): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "J1Counter juego.sv(162) " "Verilog HDL Always Construct warning at juego.sv(162): variable \"J1Counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PairsCounter juego.sv(163) " "Verilog HDL Always Construct warning at juego.sv(163): variable \"PairsCounter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(182) " "Verilog HDL Always Construct warning at juego.sv(182): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(182) " "Verilog HDL Always Construct warning at juego.sv(182): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "J1Counter juego.sv(184) " "Verilog HDL Always Construct warning at juego.sv(184): variable \"J1Counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PairsCounter juego.sv(185) " "Verilog HDL Always Construct warning at juego.sv(185): variable \"PairsCounter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(197) " "Verilog HDL Always Construct warning at juego.sv(197): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(197) " "Verilog HDL Always Construct warning at juego.sv(197): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(202) " "Verilog HDL Always Construct warning at juego.sv(202): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(202) " "Verilog HDL Always Construct warning at juego.sv(202): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(203) " "Verilog HDL Always Construct warning at juego.sv(203): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(204) " "Verilog HDL Always Construct warning at juego.sv(204): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(214) " "Verilog HDL Always Construct warning at juego.sv(214): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(214) " "Verilog HDL Always Construct warning at juego.sv(214): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random1 juego.sv(215) " "Verilog HDL Always Construct warning at juego.sv(215): variable \"random1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "random2 juego.sv(216) " "Verilog HDL Always Construct warning at juego.sv(216): variable \"random2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(218) " "Verilog HDL Always Construct warning at juego.sv(218): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868511 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(218) " "Verilog HDL Always Construct warning at juego.sv(218): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "J2Counter juego.sv(220) " "Verilog HDL Always Construct warning at juego.sv(220): variable \"J2Counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PairsCounter juego.sv(221) " "Verilog HDL Always Construct warning at juego.sv(221): variable \"PairsCounter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(235) " "Verilog HDL Always Construct warning at juego.sv(235): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(235) " "Verilog HDL Always Construct warning at juego.sv(235): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "J2Counter juego.sv(237) " "Verilog HDL Always Construct warning at juego.sv(237): variable \"J2Counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PairsCounter juego.sv(238) " "Verilog HDL Always Construct warning at juego.sv(238): variable \"PairsCounter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect1 juego.sv(248) " "Verilog HDL Always Construct warning at juego.sv(248): variable \"lastselect1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastselect2 juego.sv(248) " "Verilog HDL Always Construct warning at juego.sv(248): variable \"lastselect2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lastselect1 juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"lastselect1\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lastselect2 juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"lastselect2\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select1 juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"select1\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select2 juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"select2\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "J1Counter juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"J1Counter\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PairsCounter juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"PairsCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "J2Counter juego.sv(136) " "Verilog HDL Always Construct warning at juego.sv(136): inferring latch(es) for variable \"J2Counter\", which holds its previous value in one or more paths through the always construct" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 juego.sv(316) " "Verilog HDL assignment warning at juego.sv(316): truncated value with size 3 to match size of target (2)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 juego.sv(317) " "Verilog HDL assignment warning at juego.sv(317): truncated value with size 3 to match size of target (2)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J2Counter\[0\] juego.sv(140) " "Inferred latch for \"J2Counter\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J2Counter\[1\] juego.sv(140) " "Inferred latch for \"J2Counter\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J2Counter\[2\] juego.sv(140) " "Inferred latch for \"J2Counter\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J2Counter\[3\] juego.sv(140) " "Inferred latch for \"J2Counter\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[3\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[3\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[3\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[3\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[3\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[3\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[3\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[3\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[2\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[2\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[2\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[2\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[2\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[2\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[2\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[2\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[1\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[1\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[1\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[1\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[1\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[1\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[1\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[1\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[0\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[0\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[0\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[0\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[0\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[0\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCards_next\[0\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCards_next\[0\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PairsCounter\[0\] juego.sv(140) " "Inferred latch for \"PairsCounter\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868512 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PairsCounter\[1\] juego.sv(140) " "Inferred latch for \"PairsCounter\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PairsCounter\[2\] juego.sv(140) " "Inferred latch for \"PairsCounter\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PairsCounter\[3\] juego.sv(140) " "Inferred latch for \"PairsCounter\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J1Counter\[0\] juego.sv(140) " "Inferred latch for \"J1Counter\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J1Counter\[1\] juego.sv(140) " "Inferred latch for \"J1Counter\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J1Counter\[2\] juego.sv(140) " "Inferred latch for \"J1Counter\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J1Counter\[3\] juego.sv(140) " "Inferred latch for \"J1Counter\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect2\[0\] juego.sv(140) " "Inferred latch for \"lastselect2\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect2\[1\] juego.sv(140) " "Inferred latch for \"lastselect2\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect2\[2\] juego.sv(140) " "Inferred latch for \"lastselect2\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect2\[3\] juego.sv(140) " "Inferred latch for \"lastselect2\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect1\[0\] juego.sv(140) " "Inferred latch for \"lastselect1\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect1\[1\] juego.sv(140) " "Inferred latch for \"lastselect1\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect1\[2\] juego.sv(140) " "Inferred latch for \"lastselect1\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastselect1\[3\] juego.sv(140) " "Inferred latch for \"lastselect1\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[3\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[3\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[3\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[3\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[3\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[3\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[3\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[3\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[2\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[2\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[2\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[2\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[2\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[2\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[2\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[2\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[1\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[1\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[1\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[1\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[1\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[1\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[1\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[1\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[0\]\[3\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[0\]\[3\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[0\]\[2\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[0\]\[2\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[0\]\[1\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[0\]\[1\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenCardsTurn\[0\]\[0\] juego.sv(140) " "Inferred latch for \"OpenCardsTurn\[0\]\[0\]\" at juego.sv(140)" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 "|main|juego:game"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MatrizJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MatrizJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MatrizJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MatrizJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651461868513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrizDeJuego juego:game\|MatrizDeJuego:MatJuego " "Elaborating entity \"MatrizDeJuego\" for hierarchy \"juego:game\|MatrizDeJuego:MatJuego\"" {  } { { "juego.sv" "MatJuego" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461868514 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MatrizJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MatrizJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651461868514 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MatrizJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MatrizJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651461868514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win juego:game\|win:CheckWin " "Elaborating entity \"win\" for hierarchy \"juego:game\|win:CheckWin\"" {  } { { "juego.sv" "CheckWin" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461868515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomCard juego:game\|randomCard:RandCard1 " "Elaborating entity \"randomCard\" for hierarchy \"juego:game\|randomCard:RandCard1\"" {  } { { "juego.sv" "RandCard1" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461868515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 randomCard.sv(26) " "Verilog HDL assignment warning at randomCard.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "randomCard.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/randomCard.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868517 "|randomCard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 randomCard.sv(30) " "Verilog HDL assignment warning at randomCard.sv(30): truncated value with size 32 to match size of target (4)" {  } { { "randomCard.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/randomCard.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868517 "|randomCard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 randomCard.sv(39) " "Verilog HDL assignment warning at randomCard.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "randomCard.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/randomCard.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868517 "|randomCard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 randomCard.sv(41) " "Verilog HDL assignment warning at randomCard.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "randomCard.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/randomCard.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868517 "|randomCard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_vga controlador_vga:controlador " "Elaborating entity \"controlador_vga\" for hierarchy \"controlador_vga:controlador\"" {  } { { "main.sv" "controlador" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/main.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461868517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_horizontal controlador_vga:controlador\|contador_horizontal:contador_horizontal " "Elaborating entity \"contador_horizontal\" for hierarchy \"controlador_vga:controlador\|contador_horizontal:contador_horizontal\"" {  } { { "controlador_vga.sv" "contador_horizontal" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/controlador_vga.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461868518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_parametrizable controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador " "Elaborating entity \"contador_parametrizable\" for hierarchy \"controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\"" {  } { { "contador_horizontal.sv" "contador" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/contador_horizontal.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461868518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 contador_parametrizable.sv(11) " "Verilog HDL assignment warning at contador_parametrizable.sv(11): truncated value with size 32 to match size of target (10)" {  } { { "contador_parametrizable.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/contador_parametrizable.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868519 "|main|controlador_vga:controlador|contador_horizontal:contador_horizontal|contador_parametrizable:contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_igual controlador_vga:controlador\|contador_horizontal:contador_horizontal\|comparador_igual:comparador_igual " "Elaborating entity \"comparador_igual\" for hierarchy \"controlador_vga:controlador\|contador_horizontal:contador_horizontal\|comparador_igual:comparador_igual\"" {  } { { "contador_horizontal.sv" "comparador_igual" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/contador_horizontal.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461868519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_vertical controlador_vga:controlador\|contador_vertical:contador_vertical " "Elaborating entity \"contador_vertical\" for hierarchy \"controlador_vga:controlador\|contador_vertical:contador_vertical\"" {  } { { "controlador_vga.sv" "contador_vertical" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/controlador_vga.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461868520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincronizador controlador_vga:controlador\|sincronizador:sincronizador " "Elaborating entity \"sincronizador\" for hierarchy \"controlador_vga:controlador\|sincronizador:sincronizador\"" {  } { { "controlador_vga.sv" "sincronizador" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/controlador_vga.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461868521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_mayor controlador_vga:controlador\|sincronizador:sincronizador\|comparador_mayor:comparador_hfront_porch " "Elaborating entity \"comparador_mayor\" for hierarchy \"controlador_vga:controlador\|sincronizador:sincronizador\|comparador_mayor:comparador_hfront_porch\"" {  } { { "sincronizador.sv" "comparador_hfront_porch" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/sincronizador.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461868522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generadorMatriz controlador_vga:controlador\|generadorMatriz:generadorCuadricula " "Elaborating entity \"generadorMatriz\" for hierarchy \"controlador_vga:controlador\|generadorMatriz:generadorCuadricula\"" {  } { { "controlador_vga.sv" "generadorCuadricula" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/controlador_vga.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461868524 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "radio generadorMatriz.sv(25) " "Verilog HDL or VHDL warning at generadorMatriz.sv(25): object \"radio\" assigned a value but never read" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651461868524 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(56) " "Verilog HDL assignment warning at generadorMatriz.sv(56): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868525 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(57) " "Verilog HDL assignment warning at generadorMatriz.sv(57): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868525 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(58) " "Verilog HDL assignment warning at generadorMatriz.sv(58): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868525 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(59) " "Verilog HDL assignment warning at generadorMatriz.sv(59): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868525 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(60) " "Verilog HDL assignment warning at generadorMatriz.sv(60): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868525 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 generadorMatriz.sv(65) " "Verilog HDL assignment warning at generadorMatriz.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "generadorMatriz.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/generadorMatriz.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651461868525 "|main|controlador_vga:controlador|generadorMatriz:generadorCuadricula"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651461869472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[2\]\[0\] " "Latch juego:game\|OpenCardsTurn\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869482 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[2\]\[0\] " "Latch juego:game\|OpenCards_next\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869482 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|PairsCounter\[3\] " "Latch juego:game\|PairsCounter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|PairsCounter\[3\] " "Ports D and ENA on the latch are fed by the same signal juego:game\|PairsCounter\[3\]" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869482 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[1\]\[1\] " "Latch juego:game\|OpenCardsTurn\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869482 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[1\]\[1\] " "Latch juego:game\|OpenCards_next\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869482 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[1\]\[0\] " "Latch juego:game\|OpenCardsTurn\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[1\]\[0\] " "Latch juego:game\|OpenCards_next\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[0\]\[1\] " "Latch juego:game\|OpenCardsTurn\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[0\]\[1\] " "Latch juego:game\|OpenCards_next\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[0\]\[0\] " "Latch juego:game\|OpenCardsTurn\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[0\]\[0\] " "Latch juego:game\|OpenCards_next\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[3\]\[0\] " "Latch juego:game\|OpenCardsTurn\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[3\]\[0\] " "Latch juego:game\|OpenCards_next\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[3\]\[1\] " "Latch juego:game\|OpenCardsTurn\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[3\]\[1\] " "Latch juego:game\|OpenCards_next\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[3\]\[3\] " "Latch juego:game\|OpenCardsTurn\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[3\]\[3\] " "Latch juego:game\|OpenCards_next\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[2\]\[3\] " "Latch juego:game\|OpenCardsTurn\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[2\]\[3\] " "Latch juego:game\|OpenCards_next\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[3\]\[2\] " "Latch juego:game\|OpenCardsTurn\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[3\]\[2\] " "Latch juego:game\|OpenCards_next\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869483 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[2\]\[2\] " "Latch juego:game\|OpenCardsTurn\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[2\]\[2\] " "Latch juego:game\|OpenCards_next\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[2\]\[1\] " "Latch juego:game\|OpenCardsTurn\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[2\]\[1\] " "Latch juego:game\|OpenCards_next\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[0\]\[3\] " "Latch juego:game\|OpenCardsTurn\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[0\]\[3\] " "Latch juego:game\|OpenCards_next\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[0\]\[2\] " "Latch juego:game\|OpenCardsTurn\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[0\]\[2\] " "Latch juego:game\|OpenCards_next\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[1\]\[3\] " "Latch juego:game\|OpenCardsTurn\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[1\]\[3\] " "Latch juego:game\|OpenCards_next\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCardsTurn\[1\]\[2\] " "Latch juego:game\|OpenCardsTurn\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|OpenCards_next\[1\]\[2\] " "Latch juego:game\|OpenCards_next\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect1\[3\] " "Latch juego:game\|lastselect1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect1\[2\] " "Latch juego:game\|lastselect1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect2\[3\] " "Latch juego:game\|lastselect2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect2\[2\] " "Latch juego:game\|lastselect2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect1\[0\] " "Latch juego:game\|lastselect1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect1\[1\] " "Latch juego:game\|lastselect1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect2\[0\] " "Latch juego:game\|lastselect2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869484 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "juego:game\|lastselect2\[1\] " "Latch juego:game\|lastselect2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA juego:game\|timeOut " "Ports D and ENA on the latch are fed by the same signal juego:game\|timeOut" {  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651461869485 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651461869485 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651461870057 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651461871121 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/output_files/Lab4Taller.map.smsg " "Generated suppressed messages file C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/output_files/Lab4Taller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461871163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651461871259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651461871259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "808 " "Implemented 808 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651461871322 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651461871322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "773 " "Implemented 773 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651461871322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651461871322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651461871344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 21:24:31 2022 " "Processing ended: Sun May 01 21:24:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651461871344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651461871344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651461871344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651461871344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651461872398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651461872399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 21:24:32 2022 " "Processing started: Sun May 01 21:24:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651461872399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651461872399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4Taller -c Lab4Taller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4Taller -c Lab4Taller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651461872399 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651461872470 ""}
{ "Info" "0" "" "Project  = Lab4Taller" {  } {  } 0 0 "Project  = Lab4Taller" 0 0 "Fitter" 0 0 1651461872471 ""}
{ "Info" "0" "" "Revision = Lab4Taller" {  } {  } 0 0 "Revision = Lab4Taller" 0 0 "Fitter" 0 0 1651461872471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651461872631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651461872632 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab4Taller 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Lab4Taller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651461872646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651461872684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651461872684 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651461873067 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651461873087 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651461873164 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1651461882506 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_50~inputCLKENA0 77 global CLKCTRL_G6 " "clock_50~inputCLKENA0 with 77 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651461882590 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1651461882590 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651461882590 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651461882596 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651461882597 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651461882597 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651461882597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651461882597 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651461882599 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "41 " "The Timing Analyzer is analyzing 41 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651461883131 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4Taller.sdc " "Synopsys Design Constraints File file not found: 'Lab4Taller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651461883132 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651461883132 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "game\|PairsCounter\[0\]~2\|combout " "Node \"game\|PairsCounter\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651461883136 ""} { "Warning" "WSTA_SCC_NODE" "game\|PairsCounter\[0\]~2\|datae " "Node \"game\|PairsCounter\[0\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651461883136 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1651461883136 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "juego:game\|PairsCounter\[3\] juego:game\|PairsCounter\[3\] " "Clock target juego:game\|PairsCounter\[3\] of clock juego:game\|PairsCounter\[3\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1651461883137 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651461883139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651461883140 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651461883140 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651461883181 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651461883181 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651461883181 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651461883227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651461887988 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1651461888212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651461891047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651461893075 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651461895140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651461895140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651461896148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X22_Y58 X32_Y69 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y58 to location X32_Y69" {  } { { "loc" "" { Generic "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y58 to location X32_Y69"} { { 12 { 0 ""} 22 58 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651461901295 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651461901295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651461912232 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651461912232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651461912235 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.28 " "Total time spent on timing analysis during the Fitter is 1.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651461914369 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651461914404 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651461915077 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651461915078 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651461915707 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651461918403 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/output_files/Lab4Taller.fit.smsg " "Generated suppressed messages file C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/output_files/Lab4Taller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651461918692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6572 " "Peak virtual memory: 6572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651461919271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 21:25:19 2022 " "Processing ended: Sun May 01 21:25:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651461919271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651461919271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651461919271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651461919271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651461920226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651461920226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 21:25:20 2022 " "Processing started: Sun May 01 21:25:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651461920226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651461920226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4Taller -c Lab4Taller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4Taller -c Lab4Taller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651461920226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651461920888 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651461925655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651461926029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 21:25:26 2022 " "Processing ended: Sun May 01 21:25:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651461926029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651461926029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651461926029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651461926029 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651461926633 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651461927057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651461927058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 21:25:26 2022 " "Processing started: Sun May 01 21:25:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651461927058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651461927058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab4Taller -c Lab4Taller " "Command: quartus_sta Lab4Taller -c Lab4Taller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651461927058 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651461927131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651461927657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651461927657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651461927693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651461927693 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "41 " "The Timing Analyzer is analyzing 41 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651461928143 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4Taller.sdc " "Synopsys Design Constraints File file not found: 'Lab4Taller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651461928205 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651461928205 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50 clock_50 " "create_clock -period 1.000 -name clock_50 clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651461928209 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name juego:game\|PairsCounter\[3\] juego:game\|PairsCounter\[3\] " "create_clock -period 1.000 -name juego:game\|PairsCounter\[3\] juego:game\|PairsCounter\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651461928209 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " "create_clock -period 1.000 -name controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651461928209 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " "create_clock -period 1.000 -name clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651461928209 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651461928209 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "game\|PairsCounter\[0\]~2\|combout " "Node \"game\|PairsCounter\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651461928210 ""} { "Warning" "WSTA_SCC_NODE" "game\|PairsCounter\[0\]~2\|datab " "Node \"game\|PairsCounter\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651461928210 ""}  } { { "juego.sv" "" { Text "C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/juego.sv" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651461928210 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "juego:game\|PairsCounter\[3\] juego:game\|PairsCounter\[3\] " "Clock target juego:game\|PairsCounter\[3\] of clock juego:game\|PairsCounter\[3\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1651461928212 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651461928214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651461928216 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651461928217 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651461928226 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651461928269 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651461928269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.644 " "Worst-case setup slack is -30.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.644            -621.554 clock_50  " "  -30.644            -621.554 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.321            -237.370 juego:game\|PairsCounter\[3\]  " "   -8.321            -237.370 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.028             -29.954 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -3.028             -29.954 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.123             -31.681 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -2.123             -31.681 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651461928271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.802 " "Worst-case hold slack is -1.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.802             -19.767 clock_50  " "   -1.802             -19.767 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.096               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 juego:game\|PairsCounter\[3\]  " "    0.343               0.000 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.773               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651461928278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651461928280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651461928282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.828 " "Worst-case minimum pulse width slack is -0.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828             -41.842 clock_50  " "   -0.828             -41.842 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.832 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.394              -8.832 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.331 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -0.394              -5.331 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.085 juego:game\|PairsCounter\[3\]  " "   -0.040              -0.085 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461928284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651461928284 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651461928301 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651461928331 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651461929434 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "juego:game\|PairsCounter\[3\] juego:game\|PairsCounter\[3\] " "Clock target juego:game\|PairsCounter\[3\] of clock juego:game\|PairsCounter\[3\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1651461929569 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651461929571 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651461929585 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651461929585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.155 " "Worst-case setup slack is -30.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.155            -601.584 clock_50  " "  -30.155            -601.584 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.385            -239.049 juego:game\|PairsCounter\[3\]  " "   -8.385            -239.049 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.895             -28.375 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -2.895             -28.375 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.113             -31.550 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -2.113             -31.550 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651461929587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.914 " "Worst-case hold slack is -1.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.914             -21.462 clock_50  " "   -1.914             -21.462 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.210               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 juego:game\|PairsCounter\[3\]  " "    0.335               0.000 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.736               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651461929594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651461929596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651461929599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.817 " "Worst-case minimum pulse width slack is -0.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.817             -45.421 clock_50  " "   -0.817             -45.421 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.088 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.394              -8.088 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.204 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -0.394              -5.204 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.012 juego:game\|PairsCounter\[3\]  " "   -0.007              -0.012 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461929601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651461929601 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651461929616 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651461929759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651461930759 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "juego:game\|PairsCounter\[3\] juego:game\|PairsCounter\[3\] " "Clock target juego:game\|PairsCounter\[3\] of clock juego:game\|PairsCounter\[3\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1651461930892 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651461930894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651461930899 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651461930899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.215 " "Worst-case setup slack is -17.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.215            -373.588 clock_50  " "  -17.215            -373.588 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.591            -119.665 juego:game\|PairsCounter\[3\]  " "   -4.591            -119.665 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.612             -16.080 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -1.612             -16.080 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864             -12.940 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.864             -12.940 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651461930901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.928 " "Worst-case hold slack is -0.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.928             -10.372 clock_50  " "   -0.928             -10.372 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -0.400 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -0.095              -0.400 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 juego:game\|PairsCounter\[3\]  " "    0.137               0.000 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.373               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651461930908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651461930910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651461930912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.723 " "Worst-case minimum pulse width slack is -0.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723              -7.640 clock_50  " "   -0.723              -7.640 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031              -0.447 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.031              -0.447 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 juego:game\|PairsCounter\[3\]  " "    0.007               0.000 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.103               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461930914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651461930914 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651461930929 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "juego:game\|PairsCounter\[3\] juego:game\|PairsCounter\[3\] " "Clock target juego:game\|PairsCounter\[3\] of clock juego:game\|PairsCounter\[3\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1651461931087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651461931089 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651461931094 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651461931094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.562 " "Worst-case setup slack is -15.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.562            -326.342 clock_50  " "  -15.562            -326.342 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.214            -111.564 juego:game\|PairsCounter\[3\]  " "   -4.214            -111.564 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.371             -13.682 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -1.371             -13.682 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.769             -11.511 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "   -0.769             -11.511 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651461931096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.012 " "Worst-case hold slack is -1.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.012             -11.777 clock_50  " "   -1.012             -11.777 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -0.218 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "   -0.062              -0.218 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 juego:game\|PairsCounter\[3\]  " "    0.151               0.000 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.321               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651461931102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651461931105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651461931107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.693 " "Worst-case minimum pulse width slack is -0.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.693              -7.642 clock_50  " "   -0.693              -7.642 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\]  " "    0.026               0.000 controlador_vga:controlador\|contador_horizontal:contador_horizontal\|contador_parametrizable:contador\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 juego:game\|PairsCounter\[3\]  " "    0.120               0.000 juego:game\|PairsCounter\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\]  " "    0.121               0.000 clock25mh:clock\|contador_parametrizable:divisor_clock\|contador\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651461931110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651461931110 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651461932458 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651461932461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5155 " "Peak virtual memory: 5155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651461932515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 21:25:32 2022 " "Processing ended: Sun May 01 21:25:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651461932515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651461932515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651461932515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651461932515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651461933493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651461933493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 21:25:33 2022 " "Processing started: Sun May 01 21:25:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651461933493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651461933493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab4Taller -c Lab4Taller " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab4Taller -c Lab4Taller" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651461933493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651461934217 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4Taller.svo C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/simulation/modelsim/ simulation " "Generated file Lab4Taller.svo in folder \"C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651461934375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651461934444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 21:25:34 2022 " "Processing ended: Sun May 01 21:25:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651461934444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651461934444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651461934444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651461934444 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 184 s " "Quartus Prime Full Compilation was successful. 0 errors, 184 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651461935090 ""}
