{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675981377657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675981377657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 19:22:57 2023 " "Processing started: Thu Feb 09 19:22:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675981377657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675981377657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Contador_via_C -c Contador_via_C " "Command: quartus_map --read_settings_files=on --write_settings_files=off Contador_via_C -c Contador_via_C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675981377657 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675981378284 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "my_processor.qsys " "Elaborating Qsys system entity \"my_processor.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675981378535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:22:59 Progress: Loading Contador_via_C/my_processor.qsys " "2023.02.09.20:22:59 Progress: Loading Contador_via_C/my_processor.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981379539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:22:59 Progress: Reading input file " "2023.02.09.20:22:59 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981379743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:22:59 Progress: Adding clk \[clock_source 13.0\] " "2023.02.09.20:22:59 Progress: Adding clk \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981379790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:22:59 Progress: Parameterizing module clk " "2023.02.09.20:22:59 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981379963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:22:59 Progress: Adding nios2_qsys \[altera_nios2_qsys 13.0\] " "2023.02.09.20:22:59 Progress: Adding nios2_qsys \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981379963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Parameterizing module nios2_qsys " "2023.02.09.20:23:00 Progress: Parameterizing module nios2_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2023.02.09.20:23:00 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Parameterizing module onchip_memory2 " "2023.02.09.20:23:00 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2023.02.09.20:23:00 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Parameterizing module jtag_uart " "2023.02.09.20:23:00 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Adding timer \[altera_avalon_timer 13.0.1.99.2\] " "2023.02.09.20:23:00 Progress: Adding timer \[altera_avalon_timer 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Parameterizing module timer " "2023.02.09.20:23:00 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Adding dado \[altera_avalon_pio 13.0.1.99.2\] " "2023.02.09.20:23:00 Progress: Adding dado \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Parameterizing module dado " "2023.02.09.20:23:00 Progress: Parameterizing module dado" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Adding modo \[altera_avalon_pio 13.0.1.99.2\] " "2023.02.09.20:23:00 Progress: Adding modo \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Parameterizing module modo " "2023.02.09.20:23:00 Progress: Parameterizing module modo" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Adding local \[altera_avalon_pio 13.0.1.99.2\] " "2023.02.09.20:23:00 Progress: Adding local \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Parameterizing module local " "2023.02.09.20:23:00 Progress: Parameterizing module local" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Adding key \[altera_avalon_pio 13.0.1.99.2\] " "2023.02.09.20:23:00 Progress: Adding key \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Parameterizing module key " "2023.02.09.20:23:00 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Adding led_yellow \[altera_avalon_pio 13.0.1.99.2\] " "2023.02.09.20:23:00 Progress: Adding led_yellow \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Parameterizing module led_yellow " "2023.02.09.20:23:00 Progress: Parameterizing module led_yellow" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Adding enable \[altera_avalon_pio 13.0.1.99.2\] " "2023.02.09.20:23:00 Progress: Adding enable \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Parameterizing module enable " "2023.02.09.20:23:00 Progress: Parameterizing module enable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:00 Progress: Building connections " "2023.02.09.20:23:00 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981380935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:01 Progress: Parameterizing connections " "2023.02.09.20:23:01 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981381264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:01 Progress: Validating " "2023.02.09.20:23:01 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981381264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.20:23:01 Progress: Done reading input file " "2023.02.09.20:23:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981381923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_processor.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "My_processor.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981382218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_processor: Generating my_processor \"my_processor\" for QUARTUS_SYNTH " "My_processor: Generating my_processor \"my_processor\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981383351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 11 modules, 42 connections " "Pipeline_bridge_swap_transform: After transform: 11 modules, 42 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981383595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981383604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 23 modules, 78 connections " "Merlin_translator_transform: After transform: 23 modules, 78 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981384077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 46 modules, 192 connections " "Merlin_domain_transform: After transform: 46 modules, 192 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981384765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 58 modules, 228 connections " "Merlin_router_transform: After transform: 58 modules, 228 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981384996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 59 modules, 230 connections " "Reset_adaptation_transform: After transform: 59 modules, 230 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981385077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 82 modules, 294 connections " "Merlin_network_to_switch_transform: After transform: 82 modules, 294 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981385309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 82 modules, 294 connections " "Merlin_mm_transform: After transform: 82 modules, 294 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981385385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 83 modules, 297 connections " "Merlin_interrupt_mapper_transform: After transform: 83 modules, 297 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981385416 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386079 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386095 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "My_processor: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Starting RTL generation for module 'my_processor_nios2_qsys' " "Nios2_qsys: Starting RTL generation for module 'my_processor_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys:   Generation command is \[exec F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -- F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=my_processor_nios2_qsys --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0001_nios2_qsys_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0001_nios2_qsys_gen//my_processor_nios2_qsys_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys:   Generation command is \[exec F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -- F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=my_processor_nios2_qsys --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0001_nios2_qsys_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0001_nios2_qsys_gen//my_processor_nios2_qsys_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981386660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 19:23:07 (*) Starting Nios II generation " "Nios2_qsys: # 2023.02.09 19:23:07 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 19:23:07 (*)   Checking for plaintext license. " "Nios2_qsys: # 2023.02.09 19:23:07 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 19:23:07 (*)   Couldn't query license setup in Quartus directory F:/altera/quartus " "Nios2_qsys: # 2023.02.09 19:23:07 (*)   Couldn't query license setup in Quartus directory F:/altera/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 19:23:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys: # 2023.02.09 19:23:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 19:23:07 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys: # 2023.02.09 19:23:07 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 19:23:07 (*)   Plaintext license not found. " "Nios2_qsys: # 2023.02.09 19:23:07 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 19:23:07 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys: # 2023.02.09 19:23:07 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 19:23:07 (*)   Elaborating CPU configuration settings " "Nios2_qsys: # 2023.02.09 19:23:07 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 19:23:07 (*)   Creating all objects for CPU " "Nios2_qsys: # 2023.02.09 19:23:07 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 19:23:09 (*)   Generating RTL from CPU objects " "Nios2_qsys: # 2023.02.09 19:23:09 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 19:23:09 (*)   Creating plain-text RTL " "Nios2_qsys: # 2023.02.09 19:23:09 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 19:23:12 (*) Done Nios II generation " "Nios2_qsys: # 2023.02.09 19:23:12 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Done RTL generation for module 'my_processor_nios2_qsys' " "Nios2_qsys: Done RTL generation for module 'my_processor_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: \"my_processor\" instantiated altera_nios2_qsys \"nios2_qsys\" " "Nios2_qsys: \"my_processor\" instantiated altera_nios2_qsys \"nios2_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'my_processor_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'my_processor_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=my_processor_onchip_memory2 --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0002_onchip_memory2_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0002_onchip_memory2_gen//my_processor_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=my_processor_onchip_memory2 --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0002_onchip_memory2_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0002_onchip_memory2_gen//my_processor_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'my_processor_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'my_processor_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"my_processor\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"my_processor\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'my_processor_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'my_processor_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=my_processor_jtag_uart --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0003_jtag_uart_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0003_jtag_uart_gen//my_processor_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=my_processor_jtag_uart --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0003_jtag_uart_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0003_jtag_uart_gen//my_processor_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981392699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'my_processor_jtag_uart' " "Jtag_uart: Done RTL generation for module 'my_processor_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981393154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"my_processor\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"my_processor\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981393169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'my_processor_timer' " "Timer: Starting RTL generation for module 'my_processor_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981393169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=my_processor_timer --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0004_timer_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0004_timer_gen//my_processor_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=my_processor_timer --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0004_timer_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0004_timer_gen//my_processor_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981393169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'my_processor_timer' " "Timer: Done RTL generation for module 'my_processor_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981393539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"my_processor\" instantiated altera_avalon_timer \"timer\" " "Timer: \"my_processor\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981393546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dado: Starting RTL generation for module 'my_processor_dado' " "Dado: Starting RTL generation for module 'my_processor_dado'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981393577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dado:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=my_processor_dado --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0005_dado_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0005_dado_gen//my_processor_dado_component_configuration.pl  --do_build_sim=0  \] " "Dado:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=my_processor_dado --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0005_dado_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0005_dado_gen//my_processor_dado_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981393577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dado: Done RTL generation for module 'my_processor_dado' " "Dado: Done RTL generation for module 'my_processor_dado'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981393906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dado: \"my_processor\" instantiated altera_avalon_pio \"dado\" " "Dado: \"my_processor\" instantiated altera_avalon_pio \"dado\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981393906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Modo: Starting RTL generation for module 'my_processor_modo' " "Modo: Starting RTL generation for module 'my_processor_modo'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981393953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Modo:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=my_processor_modo --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0006_modo_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0006_modo_gen//my_processor_modo_component_configuration.pl  --do_build_sim=0  \] " "Modo:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=my_processor_modo --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0006_modo_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0006_modo_gen//my_processor_modo_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981393953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Modo: Done RTL generation for module 'my_processor_modo' " "Modo: Done RTL generation for module 'my_processor_modo'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Modo: \"my_processor\" instantiated altera_avalon_pio \"modo\" " "Modo: \"my_processor\" instantiated altera_avalon_pio \"modo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'my_processor_key' " "Key: Starting RTL generation for module 'my_processor_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=my_processor_key --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0007_key_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0007_key_gen//my_processor_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=my_processor_key --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0007_key_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0007_key_gen//my_processor_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'my_processor_key' " "Key: Done RTL generation for module 'my_processor_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"my_processor\" instantiated altera_avalon_pio \"key\" " "Key: \"my_processor\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Enable: Starting RTL generation for module 'my_processor_enable' " "Enable: Starting RTL generation for module 'my_processor_enable'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Enable:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=my_processor_enable --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0008_enable_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0008_enable_gen//my_processor_enable_component_configuration.pl  --do_build_sim=0  \] " "Enable:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=my_processor_enable --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0008_enable_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3485405504468616415.dir/0008_enable_gen//my_processor_enable_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Enable: Done RTL generation for module 'my_processor_enable' " "Enable: Done RTL generation for module 'my_processor_enable'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Enable: \"my_processor\" instantiated altera_avalon_pio \"enable\" " "Enable: \"my_processor\" instantiated altera_avalon_pio \"enable\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_instruction_master_translator: \"my_processor\" instantiated altera_merlin_master_translator \"nios2_qsys_instruction_master_translator\" " "Nios2_qsys_instruction_master_translator: \"my_processor\" instantiated altera_merlin_master_translator \"nios2_qsys_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator: \"my_processor\" instantiated altera_merlin_slave_translator \"nios2_qsys_jtag_debug_module_translator\" " "Nios2_qsys_jtag_debug_module_translator: \"my_processor\" instantiated altera_merlin_slave_translator \"nios2_qsys_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: \"my_processor\" instantiated altera_merlin_master_agent \"nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: \"my_processor\" instantiated altera_merlin_master_agent \"nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"my_processor\" instantiated altera_merlin_slave_agent \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"my_processor\" instantiated altera_merlin_slave_agent \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"my_processor\" instantiated altera_avalon_sc_fifo \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"my_processor\" instantiated altera_avalon_sc_fifo \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"my_processor\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"my_processor\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"my_processor\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"my_processor\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"my_processor\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"my_processor\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981394973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"my_processor\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"my_processor\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981395005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"my_processor\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"my_processor\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981395042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"my_processor\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"my_processor\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981395052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"my_processor\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"my_processor\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981395083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/altera_merlin_arbitrator.sv " "Reusing file F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981395099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"my_processor\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"my_processor\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981395114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_processor: Done my_processor\" with 22 modules, 116 files, 2194161 bytes " "My_processor: Done my_processor\" with 22 modules, 116 files, 2194161 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675981395114 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "my_processor.qsys " "Finished elaborating Qsys system entity \"my_processor.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675981396276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_timer " "Found entity 1: my_processor_timer" {  } { { "my_processor/synthesis/submodules/my_processor_timer.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_rsp_xbar_mux " "Found entity 1: my_processor_rsp_xbar_mux" {  } { { "my_processor/synthesis/submodules/my_processor_rsp_xbar_mux.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_rsp_xbar_demux " "Found entity 1: my_processor_rsp_xbar_demux" {  } { { "my_processor/synthesis/submodules/my_processor_rsp_xbar_demux.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_onchip_memory2 " "Found entity 1: my_processor_onchip_memory2" {  } { { "my_processor/synthesis/submodules/my_processor_onchip_memory2.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_nios2_qsys_test_bench " "Found entity 1: my_processor_nios2_qsys_test_bench" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys_test_bench.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_nios2_qsys_oci_test_bench " "Found entity 1: my_processor_nios2_qsys_oci_test_bench" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys_oci_test_bench.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: my_processor_nios2_qsys_jtag_debug_module_wrapper" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_nios2_qsys_jtag_debug_module_tck " "Found entity 1: my_processor_nios2_qsys_jtag_debug_module_tck" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_tck.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: my_processor_nios2_qsys_jtag_debug_module_sysclk" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_nios2_qsys.v 21 21 " "Found 21 design units, including 21 entities, in source file my_processor/synthesis/submodules/my_processor_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_nios2_qsys_register_bank_a_module " "Found entity 1: my_processor_nios2_qsys_register_bank_a_module" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_processor_nios2_qsys_register_bank_b_module " "Found entity 2: my_processor_nios2_qsys_register_bank_b_module" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_processor_nios2_qsys_nios2_oci_debug " "Found entity 3: my_processor_nios2_qsys_nios2_oci_debug" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_processor_nios2_qsys_ociram_sp_ram_module " "Found entity 4: my_processor_nios2_qsys_ociram_sp_ram_module" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_processor_nios2_qsys_nios2_ocimem " "Found entity 5: my_processor_nios2_qsys_nios2_ocimem" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "6 my_processor_nios2_qsys_nios2_avalon_reg " "Found entity 6: my_processor_nios2_qsys_nios2_avalon_reg" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "7 my_processor_nios2_qsys_nios2_oci_break " "Found entity 7: my_processor_nios2_qsys_nios2_oci_break" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "8 my_processor_nios2_qsys_nios2_oci_xbrk " "Found entity 8: my_processor_nios2_qsys_nios2_oci_xbrk" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "9 my_processor_nios2_qsys_nios2_oci_dbrk " "Found entity 9: my_processor_nios2_qsys_nios2_oci_dbrk" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "10 my_processor_nios2_qsys_nios2_oci_itrace " "Found entity 10: my_processor_nios2_qsys_nios2_oci_itrace" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "11 my_processor_nios2_qsys_nios2_oci_td_mode " "Found entity 11: my_processor_nios2_qsys_nios2_oci_td_mode" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "12 my_processor_nios2_qsys_nios2_oci_dtrace " "Found entity 12: my_processor_nios2_qsys_nios2_oci_dtrace" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "13 my_processor_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 13: my_processor_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "14 my_processor_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 14: my_processor_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "15 my_processor_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 15: my_processor_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "16 my_processor_nios2_qsys_nios2_oci_fifo " "Found entity 16: my_processor_nios2_qsys_nios2_oci_fifo" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "17 my_processor_nios2_qsys_nios2_oci_pib " "Found entity 17: my_processor_nios2_qsys_nios2_oci_pib" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "18 my_processor_nios2_qsys_nios2_oci_im " "Found entity 18: my_processor_nios2_qsys_nios2_oci_im" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "19 my_processor_nios2_qsys_nios2_performance_monitors " "Found entity 19: my_processor_nios2_qsys_nios2_performance_monitors" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "20 my_processor_nios2_qsys_nios2_oci " "Found entity 20: my_processor_nios2_qsys_nios2_oci" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""} { "Info" "ISGN_ENTITY_NAME" "21 my_processor_nios2_qsys " "Found entity 21: my_processor_nios2_qsys" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_modo.v 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_modo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_modo " "Found entity 1: my_processor_modo" {  } { { "my_processor/synthesis/submodules/my_processor_modo.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_modo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_key.v 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_key " "Found entity 1: my_processor_key" {  } { { "my_processor/synthesis/submodules/my_processor_key.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file my_processor/synthesis/submodules/my_processor_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_jtag_uart_sim_scfifo_w " "Found entity 1: my_processor_jtag_uart_sim_scfifo_w" {  } { { "my_processor/synthesis/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396652 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_processor_jtag_uart_scfifo_w " "Found entity 2: my_processor_jtag_uart_scfifo_w" {  } { { "my_processor/synthesis/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396652 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_processor_jtag_uart_sim_scfifo_r " "Found entity 3: my_processor_jtag_uart_sim_scfifo_r" {  } { { "my_processor/synthesis/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396652 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_processor_jtag_uart_scfifo_r " "Found entity 4: my_processor_jtag_uart_scfifo_r" {  } { { "my_processor/synthesis/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396652 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_processor_jtag_uart " "Found entity 5: my_processor_jtag_uart" {  } { { "my_processor/synthesis/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_irq_mapper " "Found entity 1: my_processor_irq_mapper" {  } { { "my_processor/synthesis/submodules/my_processor_irq_mapper.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_processor_id_router.sv(48) " "Verilog HDL Declaration information at my_processor_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "my_processor/synthesis/submodules/my_processor_id_router.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675981396778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_processor_id_router.sv(49) " "Verilog HDL Declaration information at my_processor_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "my_processor/synthesis/submodules/my_processor_id_router.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675981396778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_processor/synthesis/submodules/my_processor_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_id_router_default_decode " "Found entity 1: my_processor_id_router_default_decode" {  } { { "my_processor/synthesis/submodules/my_processor_id_router.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396778 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_processor_id_router " "Found entity 2: my_processor_id_router" {  } { { "my_processor/synthesis/submodules/my_processor_id_router.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_enable " "Found entity 1: my_processor_enable" {  } { { "my_processor/synthesis/submodules/my_processor_enable.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_enable.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_dado.v 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_dado.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_dado " "Found entity 1: my_processor_dado" {  } { { "my_processor/synthesis/submodules/my_processor_dado.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_dado.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_cmd_xbar_mux " "Found entity 1: my_processor_cmd_xbar_mux" {  } { { "my_processor/synthesis/submodules/my_processor_cmd_xbar_mux.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/my_processor_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_cmd_xbar_demux " "Found entity 1: my_processor_cmd_xbar_demux" {  } { { "my_processor/synthesis/submodules/my_processor_cmd_xbar_demux.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_processor_addr_router.sv(48) " "Verilog HDL Declaration information at my_processor_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "my_processor/synthesis/submodules/my_processor_addr_router.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675981396847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_processor_addr_router.sv(49) " "Verilog HDL Declaration information at my_processor_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "my_processor/synthesis/submodules/my_processor_addr_router.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675981396847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/my_processor_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_processor/synthesis/submodules/my_processor_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_addr_router_default_decode " "Found entity 1: my_processor_addr_router_default_decode" {  } { { "my_processor/synthesis/submodules/my_processor_addr_router.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396847 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_processor_addr_router " "Found entity 2: my_processor_addr_router" {  } { { "my_processor/synthesis/submodules/my_processor_addr_router.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "my_processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "my_processor/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "my_processor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "my_processor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "my_processor/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "my_processor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "my_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_processor/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "my_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396934 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "my_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file my_processor/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "my_processor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981396947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981396947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/my_processor_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_processor/synthesis/my_processor_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_processor_timer_s1_translator-rtl " "Found design unit 1: my_processor_timer_s1_translator-rtl" {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398049 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_processor_timer_s1_translator " "Found entity 1: my_processor_timer_s1_translator" {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_processor_onchip_memory2_s1_translator-rtl " "Found design unit 1: my_processor_onchip_memory2_s1_translator-rtl" {  } { { "my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398064 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_processor_onchip_memory2_s1_translator " "Found entity 1: my_processor_onchip_memory2_s1_translator" {  } { { "my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_processor_nios2_qsys_jtag_debug_module_translator-rtl " "Found design unit 1: my_processor_nios2_qsys_jtag_debug_module_translator-rtl" {  } { { "my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398080 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_processor_nios2_qsys_jtag_debug_module_translator " "Found entity 1: my_processor_nios2_qsys_jtag_debug_module_translator" {  } { { "my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_processor_nios2_qsys_instruction_master_translator-rtl " "Found design unit 1: my_processor_nios2_qsys_instruction_master_translator-rtl" {  } { { "my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398080 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_processor_nios2_qsys_instruction_master_translator " "Found entity 1: my_processor_nios2_qsys_instruction_master_translator" {  } { { "my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_processor_nios2_qsys_data_master_translator-rtl " "Found design unit 1: my_processor_nios2_qsys_data_master_translator-rtl" {  } { { "my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398095 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_processor_nios2_qsys_data_master_translator " "Found entity 1: my_processor_nios2_qsys_data_master_translator" {  } { { "my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/my_processor_key_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_processor/synthesis/my_processor_key_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_processor_key_s1_translator-rtl " "Found design unit 1: my_processor_key_s1_translator-rtl" {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398111 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_processor_key_s1_translator " "Found entity 1: my_processor_key_s1_translator" {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_processor_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: my_processor_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398111 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_processor_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: my_processor_jtag_uart_avalon_jtag_slave_translator" {  } { { "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/my_processor_dado_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_processor/synthesis/my_processor_dado_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_processor_dado_s1_translator-rtl " "Found design unit 1: my_processor_dado_s1_translator-rtl" {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398127 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_processor_dado_s1_translator " "Found entity 1: my_processor_dado_s1_translator" {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_processor/synthesis/my_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_processor/synthesis/my_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_processor-rtl " "Found design unit 1: my_processor-rtl" {  } { { "my_processor/synthesis/my_processor.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398149 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_processor " "Found entity 1: my_processor" {  } { { "my_processor/synthesis/my_processor.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_display_paralelo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_display_paralelo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador_display_paralelo-hardware " "Found design unit 1: Controlador_display_paralelo-hardware" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398190 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador_display_paralelo " "Found entity 1: Controlador_display_paralelo" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conv7_seg-hardware " "Found design unit 1: Conv7_seg-hardware" {  } { { "Conv7_seg.vhd" "" { Text "F:/Estudos/Contador_via_C/Conv7_seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398205 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conv7_seg " "Found entity 1: Conv7_seg" {  } { { "Conv7_seg.vhd" "" { Text "F:/Estudos/Contador_via_C/Conv7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_via_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_via_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_via_C-hardware " "Found design unit 1: Contador_via_C-hardware" {  } { { "Contador_via_C.vhd" "" { Text "F:/Estudos/Contador_via_C/Contador_via_C.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398205 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_via_C " "Found entity 1: Contador_via_C" {  } { { "Contador_via_C.vhd" "" { Text "F:/Estudos/Contador_via_C/Contador_via_C.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/my_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/my_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor " "Found entity 1: my_processor" {  } { { "db/ip/my_processor/my_processor.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/my_processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/my_processor/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/my_processor/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/my_processor/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398284 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/my_processor/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/my_processor/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/my_processor/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/my_processor/submodules/altera_merlin_master_translator.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/my_processor/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/my_processor/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/my_processor/submodules/altera_reset_controller.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/my_processor/submodules/altera_reset_synchronizer.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_processor_addr_router.sv(48) " "Verilog HDL Declaration information at my_processor_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/my_processor/submodules/my_processor_addr_router.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675981398378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_processor_addr_router.sv(49) " "Verilog HDL Declaration information at my_processor_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/my_processor/submodules/my_processor_addr_router.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675981398378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/my_processor/submodules/my_processor_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_addr_router_default_decode " "Found entity 1: my_processor_addr_router_default_decode" {  } { { "db/ip/my_processor/submodules/my_processor_addr_router.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398393 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_processor_addr_router " "Found entity 2: my_processor_addr_router" {  } { { "db/ip/my_processor/submodules/my_processor_addr_router.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_cmd_xbar_demux " "Found entity 1: my_processor_cmd_xbar_demux" {  } { { "db/ip/my_processor/submodules/my_processor_cmd_xbar_demux.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_cmd_xbar_mux " "Found entity 1: my_processor_cmd_xbar_mux" {  } { { "db/ip/my_processor/submodules/my_processor_cmd_xbar_mux.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_dado.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_dado.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_dado " "Found entity 1: my_processor_dado" {  } { { "db/ip/my_processor/submodules/my_processor_dado.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_dado.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_enable " "Found entity 1: my_processor_enable" {  } { { "db/ip/my_processor/submodules/my_processor_enable.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_enable.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_processor_id_router.sv(48) " "Verilog HDL Declaration information at my_processor_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/my_processor/submodules/my_processor_id_router.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675981398425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_processor_id_router.sv(49) " "Verilog HDL Declaration information at my_processor_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/my_processor/submodules/my_processor_id_router.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675981398425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/my_processor/submodules/my_processor_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_id_router_default_decode " "Found entity 1: my_processor_id_router_default_decode" {  } { { "db/ip/my_processor/submodules/my_processor_id_router.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398425 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_processor_id_router " "Found entity 2: my_processor_id_router" {  } { { "db/ip/my_processor/submodules/my_processor_id_router.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_irq_mapper " "Found entity 1: my_processor_irq_mapper" {  } { { "db/ip/my_processor/submodules/my_processor_irq_mapper.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/my_processor/submodules/my_processor_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_jtag_uart_sim_scfifo_w " "Found entity 1: my_processor_jtag_uart_sim_scfifo_w" {  } { { "db/ip/my_processor/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398456 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_processor_jtag_uart_scfifo_w " "Found entity 2: my_processor_jtag_uart_scfifo_w" {  } { { "db/ip/my_processor/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398456 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_processor_jtag_uart_sim_scfifo_r " "Found entity 3: my_processor_jtag_uart_sim_scfifo_r" {  } { { "db/ip/my_processor/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398456 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_processor_jtag_uart_scfifo_r " "Found entity 4: my_processor_jtag_uart_scfifo_r" {  } { { "db/ip/my_processor/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398456 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_processor_jtag_uart " "Found entity 5: my_processor_jtag_uart" {  } { { "db/ip/my_processor/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_key " "Found entity 1: my_processor_key" {  } { { "db/ip/my_processor/submodules/my_processor_key.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_modo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_modo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_modo " "Found entity 1: my_processor_modo" {  } { { "db/ip/my_processor/submodules/my_processor_modo.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_modo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_nios2_qsys.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/my_processor/submodules/my_processor_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_nios2_qsys_register_bank_a_module " "Found entity 1: my_processor_nios2_qsys_register_bank_a_module" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_processor_nios2_qsys_register_bank_b_module " "Found entity 2: my_processor_nios2_qsys_register_bank_b_module" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_processor_nios2_qsys_nios2_oci_debug " "Found entity 3: my_processor_nios2_qsys_nios2_oci_debug" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_processor_nios2_qsys_ociram_sp_ram_module " "Found entity 4: my_processor_nios2_qsys_ociram_sp_ram_module" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_processor_nios2_qsys_nios2_ocimem " "Found entity 5: my_processor_nios2_qsys_nios2_ocimem" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "6 my_processor_nios2_qsys_nios2_avalon_reg " "Found entity 6: my_processor_nios2_qsys_nios2_avalon_reg" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "7 my_processor_nios2_qsys_nios2_oci_break " "Found entity 7: my_processor_nios2_qsys_nios2_oci_break" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "8 my_processor_nios2_qsys_nios2_oci_xbrk " "Found entity 8: my_processor_nios2_qsys_nios2_oci_xbrk" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "9 my_processor_nios2_qsys_nios2_oci_dbrk " "Found entity 9: my_processor_nios2_qsys_nios2_oci_dbrk" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "10 my_processor_nios2_qsys_nios2_oci_itrace " "Found entity 10: my_processor_nios2_qsys_nios2_oci_itrace" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "11 my_processor_nios2_qsys_nios2_oci_td_mode " "Found entity 11: my_processor_nios2_qsys_nios2_oci_td_mode" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "12 my_processor_nios2_qsys_nios2_oci_dtrace " "Found entity 12: my_processor_nios2_qsys_nios2_oci_dtrace" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "13 my_processor_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 13: my_processor_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "14 my_processor_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 14: my_processor_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "15 my_processor_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 15: my_processor_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "16 my_processor_nios2_qsys_nios2_oci_fifo " "Found entity 16: my_processor_nios2_qsys_nios2_oci_fifo" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "17 my_processor_nios2_qsys_nios2_oci_pib " "Found entity 17: my_processor_nios2_qsys_nios2_oci_pib" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "18 my_processor_nios2_qsys_nios2_oci_im " "Found entity 18: my_processor_nios2_qsys_nios2_oci_im" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "19 my_processor_nios2_qsys_nios2_performance_monitors " "Found entity 19: my_processor_nios2_qsys_nios2_performance_monitors" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "20 my_processor_nios2_qsys_nios2_oci " "Found entity 20: my_processor_nios2_qsys_nios2_oci" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""} { "Info" "ISGN_ENTITY_NAME" "21 my_processor_nios2_qsys " "Found entity 21: my_processor_nios2_qsys" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: my_processor_nios2_qsys_jtag_debug_module_sysclk" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_nios2_qsys_jtag_debug_module_tck " "Found entity 1: my_processor_nios2_qsys_jtag_debug_module_tck" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys_jtag_debug_module_tck.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: my_processor_nios2_qsys_jtag_debug_module_wrapper" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_nios2_qsys_oci_test_bench " "Found entity 1: my_processor_nios2_qsys_oci_test_bench" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys_oci_test_bench.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_nios2_qsys_test_bench " "Found entity 1: my_processor_nios2_qsys_test_bench" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys_test_bench.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_onchip_memory2 " "Found entity 1: my_processor_onchip_memory2" {  } { { "db/ip/my_processor/submodules/my_processor_onchip_memory2.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_rsp_xbar_demux " "Found entity 1: my_processor_rsp_xbar_demux" {  } { { "db/ip/my_processor/submodules/my_processor_rsp_xbar_demux.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_rsp_xbar_mux " "Found entity 1: my_processor_rsp_xbar_mux" {  } { { "db/ip/my_processor/submodules/my_processor_rsp_xbar_mux.sv" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_processor/submodules/my_processor_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_processor/submodules/my_processor_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_processor_timer " "Found entity 1: my_processor_timer" {  } { { "db/ip/my_processor/submodules/my_processor_timer.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981398598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981398598 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_processor_nios2_qsys.v(1567) " "Verilog HDL or VHDL warning at my_processor_nios2_qsys.v(1567): conditional expression evaluates to a constant" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1675981398629 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_processor_nios2_qsys.v(1569) " "Verilog HDL or VHDL warning at my_processor_nios2_qsys.v(1569): conditional expression evaluates to a constant" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1675981398629 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_processor_nios2_qsys.v(1725) " "Verilog HDL or VHDL warning at my_processor_nios2_qsys.v(1725): conditional expression evaluates to a constant" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1675981398629 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_processor_nios2_qsys.v(2553) " "Verilog HDL or VHDL warning at my_processor_nios2_qsys.v(2553): conditional expression evaluates to a constant" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1675981398629 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_processor_nios2_qsys.v(1567) " "Verilog HDL or VHDL warning at my_processor_nios2_qsys.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1675981398676 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_processor_nios2_qsys.v(1569) " "Verilog HDL or VHDL warning at my_processor_nios2_qsys.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1675981398676 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_processor_nios2_qsys.v(1725) " "Verilog HDL or VHDL warning at my_processor_nios2_qsys.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1675981398676 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_processor_nios2_qsys.v(2553) " "Verilog HDL or VHDL warning at my_processor_nios2_qsys.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/my_processor/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/db/ip/my_processor/submodules/my_processor_nios2_qsys.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1675981398676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Contador_via_C " "Elaborating entity \"Contador_via_C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675981399461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador_display_paralelo Controlador_display_paralelo:cont_disp " "Elaborating entity \"Controlador_display_paralelo\" for hierarchy \"Controlador_display_paralelo:cont_disp\"" {  } { { "Contador_via_C.vhd" "cont_disp" { Text "F:/Estudos/Contador_via_C/Contador_via_C.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981399539 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] Controlador_display_paralelo.vhd(210) " "Inferred latch for \"display\[0\]\" at Controlador_display_paralelo.vhd(210)" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675981399586 "|Contador_via_C|Controlador_display_paralelo:cont_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] Controlador_display_paralelo.vhd(210) " "Inferred latch for \"display\[1\]\" at Controlador_display_paralelo.vhd(210)" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675981399586 "|Contador_via_C|Controlador_display_paralelo:cont_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] Controlador_display_paralelo.vhd(210) " "Inferred latch for \"display\[2\]\" at Controlador_display_paralelo.vhd(210)" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675981399586 "|Contador_via_C|Controlador_display_paralelo:cont_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] Controlador_display_paralelo.vhd(210) " "Inferred latch for \"display\[3\]\" at Controlador_display_paralelo.vhd(210)" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675981399586 "|Contador_via_C|Controlador_display_paralelo:cont_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] Controlador_display_paralelo.vhd(210) " "Inferred latch for \"display\[4\]\" at Controlador_display_paralelo.vhd(210)" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675981399586 "|Contador_via_C|Controlador_display_paralelo:cont_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] Controlador_display_paralelo.vhd(210) " "Inferred latch for \"display\[5\]\" at Controlador_display_paralelo.vhd(210)" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675981399586 "|Contador_via_C|Controlador_display_paralelo:cont_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] Controlador_display_paralelo.vhd(210) " "Inferred latch for \"display\[6\]\" at Controlador_display_paralelo.vhd(210)" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675981399586 "|Contador_via_C|Controlador_display_paralelo:cont_disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conv7_seg Controlador_display_paralelo:cont_disp\|Conv7_seg:show_display1 " "Elaborating entity \"Conv7_seg\" for hierarchy \"Controlador_display_paralelo:cont_disp\|Conv7_seg:show_display1\"" {  } { { "Controlador_display_paralelo.vhd" "show_display1" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981399586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor my_processor:NIOS_II " "Elaborating entity \"my_processor\" for hierarchy \"my_processor:NIOS_II\"" {  } { { "Contador_via_C.vhd" "NIOS_II" { Text "F:/Estudos/Contador_via_C/Contador_via_C.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981399617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys " "Elaborating entity \"my_processor_nios2_qsys\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\"" {  } { { "my_processor/synthesis/my_processor.vhd" "nios2_qsys" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 1962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981400386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_test_bench my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_test_bench:the_my_processor_nios2_qsys_test_bench " "Elaborating entity \"my_processor_nios2_qsys_test_bench\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_test_bench:the_my_processor_nios2_qsys_test_bench\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_my_processor_nios2_qsys_test_bench" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981400527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_register_bank_a_module my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_a_module:my_processor_nios2_qsys_register_bank_a " "Elaborating entity \"my_processor_nios2_qsys_register_bank_a_module\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_a_module:my_processor_nios2_qsys_register_bank_a\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "my_processor_nios2_qsys_register_bank_a" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981400554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_a_module:my_processor_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_a_module:my_processor_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_altsyncram" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981400998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_a_module:my_processor_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_a_module:my_processor_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675981401029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_a_module:my_processor_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_a_module:my_processor_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_processor_nios2_qsys_rf_ram_a.mif " "Parameter \"init_file\" = \"my_processor_nios2_qsys_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401045 ""}  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675981401045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_odh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_odh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_odh1 " "Found entity 1: altsyncram_odh1" {  } { { "db/altsyncram_odh1.tdf" "" { Text "F:/Estudos/Contador_via_C/db/altsyncram_odh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981401296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981401296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_odh1 my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_a_module:my_processor_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_odh1:auto_generated " "Elaborating entity \"altsyncram_odh1\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_a_module:my_processor_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_odh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_register_bank_b_module my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_b_module:my_processor_nios2_qsys_register_bank_b " "Elaborating entity \"my_processor_nios2_qsys_register_bank_b_module\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_b_module:my_processor_nios2_qsys_register_bank_b\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "my_processor_nios2_qsys_register_bank_b" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_b_module:my_processor_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_b_module:my_processor_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_altsyncram" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_b_module:my_processor_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_b_module:my_processor_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675981401437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_b_module:my_processor_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_b_module:my_processor_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_processor_nios2_qsys_rf_ram_b.mif " "Parameter \"init_file\" = \"my_processor_nios2_qsys_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401437 ""}  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675981401437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdh1 " "Found entity 1: altsyncram_pdh1" {  } { { "db/altsyncram_pdh1.tdf" "" { Text "F:/Estudos/Contador_via_C/db/altsyncram_pdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981401531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981401531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdh1 my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_b_module:my_processor_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_pdh1:auto_generated " "Elaborating entity \"altsyncram_pdh1\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_register_bank_b_module:my_processor_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_pdh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_oci my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci " "Elaborating entity \"my_processor_nios2_qsys_nios2_oci\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_my_processor_nios2_qsys_nios2_oci" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_oci_debug my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_debug:the_my_processor_nios2_qsys_nios2_oci_debug " "Elaborating entity \"my_processor_nios2_qsys_nios2_oci_debug\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_debug:the_my_processor_nios2_qsys_nios2_oci_debug\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_my_processor_nios2_qsys_nios2_oci_debug" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_debug:the_my_processor_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_debug:the_my_processor_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_altera_std_synchronizer" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_debug:the_my_processor_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_debug:the_my_processor_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675981401703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_debug:the_my_processor_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_debug:the_my_processor_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401703 ""}  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675981401703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_ocimem my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_ocimem:the_my_processor_nios2_qsys_nios2_ocimem " "Elaborating entity \"my_processor_nios2_qsys_nios2_ocimem\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_ocimem:the_my_processor_nios2_qsys_nios2_ocimem\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_my_processor_nios2_qsys_nios2_ocimem" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_ociram_sp_ram_module my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_ocimem:the_my_processor_nios2_qsys_nios2_ocimem\|my_processor_nios2_qsys_ociram_sp_ram_module:my_processor_nios2_qsys_ociram_sp_ram " "Elaborating entity \"my_processor_nios2_qsys_ociram_sp_ram_module\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_ocimem:the_my_processor_nios2_qsys_nios2_ocimem\|my_processor_nios2_qsys_ociram_sp_ram_module:my_processor_nios2_qsys_ociram_sp_ram\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "my_processor_nios2_qsys_ociram_sp_ram" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_ocimem:the_my_processor_nios2_qsys_nios2_ocimem\|my_processor_nios2_qsys_ociram_sp_ram_module:my_processor_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_ocimem:the_my_processor_nios2_qsys_nios2_ocimem\|my_processor_nios2_qsys_ociram_sp_ram_module:my_processor_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_altsyncram" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_ocimem:the_my_processor_nios2_qsys_nios2_ocimem\|my_processor_nios2_qsys_ociram_sp_ram_module:my_processor_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_ocimem:the_my_processor_nios2_qsys_nios2_ocimem\|my_processor_nios2_qsys_ociram_sp_ram_module:my_processor_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675981401756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_ocimem:the_my_processor_nios2_qsys_nios2_ocimem\|my_processor_nios2_qsys_ociram_sp_ram_module:my_processor_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_ocimem:the_my_processor_nios2_qsys_nios2_ocimem\|my_processor_nios2_qsys_ociram_sp_ram_module:my_processor_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_processor_nios2_qsys_ociram_default_contents.mif " "Parameter \"init_file\" = \"my_processor_nios2_qsys_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401756 ""}  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675981401756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sq81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sq81 " "Found entity 1: altsyncram_sq81" {  } { { "db/altsyncram_sq81.tdf" "" { Text "F:/Estudos/Contador_via_C/db/altsyncram_sq81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981401844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981401844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sq81 my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_ocimem:the_my_processor_nios2_qsys_nios2_ocimem\|my_processor_nios2_qsys_ociram_sp_ram_module:my_processor_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_sq81:auto_generated " "Elaborating entity \"altsyncram_sq81\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_ocimem:the_my_processor_nios2_qsys_nios2_ocimem\|my_processor_nios2_qsys_ociram_sp_ram_module:my_processor_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_sq81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_avalon_reg my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_avalon_reg:the_my_processor_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"my_processor_nios2_qsys_nios2_avalon_reg\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_avalon_reg:the_my_processor_nios2_qsys_nios2_avalon_reg\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_my_processor_nios2_qsys_nios2_avalon_reg" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_oci_break my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_break:the_my_processor_nios2_qsys_nios2_oci_break " "Elaborating entity \"my_processor_nios2_qsys_nios2_oci_break\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_break:the_my_processor_nios2_qsys_nios2_oci_break\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_my_processor_nios2_qsys_nios2_oci_break" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_oci_xbrk my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_xbrk:the_my_processor_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"my_processor_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_xbrk:the_my_processor_nios2_qsys_nios2_oci_xbrk\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_my_processor_nios2_qsys_nios2_oci_xbrk" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_oci_dbrk my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_dbrk:the_my_processor_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"my_processor_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_dbrk:the_my_processor_nios2_qsys_nios2_oci_dbrk\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_my_processor_nios2_qsys_nios2_oci_dbrk" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_oci_itrace my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_itrace:the_my_processor_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"my_processor_nios2_qsys_nios2_oci_itrace\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_itrace:the_my_processor_nios2_qsys_nios2_oci_itrace\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_my_processor_nios2_qsys_nios2_oci_itrace" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_oci_dtrace my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_dtrace:the_my_processor_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"my_processor_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_dtrace:the_my_processor_nios2_qsys_nios2_oci_dtrace\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_my_processor_nios2_qsys_nios2_oci_dtrace" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981401986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_oci_td_mode my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_dtrace:the_my_processor_nios2_qsys_nios2_oci_dtrace\|my_processor_nios2_qsys_nios2_oci_td_mode:my_processor_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"my_processor_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_dtrace:the_my_processor_nios2_qsys_nios2_oci_dtrace\|my_processor_nios2_qsys_nios2_oci_td_mode:my_processor_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "my_processor_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_oci_fifo my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_fifo:the_my_processor_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"my_processor_nios2_qsys_nios2_oci_fifo\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_fifo:the_my_processor_nios2_qsys_nios2_oci_fifo\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_my_processor_nios2_qsys_nios2_oci_fifo" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_oci_compute_tm_count my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_fifo:the_my_processor_nios2_qsys_nios2_oci_fifo\|my_processor_nios2_qsys_nios2_oci_compute_tm_count:my_processor_nios2_qsys_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"my_processor_nios2_qsys_nios2_oci_compute_tm_count\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_fifo:the_my_processor_nios2_qsys_nios2_oci_fifo\|my_processor_nios2_qsys_nios2_oci_compute_tm_count:my_processor_nios2_qsys_nios2_oci_compute_tm_count_tm_count\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "my_processor_nios2_qsys_nios2_oci_compute_tm_count_tm_count" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_oci_fifowp_inc my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_fifo:the_my_processor_nios2_qsys_nios2_oci_fifo\|my_processor_nios2_qsys_nios2_oci_fifowp_inc:my_processor_nios2_qsys_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"my_processor_nios2_qsys_nios2_oci_fifowp_inc\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_fifo:the_my_processor_nios2_qsys_nios2_oci_fifo\|my_processor_nios2_qsys_nios2_oci_fifowp_inc:my_processor_nios2_qsys_nios2_oci_fifowp_inc_fifowp\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "my_processor_nios2_qsys_nios2_oci_fifowp_inc_fifowp" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_oci_fifocount_inc my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_fifo:the_my_processor_nios2_qsys_nios2_oci_fifo\|my_processor_nios2_qsys_nios2_oci_fifocount_inc:my_processor_nios2_qsys_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"my_processor_nios2_qsys_nios2_oci_fifocount_inc\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_fifo:the_my_processor_nios2_qsys_nios2_oci_fifo\|my_processor_nios2_qsys_nios2_oci_fifocount_inc:my_processor_nios2_qsys_nios2_oci_fifocount_inc_fifocount\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "my_processor_nios2_qsys_nios2_oci_fifocount_inc_fifocount" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_oci_test_bench my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_fifo:the_my_processor_nios2_qsys_nios2_oci_fifo\|my_processor_nios2_qsys_oci_test_bench:the_my_processor_nios2_qsys_oci_test_bench " "Elaborating entity \"my_processor_nios2_qsys_oci_test_bench\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_fifo:the_my_processor_nios2_qsys_nios2_oci_fifo\|my_processor_nios2_qsys_oci_test_bench:the_my_processor_nios2_qsys_oci_test_bench\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_my_processor_nios2_qsys_oci_test_bench" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_oci_pib my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_pib:the_my_processor_nios2_qsys_nios2_oci_pib " "Elaborating entity \"my_processor_nios2_qsys_nios2_oci_pib\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_pib:the_my_processor_nios2_qsys_nios2_oci_pib\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_my_processor_nios2_qsys_nios2_oci_pib" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_nios2_oci_im my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_im:the_my_processor_nios2_qsys_nios2_oci_im " "Elaborating entity \"my_processor_nios2_qsys_nios2_oci_im\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_im:the_my_processor_nios2_qsys_nios2_oci_im\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_my_processor_nios2_qsys_nios2_oci_im" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_jtag_debug_module_wrapper my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"my_processor_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "the_my_processor_nios2_qsys_jtag_debug_module_wrapper" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_jtag_debug_module_tck my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|my_processor_nios2_qsys_jtag_debug_module_tck:the_my_processor_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"my_processor_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|my_processor_nios2_qsys_jtag_debug_module_tck:the_my_processor_nios2_qsys_jtag_debug_module_tck\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" "the_my_processor_nios2_qsys_jtag_debug_module_tck" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_jtag_debug_module_sysclk my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|my_processor_nios2_qsys_jtag_debug_module_sysclk:the_my_processor_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"my_processor_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|my_processor_nios2_qsys_jtag_debug_module_sysclk:the_my_processor_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" "the_my_processor_nios2_qsys_jtag_debug_module_sysclk" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:my_processor_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:my_processor_nios2_qsys_jtag_debug_module_phy\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" "my_processor_nios2_qsys_jtag_debug_module_phy" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:my_processor_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:my_processor_nios2_qsys_jtag_debug_module_phy\"" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675981402440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:my_processor_nios2_qsys_jtag_debug_module_phy " "Instantiated megafunction \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:my_processor_nios2_qsys_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402440 ""}  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675981402440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:my_processor_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:my_processor_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:my_processor_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:my_processor_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:my_processor_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_jtag_debug_module_wrapper:the_my_processor_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:my_processor_nios2_qsys_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_onchip_memory2 my_processor:NIOS_II\|my_processor_onchip_memory2:onchip_memory2 " "Elaborating entity \"my_processor_onchip_memory2\" for hierarchy \"my_processor:NIOS_II\|my_processor_onchip_memory2:onchip_memory2\"" {  } { { "my_processor/synthesis/my_processor.vhd" "onchip_memory2" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 1991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_processor:NIOS_II\|my_processor_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"my_processor:NIOS_II\|my_processor_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "my_processor/synthesis/submodules/my_processor_onchip_memory2.v" "the_altsyncram" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_processor:NIOS_II\|my_processor_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"my_processor:NIOS_II\|my_processor_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "my_processor/synthesis/submodules/my_processor_onchip_memory2.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675981402582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_processor:NIOS_II\|my_processor_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"my_processor:NIOS_II\|my_processor_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_processor_onchip_memory2.hex " "Parameter \"init_file\" = \"my_processor_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2524 " "Parameter \"maximum_depth\" = \"2524\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2524 " "Parameter \"numwords_a\" = \"2524\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402582 ""}  } { { "my_processor/synthesis/submodules/my_processor_onchip_memory2.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675981402582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4gd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4gd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gd1 " "Found entity 1: altsyncram_4gd1" {  } { { "db/altsyncram_4gd1.tdf" "" { Text "F:/Estudos/Contador_via_C/db/altsyncram_4gd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981402676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981402676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4gd1 my_processor:NIOS_II\|my_processor_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4gd1:auto_generated " "Elaborating entity \"altsyncram_4gd1\" for hierarchy \"my_processor:NIOS_II\|my_processor_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_4gd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981402692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_jtag_uart my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart " "Elaborating entity \"my_processor_jtag_uart\" for hierarchy \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\"" {  } { { "my_processor/synthesis/my_processor.vhd" "jtag_uart" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_jtag_uart_scfifo_w my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w " "Elaborating entity \"my_processor_jtag_uart_scfifo_w\" for hierarchy \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\"" {  } { { "my_processor/synthesis/submodules/my_processor_jtag_uart.v" "the_my_processor_jtag_uart_scfifo_w" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "my_processor/synthesis/submodules/my_processor_jtag_uart.v" "wfifo" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "my_processor/synthesis/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675981403241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403241 ""}  } { { "my_processor/synthesis/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675981403241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "F:/Estudos/Contador_via_C/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981403335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981403335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "F:/Estudos/Contador_via_C/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981403367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981403367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "F:/Estudos/Contador_via_C/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "F:/Estudos/Contador_via_C/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981403413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981403413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "F:/Estudos/Contador_via_C/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "F:/Estudos/Contador_via_C/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981403560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981403560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "F:/Estudos/Contador_via_C/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "F:/Estudos/Contador_via_C/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981403680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981403680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "F:/Estudos/Contador_via_C/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "F:/Estudos/Contador_via_C/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981403790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981403790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "F:/Estudos/Contador_via_C/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "F:/Estudos/Contador_via_C/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675981403931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675981403931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_w:the_my_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "F:/Estudos/Contador_via_C/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_jtag_uart_scfifo_r my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_r:the_my_processor_jtag_uart_scfifo_r " "Elaborating entity \"my_processor_jtag_uart_scfifo_r\" for hierarchy \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|my_processor_jtag_uart_scfifo_r:the_my_processor_jtag_uart_scfifo_r\"" {  } { { "my_processor/synthesis/submodules/my_processor_jtag_uart.v" "the_my_processor_jtag_uart_scfifo_r" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981403963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:my_processor_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:my_processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "my_processor/synthesis/submodules/my_processor_jtag_uart.v" "my_processor_jtag_uart_alt_jtag_atlantic" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:my_processor_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:my_processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "my_processor/synthesis/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675981404167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:my_processor_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"my_processor:NIOS_II\|my_processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:my_processor_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404167 ""}  } { { "my_processor/synthesis/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675981404167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_timer my_processor:NIOS_II\|my_processor_timer:timer " "Elaborating entity \"my_processor_timer\" for hierarchy \"my_processor:NIOS_II\|my_processor_timer:timer\"" {  } { { "my_processor/synthesis/my_processor.vhd" "timer" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_dado my_processor:NIOS_II\|my_processor_dado:dado " "Elaborating entity \"my_processor_dado\" for hierarchy \"my_processor:NIOS_II\|my_processor_dado:dado\"" {  } { { "my_processor/synthesis/my_processor.vhd" "dado" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_modo my_processor:NIOS_II\|my_processor_modo:modo " "Elaborating entity \"my_processor_modo\" for hierarchy \"my_processor:NIOS_II\|my_processor_modo:modo\"" {  } { { "my_processor/synthesis/my_processor.vhd" "modo" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_key my_processor:NIOS_II\|my_processor_key:key " "Elaborating entity \"my_processor_key\" for hierarchy \"my_processor:NIOS_II\|my_processor_key:key\"" {  } { { "my_processor/synthesis/my_processor.vhd" "key" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_enable my_processor:NIOS_II\|my_processor_enable:enable " "Elaborating entity \"my_processor_enable\" for hierarchy \"my_processor:NIOS_II\|my_processor_enable:enable\"" {  } { { "my_processor/synthesis/my_processor.vhd" "enable" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_instruction_master_translator my_processor:NIOS_II\|my_processor_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"my_processor_nios2_qsys_instruction_master_translator\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "my_processor/synthesis/my_processor.vhd" "nios2_qsys_instruction_master_translator" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404323 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid my_processor_nios2_qsys_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404339 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response my_processor_nios2_qsys_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404339 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid my_processor_nios2_qsys_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404339 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken my_processor_nios2_qsys_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404339 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest my_processor_nios2_qsys_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404339 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator my_processor:NIOS_II\|my_processor_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" "nios2_qsys_instruction_master_translator" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_data_master_translator my_processor:NIOS_II\|my_processor_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"my_processor_nios2_qsys_data_master_translator\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator\"" {  } { { "my_processor/synthesis/my_processor.vhd" "nios2_qsys_data_master_translator" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404386 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid my_processor_nios2_qsys_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404386 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response my_processor_nios2_qsys_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404386 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid my_processor_nios2_qsys_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404386 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken my_processor_nios2_qsys_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404386 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest my_processor_nios2_qsys_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404386 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator my_processor:NIOS_II\|my_processor_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" "nios2_qsys_data_master_translator" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_nios2_qsys_jtag_debug_module_translator my_processor:NIOS_II\|my_processor_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"my_processor_nios2_qsys_jtag_debug_module_translator\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "my_processor/synthesis/my_processor.vhd" "nios2_qsys_jtag_debug_module_translator" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404418 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer my_processor_nios2_qsys_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404418 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer my_processor_nios2_qsys_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404418 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount my_processor_nios2_qsys_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404418 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect my_processor_nios2_qsys_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404418 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken my_processor_nios2_qsys_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404418 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock my_processor_nios2_qsys_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404418 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable my_processor_nios2_qsys_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404418 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable my_processor_nios2_qsys_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404418 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest my_processor_nios2_qsys_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404418 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response my_processor_nios2_qsys_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404418 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid my_processor_nios2_qsys_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at my_processor_nios2_qsys_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404418 "|Contador_via_C|my_processor:NIOS_II|my_processor_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator my_processor:NIOS_II\|my_processor_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"my_processor:NIOS_II\|my_processor_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" "nios2_qsys_jtag_debug_module_translator" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_nios2_qsys_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_onchip_memory2_s1_translator my_processor:NIOS_II\|my_processor_onchip_memory2_s1_translator:onchip_memory2_s1_translator " "Elaborating entity \"my_processor_onchip_memory2_s1_translator\" for hierarchy \"my_processor:NIOS_II\|my_processor_onchip_memory2_s1_translator:onchip_memory2_s1_translator\"" {  } { { "my_processor/synthesis/my_processor.vhd" "onchip_memory2_s1_translator" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404465 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer my_processor_onchip_memory2_s1_translator.vhd(58) " "VHDL Signal Declaration warning at my_processor_onchip_memory2_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404465 "|Contador_via_C|my_processor:NIOS_II|my_processor_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer my_processor_onchip_memory2_s1_translator.vhd(59) " "VHDL Signal Declaration warning at my_processor_onchip_memory2_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404465 "|Contador_via_C|my_processor:NIOS_II|my_processor_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount my_processor_onchip_memory2_s1_translator.vhd(60) " "VHDL Signal Declaration warning at my_processor_onchip_memory2_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404465 "|Contador_via_C|my_processor:NIOS_II|my_processor_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess my_processor_onchip_memory2_s1_translator.vhd(61) " "VHDL Signal Declaration warning at my_processor_onchip_memory2_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404465 "|Contador_via_C|my_processor:NIOS_II|my_processor_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock my_processor_onchip_memory2_s1_translator.vhd(62) " "VHDL Signal Declaration warning at my_processor_onchip_memory2_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404465 "|Contador_via_C|my_processor:NIOS_II|my_processor_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable my_processor_onchip_memory2_s1_translator.vhd(63) " "VHDL Signal Declaration warning at my_processor_onchip_memory2_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404465 "|Contador_via_C|my_processor:NIOS_II|my_processor_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read my_processor_onchip_memory2_s1_translator.vhd(64) " "VHDL Signal Declaration warning at my_processor_onchip_memory2_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404465 "|Contador_via_C|my_processor:NIOS_II|my_processor_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable my_processor_onchip_memory2_s1_translator.vhd(68) " "VHDL Signal Declaration warning at my_processor_onchip_memory2_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404465 "|Contador_via_C|my_processor:NIOS_II|my_processor_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest my_processor_onchip_memory2_s1_translator.vhd(69) " "VHDL Signal Declaration warning at my_processor_onchip_memory2_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404465 "|Contador_via_C|my_processor:NIOS_II|my_processor_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response my_processor_onchip_memory2_s1_translator.vhd(72) " "VHDL Signal Declaration warning at my_processor_onchip_memory2_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404465 "|Contador_via_C|my_processor:NIOS_II|my_processor_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid my_processor_onchip_memory2_s1_translator.vhd(74) " "VHDL Signal Declaration warning at my_processor_onchip_memory2_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404465 "|Contador_via_C|my_processor:NIOS_II|my_processor_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator my_processor:NIOS_II\|my_processor_onchip_memory2_s1_translator:onchip_memory2_s1_translator\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"my_processor:NIOS_II\|my_processor_onchip_memory2_s1_translator:onchip_memory2_s1_translator\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" "onchip_memory2_s1_translator" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_onchip_memory2_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_jtag_uart_avalon_jtag_slave_translator my_processor:NIOS_II\|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"my_processor_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"my_processor:NIOS_II\|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "my_processor/synthesis/my_processor.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404512 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404512 "|Contador_via_C|my_processor:NIOS_II|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404512 "|Contador_via_C|my_processor:NIOS_II|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404512 "|Contador_via_C|my_processor:NIOS_II|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404512 "|Contador_via_C|my_processor:NIOS_II|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404512 "|Contador_via_C|my_processor:NIOS_II|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404512 "|Contador_via_C|my_processor:NIOS_II|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404512 "|Contador_via_C|my_processor:NIOS_II|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404512 "|Contador_via_C|my_processor:NIOS_II|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404512 "|Contador_via_C|my_processor:NIOS_II|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404512 "|Contador_via_C|my_processor:NIOS_II|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404512 "|Contador_via_C|my_processor:NIOS_II|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at my_processor_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404512 "|Contador_via_C|my_processor:NIOS_II|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator my_processor:NIOS_II\|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"my_processor:NIOS_II\|my_processor_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_timer_s1_translator my_processor:NIOS_II\|my_processor_timer_s1_translator:timer_s1_translator " "Elaborating entity \"my_processor_timer_s1_translator\" for hierarchy \"my_processor:NIOS_II\|my_processor_timer_s1_translator:timer_s1_translator\"" {  } { { "my_processor/synthesis/my_processor.vhd" "timer_s1_translator" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404559 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer my_processor_timer_s1_translator.vhd(56) " "VHDL Signal Declaration warning at my_processor_timer_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404562 "|Contador_via_C|my_processor:NIOS_II|my_processor_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer my_processor_timer_s1_translator.vhd(57) " "VHDL Signal Declaration warning at my_processor_timer_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404562 "|Contador_via_C|my_processor:NIOS_II|my_processor_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount my_processor_timer_s1_translator.vhd(58) " "VHDL Signal Declaration warning at my_processor_timer_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404562 "|Contador_via_C|my_processor:NIOS_II|my_processor_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable my_processor_timer_s1_translator.vhd(59) " "VHDL Signal Declaration warning at my_processor_timer_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404562 "|Contador_via_C|my_processor:NIOS_II|my_processor_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken my_processor_timer_s1_translator.vhd(60) " "VHDL Signal Declaration warning at my_processor_timer_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404562 "|Contador_via_C|my_processor:NIOS_II|my_processor_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess my_processor_timer_s1_translator.vhd(61) " "VHDL Signal Declaration warning at my_processor_timer_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404562 "|Contador_via_C|my_processor:NIOS_II|my_processor_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock my_processor_timer_s1_translator.vhd(62) " "VHDL Signal Declaration warning at my_processor_timer_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404562 "|Contador_via_C|my_processor:NIOS_II|my_processor_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable my_processor_timer_s1_translator.vhd(63) " "VHDL Signal Declaration warning at my_processor_timer_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404562 "|Contador_via_C|my_processor:NIOS_II|my_processor_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read my_processor_timer_s1_translator.vhd(64) " "VHDL Signal Declaration warning at my_processor_timer_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404562 "|Contador_via_C|my_processor:NIOS_II|my_processor_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable my_processor_timer_s1_translator.vhd(68) " "VHDL Signal Declaration warning at my_processor_timer_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404562 "|Contador_via_C|my_processor:NIOS_II|my_processor_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest my_processor_timer_s1_translator.vhd(69) " "VHDL Signal Declaration warning at my_processor_timer_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404562 "|Contador_via_C|my_processor:NIOS_II|my_processor_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response my_processor_timer_s1_translator.vhd(72) " "VHDL Signal Declaration warning at my_processor_timer_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404562 "|Contador_via_C|my_processor:NIOS_II|my_processor_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid my_processor_timer_s1_translator.vhd(74) " "VHDL Signal Declaration warning at my_processor_timer_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404562 "|Contador_via_C|my_processor:NIOS_II|my_processor_timer_s1_translator:timer_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator my_processor:NIOS_II\|my_processor_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"my_processor:NIOS_II\|my_processor_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "my_processor/synthesis/my_processor_timer_s1_translator.vhd" "timer_s1_translator" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_timer_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_dado_s1_translator my_processor:NIOS_II\|my_processor_dado_s1_translator:dado_s1_translator " "Elaborating entity \"my_processor_dado_s1_translator\" for hierarchy \"my_processor:NIOS_II\|my_processor_dado_s1_translator:dado_s1_translator\"" {  } { { "my_processor/synthesis/my_processor.vhd" "dado_s1_translator" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404606 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer my_processor_dado_s1_translator.vhd(56) " "VHDL Signal Declaration warning at my_processor_dado_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404606 "|Contador_via_C|my_processor:NIOS_II|my_processor_dado_s1_translator:dado_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer my_processor_dado_s1_translator.vhd(57) " "VHDL Signal Declaration warning at my_processor_dado_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404606 "|Contador_via_C|my_processor:NIOS_II|my_processor_dado_s1_translator:dado_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount my_processor_dado_s1_translator.vhd(58) " "VHDL Signal Declaration warning at my_processor_dado_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404606 "|Contador_via_C|my_processor:NIOS_II|my_processor_dado_s1_translator:dado_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable my_processor_dado_s1_translator.vhd(59) " "VHDL Signal Declaration warning at my_processor_dado_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404606 "|Contador_via_C|my_processor:NIOS_II|my_processor_dado_s1_translator:dado_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken my_processor_dado_s1_translator.vhd(60) " "VHDL Signal Declaration warning at my_processor_dado_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404606 "|Contador_via_C|my_processor:NIOS_II|my_processor_dado_s1_translator:dado_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess my_processor_dado_s1_translator.vhd(61) " "VHDL Signal Declaration warning at my_processor_dado_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404606 "|Contador_via_C|my_processor:NIOS_II|my_processor_dado_s1_translator:dado_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock my_processor_dado_s1_translator.vhd(62) " "VHDL Signal Declaration warning at my_processor_dado_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404606 "|Contador_via_C|my_processor:NIOS_II|my_processor_dado_s1_translator:dado_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable my_processor_dado_s1_translator.vhd(63) " "VHDL Signal Declaration warning at my_processor_dado_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404606 "|Contador_via_C|my_processor:NIOS_II|my_processor_dado_s1_translator:dado_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read my_processor_dado_s1_translator.vhd(64) " "VHDL Signal Declaration warning at my_processor_dado_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404606 "|Contador_via_C|my_processor:NIOS_II|my_processor_dado_s1_translator:dado_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable my_processor_dado_s1_translator.vhd(68) " "VHDL Signal Declaration warning at my_processor_dado_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404606 "|Contador_via_C|my_processor:NIOS_II|my_processor_dado_s1_translator:dado_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest my_processor_dado_s1_translator.vhd(69) " "VHDL Signal Declaration warning at my_processor_dado_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404606 "|Contador_via_C|my_processor:NIOS_II|my_processor_dado_s1_translator:dado_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response my_processor_dado_s1_translator.vhd(72) " "VHDL Signal Declaration warning at my_processor_dado_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404606 "|Contador_via_C|my_processor:NIOS_II|my_processor_dado_s1_translator:dado_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid my_processor_dado_s1_translator.vhd(74) " "VHDL Signal Declaration warning at my_processor_dado_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404606 "|Contador_via_C|my_processor:NIOS_II|my_processor_dado_s1_translator:dado_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator my_processor:NIOS_II\|my_processor_dado_s1_translator:dado_s1_translator\|altera_merlin_slave_translator:dado_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"my_processor:NIOS_II\|my_processor_dado_s1_translator:dado_s1_translator\|altera_merlin_slave_translator:dado_s1_translator\"" {  } { { "my_processor/synthesis/my_processor_dado_s1_translator.vhd" "dado_s1_translator" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_dado_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_key_s1_translator my_processor:NIOS_II\|my_processor_key_s1_translator:key_s1_translator " "Elaborating entity \"my_processor_key_s1_translator\" for hierarchy \"my_processor:NIOS_II\|my_processor_key_s1_translator:key_s1_translator\"" {  } { { "my_processor/synthesis/my_processor.vhd" "key_s1_translator" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404662 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer my_processor_key_s1_translator.vhd(53) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer my_processor_key_s1_translator.vhd(54) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount my_processor_key_s1_translator.vhd(55) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable my_processor_key_s1_translator.vhd(56) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect my_processor_key_s1_translator.vhd(57) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken my_processor_key_s1_translator.vhd(58) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess my_processor_key_s1_translator.vhd(59) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock my_processor_key_s1_translator.vhd(60) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable my_processor_key_s1_translator.vhd(61) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read my_processor_key_s1_translator.vhd(62) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write my_processor_key_s1_translator.vhd(66) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable my_processor_key_s1_translator.vhd(67) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata my_processor_key_s1_translator.vhd(68) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest my_processor_key_s1_translator.vhd(69) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response my_processor_key_s1_translator.vhd(72) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid my_processor_key_s1_translator.vhd(74) " "VHDL Signal Declaration warning at my_processor_key_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_processor/synthesis/my_processor_key_s1_translator.vhd" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor_key_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675981404662 "|Contador_via_C|my_processor:NIOS_II|my_processor_key_s1_translator:key_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent my_processor:NIOS_II\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"my_processor:NIOS_II\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "my_processor/synthesis/my_processor.vhd" "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent my_processor:NIOS_II\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"my_processor:NIOS_II\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "my_processor/synthesis/my_processor.vhd" "nios2_qsys_data_master_translator_avalon_universal_master_0_agent" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 2990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent my_processor:NIOS_II\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"my_processor:NIOS_II\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "my_processor/synthesis/my_processor.vhd" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 3072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor my_processor:NIOS_II\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"my_processor:NIOS_II\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "my_processor/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo my_processor:NIOS_II\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"my_processor:NIOS_II\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "my_processor/synthesis/my_processor.vhd" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 3155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_addr_router my_processor:NIOS_II\|my_processor_addr_router:addr_router " "Elaborating entity \"my_processor_addr_router\" for hierarchy \"my_processor:NIOS_II\|my_processor_addr_router:addr_router\"" {  } { { "my_processor/synthesis/my_processor.vhd" "addr_router" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 4332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_addr_router_default_decode my_processor:NIOS_II\|my_processor_addr_router:addr_router\|my_processor_addr_router_default_decode:the_default_decode " "Elaborating entity \"my_processor_addr_router_default_decode\" for hierarchy \"my_processor:NIOS_II\|my_processor_addr_router:addr_router\|my_processor_addr_router_default_decode:the_default_decode\"" {  } { { "my_processor/synthesis/submodules/my_processor_addr_router.sv" "the_default_decode" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_addr_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_id_router my_processor:NIOS_II\|my_processor_id_router:id_router " "Elaborating entity \"my_processor_id_router\" for hierarchy \"my_processor:NIOS_II\|my_processor_id_router:id_router\"" {  } { { "my_processor/synthesis/my_processor.vhd" "id_router" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 4366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_id_router_default_decode my_processor:NIOS_II\|my_processor_id_router:id_router\|my_processor_id_router_default_decode:the_default_decode " "Elaborating entity \"my_processor_id_router_default_decode\" for hierarchy \"my_processor:NIOS_II\|my_processor_id_router:id_router\|my_processor_id_router_default_decode:the_default_decode\"" {  } { { "my_processor/synthesis/submodules/my_processor_id_router.sv" "the_default_decode" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller my_processor:NIOS_II\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"my_processor:NIOS_II\|altera_reset_controller:rst_controller\"" {  } { { "my_processor/synthesis/my_processor.vhd" "rst_controller" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 4536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981404998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer my_processor:NIOS_II\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"my_processor:NIOS_II\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "my_processor/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981405029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_cmd_xbar_demux my_processor:NIOS_II\|my_processor_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"my_processor_cmd_xbar_demux\" for hierarchy \"my_processor:NIOS_II\|my_processor_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "my_processor/synthesis/my_processor.vhd" "cmd_xbar_demux" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 4565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981405045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_cmd_xbar_mux my_processor:NIOS_II\|my_processor_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"my_processor_cmd_xbar_mux\" for hierarchy \"my_processor:NIOS_II\|my_processor_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "my_processor/synthesis/my_processor.vhd" "cmd_xbar_mux" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981405092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator my_processor:NIOS_II\|my_processor_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"my_processor:NIOS_II\|my_processor_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "my_processor/synthesis/submodules/my_processor_cmd_xbar_mux.sv" "arb" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981405108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder my_processor:NIOS_II\|my_processor_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"my_processor:NIOS_II\|my_processor_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "my_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981405139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_rsp_xbar_demux my_processor:NIOS_II\|my_processor_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"my_processor_rsp_xbar_demux\" for hierarchy \"my_processor:NIOS_II\|my_processor_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "my_processor/synthesis/my_processor.vhd" "rsp_xbar_demux" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 4949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981405202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_rsp_xbar_mux my_processor:NIOS_II\|my_processor_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"my_processor_rsp_xbar_mux\" for hierarchy \"my_processor:NIOS_II\|my_processor_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "my_processor/synthesis/my_processor.vhd" "rsp_xbar_mux" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 5189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981405233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator my_processor:NIOS_II\|my_processor_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"my_processor:NIOS_II\|my_processor_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "my_processor/synthesis/submodules/my_processor_rsp_xbar_mux.sv" "arb" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_rsp_xbar_mux.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981405296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder my_processor:NIOS_II\|my_processor_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"my_processor:NIOS_II\|my_processor_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "my_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981405327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_processor_irq_mapper my_processor:NIOS_II\|my_processor_irq_mapper:irq_mapper " "Elaborating entity \"my_processor_irq_mapper\" for hierarchy \"my_processor:NIOS_II\|my_processor_irq_mapper:irq_mapper\"" {  } { { "my_processor/synthesis/my_processor.vhd" "irq_mapper" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/my_processor.vhd" 5333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675981405364 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1675981412653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_display_paralelo:cont_disp\|display\[0\] " "Latch Controlador_display_paralelo:cont_disp\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_display_paralelo:cont_disp\|enable1 " "Ports D and ENA on the latch are fed by the same signal Controlador_display_paralelo:cont_disp\|enable1" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675981413061 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675981413061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_display_paralelo:cont_disp\|display\[1\] " "Latch Controlador_display_paralelo:cont_disp\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_display_paralelo:cont_disp\|enable1 " "Ports D and ENA on the latch are fed by the same signal Controlador_display_paralelo:cont_disp\|enable1" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675981413061 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675981413061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_display_paralelo:cont_disp\|display\[2\] " "Latch Controlador_display_paralelo:cont_disp\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_display_paralelo:cont_disp\|enable1 " "Ports D and ENA on the latch are fed by the same signal Controlador_display_paralelo:cont_disp\|enable1" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675981413061 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675981413061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_display_paralelo:cont_disp\|display\[3\] " "Latch Controlador_display_paralelo:cont_disp\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_display_paralelo:cont_disp\|enable1 " "Ports D and ENA on the latch are fed by the same signal Controlador_display_paralelo:cont_disp\|enable1" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675981413061 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675981413061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_display_paralelo:cont_disp\|display\[4\] " "Latch Controlador_display_paralelo:cont_disp\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_display_paralelo:cont_disp\|enable1 " "Ports D and ENA on the latch are fed by the same signal Controlador_display_paralelo:cont_disp\|enable1" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675981413061 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675981413061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_display_paralelo:cont_disp\|display\[5\] " "Latch Controlador_display_paralelo:cont_disp\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_display_paralelo:cont_disp\|enable1 " "Ports D and ENA on the latch are fed by the same signal Controlador_display_paralelo:cont_disp\|enable1" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675981413061 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675981413061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_display_paralelo:cont_disp\|display\[6\] " "Latch Controlador_display_paralelo:cont_disp\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_display_paralelo:cont_disp\|enable1 " "Ports D and ENA on the latch are fed by the same signal Controlador_display_paralelo:cont_disp\|enable1" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675981413061 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675981413061 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 3167 -1 0 } } { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 4133 -1 0 } } { "my_processor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "my_processor/synthesis/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_jtag_uart.v" 348 -1 0 } } { "my_processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 3740 -1 0 } } { "my_processor/synthesis/submodules/my_processor_jtag_uart.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 599 -1 0 } } { "my_processor/synthesis/submodules/my_processor_timer.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_timer.v" 166 -1 0 } } { "my_processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1675981413093 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1675981413093 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Controlador_display_paralelo:cont_disp\|enable1 Low " "Register Controlador_display_paralelo:cont_disp\|enable1 will power up to Low" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1675981415008 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Controlador_display_paralelo:cont_disp\|enable2 Low " "Register Controlador_display_paralelo:cont_disp\|enable2 will power up to Low" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1675981415008 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Controlador_display_paralelo:cont_disp\|enable3 Low " "Register Controlador_display_paralelo:cont_disp\|enable3 will power up to Low" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1675981415008 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Controlador_display_paralelo:cont_disp\|enable4 Low " "Register Controlador_display_paralelo:cont_disp\|enable4 will power up to Low" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1675981415008 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1675981415008 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675981415306 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1675981416906 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1675981417235 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1675981417235 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675981417329 "|Contador_via_C|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1675981417329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675981417454 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Estudos/Contador_via_C/output_files/Contador_via_C.map.smsg " "Generated suppressed messages file F:/Estudos/Contador_via_C/output_files/Contador_via_C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1675981418239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675981419337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675981419337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2743 " "Implemented 2743 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675981420325 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675981420325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2573 " "Implemented 2573 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675981420325 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1675981420325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675981420325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 189 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675981420419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 19:23:40 2023 " "Processing ended: Thu Feb 09 19:23:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675981420419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675981420419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675981420419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675981420419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675981424984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675981424984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 19:23:44 2023 " "Processing started: Thu Feb 09 19:23:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675981424984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1675981424984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Contador_via_C -c Contador_via_C " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Contador_via_C -c Contador_via_C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1675981424984 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1675981425141 ""}
{ "Info" "0" "" "Project  = Contador_via_C" {  } {  } 0 0 "Project  = Contador_via_C" 0 0 "Fitter" 0 0 1675981425141 ""}
{ "Info" "0" "" "Revision = Contador_via_C" {  } {  } 0 0 "Revision = Contador_via_C" 0 0 "Fitter" 0 0 1675981425141 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1675981425361 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Contador_via_C EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Contador_via_C\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1675981425405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675981425439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675981425439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675981425439 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1675981425972 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1675981426003 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675981426307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675981426307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675981426307 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1675981426307 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 8132 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675981426318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 8134 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675981426318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 8136 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675981426318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 8138 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675981426318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 8140 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675981426318 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1675981426318 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1675981426318 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1675981426333 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1675981427431 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1675981427431 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1675981427431 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Contador_via_C.sdc " "Synopsys Design Constraints File file not found: 'Contador_via_C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1675981427463 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1675981427478 "|Contador_via_C|CLK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controlador_display_paralelo:cont_disp\|clk_1ms " "Node: Controlador_display_paralelo:cont_disp\|clk_1ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1675981427478 "|Contador_via_C|Controlador_display_paralelo:cont_disp|clk_1ms"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "my_processor:NIOS_II\|my_processor_enable:enable\|data_out " "Node: my_processor:NIOS_II\|my_processor_enable:enable\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1675981427478 "|Contador_via_C|my_processor:NIOS_II|my_processor_enable:enable|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controlador_display_paralelo:cont_disp\|enable1 " "Node: Controlador_display_paralelo:cont_disp\|enable1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1675981427478 "|Contador_via_C|Controlador_display_paralelo:cont_disp|enable1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1675981427541 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1675981427541 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1675981427541 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1675981427541 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1675981427541 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427541 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427541 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1675981427541 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1675981427541 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675981427729 ""}  } { { "Contador_via_C.vhd" "" { Text "F:/Estudos/Contador_via_C/Contador_via_C.vhd" 7 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 8117 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675981427729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675981427729 ""}  } { { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 3383 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675981427729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_processor:NIOS_II\|my_processor_enable:enable\|data_out  " "Automatically promoted node my_processor:NIOS_II\|my_processor_enable:enable\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675981427729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_processor:NIOS_II\|my_processor_enable:enable\|data_out~0 " "Destination node my_processor:NIOS_II\|my_processor_enable:enable\|data_out~0" {  } { { "my_processor/synthesis/submodules/my_processor_enable.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_enable.v" 57 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { my_processor:NIOS_II|my_processor_enable:enable|data_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 4383 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675981427729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_processor:NIOS_II\|my_processor_enable:enable\|readdata\[0\] " "Destination node my_processor:NIOS_II\|my_processor_enable:enable\|readdata\[0\]" {  } { { "my_processor/synthesis/submodules/my_processor_enable.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_enable.v" 37 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { my_processor:NIOS_II|my_processor_enable:enable|readdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675981427729 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1675981427729 ""}  } { { "my_processor/synthesis/submodules/my_processor_enable.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_enable.v" 57 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { my_processor:NIOS_II|my_processor_enable:enable|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675981427729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controlador_display_paralelo:cont_disp\|clk_1ms  " "Automatically promoted node Controlador_display_paralelo:cont_disp\|clk_1ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675981427729 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 46 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controlador_display_paralelo:cont_disp|clk_1ms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 2837 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675981427729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controlador_display_paralelo:cont_disp\|display\[6\]~14  " "Automatically promoted node Controlador_display_paralelo:cont_disp\|display\[6\]~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675981427729 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 210 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controlador_display_paralelo:cont_disp|display[6]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 3632 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675981427729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node RESET~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675981427729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controlador_display_paralelo:cont_disp\|mux_display.disp4~0 " "Destination node Controlador_display_paralelo:cont_disp\|mux_display.disp4~0" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 44 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controlador_display_paralelo:cont_disp|mux_display.disp4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 3684 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675981427729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controlador_display_paralelo:cont_disp\|estado_clk_1ms~0 " "Destination node Controlador_display_paralelo:cont_disp\|estado_clk_1ms~0" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_C/Controlador_display_paralelo.vhd" 42 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controlador_display_paralelo:cont_disp|estado_clk_1ms~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 4396 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675981427729 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1675981427729 ""}  } { { "Contador_via_C.vhd" "" { Text "F:/Estudos/Contador_via_C/Contador_via_C.vhd" 8 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 8118 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675981427729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_processor:NIOS_II\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node my_processor:NIOS_II\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675981427729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_processor:NIOS_II\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node my_processor:NIOS_II\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "my_processor/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { my_processor:NIOS_II|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 3745 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675981427729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|W_rf_wren " "Destination node my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|W_rf_wren" {  } { { "my_processor/synthesis/submodules/my_processor_nios2_qsys.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/my_processor_nios2_qsys.v" 3700 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { my_processor:NIOS_II|my_processor_nios2_qsys:nios2_qsys|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 2630 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675981427729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_debug:the_my_processor_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node my_processor:NIOS_II\|my_processor_nios2_qsys:nios2_qsys\|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci\|my_processor_nios2_qsys_nios2_oci_debug:the_my_processor_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { my_processor:NIOS_II|my_processor_nios2_qsys:nios2_qsys|my_processor_nios2_qsys_nios2_oci:the_my_processor_nios2_qsys_nios2_oci|my_processor_nios2_qsys_nios2_oci_debug:the_my_processor_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 5580 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675981427729 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1675981427729 ""}  } { { "my_processor/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Estudos/Contador_via_C/my_processor/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { my_processor:NIOS_II|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675981427729 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1675981428498 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675981428511 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675981428511 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675981428514 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675981428514 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1675981428530 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1675981428530 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1675981428530 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1675981429330 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1675981429345 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1675981429345 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BEEP " "Node \"BEEP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BEEP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IR " "Node \"IR\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD1_RS " "Node \"LCD1_RS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD1_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD2_RW " "Node \"LCD2_RW\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD2_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD3_E " "Node \"LCD3_E\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD3_E" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D0\] " "Node \"LCD4\[D0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D1\] " "Node \"LCD4\[D1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D2\] " "Node \"LCD4\[D2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D3\] " "Node \"LCD4\[D3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D4\] " "Node \"LCD4\[D4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D5\] " "Node \"LCD4\[D5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D6\] " "Node \"LCD4\[D6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D7\] " "Node \"LCD4\[D7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS_CLOCK " "Node \"PS_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS_DATA " "Node \"PS_DATA\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS_DATA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCL " "Node \"SCL\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDA " "Node \"SDA\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_BS\[0\] " "Node \"SD_BS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_BS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_BS\[1\] " "Node \"SD_BS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_BS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CAS " "Node \"SD_CAS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CKE " "Node \"SD_CKE\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CS " "Node \"SD_CS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_LDQM " "Node \"SD_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_RAS " "Node \"SD_RAS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_UDQM " "Node \"SD_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WE " "Node \"SD_WE\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG\[7\] " "Node \"SEG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[0\] " "Node \"S_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[10\] " "Node \"S_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[11\] " "Node \"S_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[1\] " "Node \"S_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[2\] " "Node \"S_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[3\] " "Node \"S_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[4\] " "Node \"S_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[5\] " "Node \"S_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[6\] " "Node \"S_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[7\] " "Node \"S_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[8\] " "Node \"S_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[9\] " "Node \"S_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[0\] " "Node \"S_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[10\] " "Node \"S_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[11\] " "Node \"S_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[12\] " "Node \"S_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[13\] " "Node \"S_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[14\] " "Node \"S_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[15\] " "Node \"S_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[1\] " "Node \"S_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[2\] " "Node \"S_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[3\] " "Node \"S_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[4\] " "Node \"S_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[5\] " "Node \"S_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[6\] " "Node \"S_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[7\] " "Node \"S_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[8\] " "Node \"S_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[9\] " "Node \"S_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B " "Node \"VGA_B\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G " "Node \"VGA_G\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HSYNC " "Node \"VGA_HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R " "Node \"VGA_R\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VSYNC " "Node \"VGA_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675981429439 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1675981429439 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675981429455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1675981430679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675981431920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1675981431951 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1675981432798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675981432798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1675981433645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "F:/Estudos/Contador_via_C/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1675981435497 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1675981435497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675981435967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1675981435967 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1675981435967 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1675981435967 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1675981436140 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675981436218 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675981437112 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675981437175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675981438100 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675981438963 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1675981439418 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Estudos/Contador_via_C/output_files/Contador_via_C.fit.smsg " "Generated suppressed messages file F:/Estudos/Contador_via_C/output_files/Contador_via_C.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1675981439998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 84 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675981441395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 19:24:01 2023 " "Processing ended: Thu Feb 09 19:24:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675981441395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675981441395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675981441395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1675981441395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1675981443811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675981443811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 19:24:03 2023 " "Processing started: Thu Feb 09 19:24:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675981443811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1675981443811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Contador_via_C -c Contador_via_C " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Contador_via_C -c Contador_via_C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1675981443811 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1675981444738 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1675981444754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675981445083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 19:24:05 2023 " "Processing ended: Thu Feb 09 19:24:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675981445083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675981445083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675981445083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1675981445083 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1675981445726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1675981447133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 19:24:06 2023 " "Processing started: Thu Feb 09 19:24:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675981447133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675981447133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Contador_via_C -c Contador_via_C " "Command: quartus_sta Contador_via_C -c Contador_via_C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675981447133 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1675981447274 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675981447509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1675981447509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1675981447556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1675981447556 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1675981447901 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1675981447996 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1675981447996 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Contador_via_C.sdc " "Synopsys Design Constraints File file not found: 'Contador_via_C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1675981448027 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1675981448042 "|Contador_via_C|CLK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controlador_display_paralelo:cont_disp\|clk_1ms " "Node: Controlador_display_paralelo:cont_disp\|clk_1ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1675981448042 "|Contador_via_C|Controlador_display_paralelo:cont_disp|clk_1ms"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "my_processor:NIOS_II\|my_processor_enable:enable\|data_out " "Node: my_processor:NIOS_II\|my_processor_enable:enable\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1675981448042 "|Contador_via_C|my_processor:NIOS_II|my_processor_enable:enable|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controlador_display_paralelo:cont_disp\|enable1 " "Node: Controlador_display_paralelo:cont_disp\|enable1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1675981448042 "|Contador_via_C|Controlador_display_paralelo:cont_disp|enable1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1675981448153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1675981448153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1675981448153 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1675981448153 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1675981448153 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1675981448200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.971 " "Worst-case setup slack is 45.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.971         0.000 altera_reserved_tck  " "   45.971         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675981448250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 altera_reserved_tck  " "    0.453         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675981448250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.843 " "Worst-case recovery slack is 46.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.843         0.000 altera_reserved_tck  " "   46.843         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675981448250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.184 " "Worst-case removal slack is 1.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.184         0.000 altera_reserved_tck  " "    1.184         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675981448262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.517 " "Worst-case minimum pulse width slack is 49.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.517         0.000 altera_reserved_tck  " "   49.517         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675981448262 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.396 ns " "Worst Case Available Settling Time: 196.396 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448388 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981448388 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1675981448403 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1675981448481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1675981449486 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1675981449831 "|Contador_via_C|CLK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controlador_display_paralelo:cont_disp\|clk_1ms " "Node: Controlador_display_paralelo:cont_disp\|clk_1ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1675981449831 "|Contador_via_C|Controlador_display_paralelo:cont_disp|clk_1ms"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "my_processor:NIOS_II\|my_processor_enable:enable\|data_out " "Node: my_processor:NIOS_II\|my_processor_enable:enable\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1675981449831 "|Contador_via_C|my_processor:NIOS_II|my_processor_enable:enable|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controlador_display_paralelo:cont_disp\|enable1 " "Node: Controlador_display_paralelo:cont_disp\|enable1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1675981449846 "|Contador_via_C|Controlador_display_paralelo:cont_disp|enable1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1675981449846 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1675981449846 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1675981449846 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1675981449846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.434 " "Worst-case setup slack is 46.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.434         0.000 altera_reserved_tck  " "   46.434         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675981449862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 altera_reserved_tck  " "    0.402         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675981449862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.172 " "Worst-case recovery slack is 47.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.172         0.000 altera_reserved_tck  " "   47.172         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675981449862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.089 " "Worst-case removal slack is 1.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.089         0.000 altera_reserved_tck  " "    1.089         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675981449878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.394 " "Worst-case minimum pulse width slack is 49.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.394         0.000 altera_reserved_tck  " "   49.394         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675981449878 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.637 ns " "Worst Case Available Settling Time: 196.637 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449953 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981449953 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1675981449956 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1675981450238 "|Contador_via_C|CLK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controlador_display_paralelo:cont_disp\|clk_1ms " "Node: Controlador_display_paralelo:cont_disp\|clk_1ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1675981450254 "|Contador_via_C|Controlador_display_paralelo:cont_disp|clk_1ms"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "my_processor:NIOS_II\|my_processor_enable:enable\|data_out " "Node: my_processor:NIOS_II\|my_processor_enable:enable\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1675981450254 "|Contador_via_C|my_processor:NIOS_II|my_processor_enable:enable|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controlador_display_paralelo:cont_disp\|enable1 " "Node: Controlador_display_paralelo:cont_disp\|enable1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1675981450254 "|Contador_via_C|Controlador_display_paralelo:cont_disp|enable1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1675981450254 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1675981450254 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1675981450254 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1675981450254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.452 " "Worst-case setup slack is 48.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.452         0.000 altera_reserved_tck  " "   48.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675981450254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 altera_reserved_tck  " "    0.184         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675981450270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.716 " "Worst-case recovery slack is 48.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.716         0.000 altera_reserved_tck  " "   48.716         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675981450270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.500 " "Worst-case removal slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 altera_reserved_tck  " "    0.500         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675981450285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.466 " "Worst-case minimum pulse width slack is 49.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.466         0.000 altera_reserved_tck  " "   49.466         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1675981450285 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.474 ns " "Worst Case Available Settling Time: 198.474 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450364 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1675981450364 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1675981450740 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1675981450740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675981450928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 19:24:10 2023 " "Processing ended: Thu Feb 09 19:24:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675981450928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675981450928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675981450928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675981450928 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 300 s " "Quartus II Full Compilation was successful. 0 errors, 300 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675981451650 ""}
