Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Oct 31 22:28:40 2019
| Host         : sergaljerk-Standard-PC-i440FX-PIIX-1996 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.038        0.000                      0                 3062        0.053        0.000                      0                 3062        9.020        0.000                       0                  1421  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.038        0.000                      0                 3062        0.053        0.000                      0                 3062        9.020        0.000                       0                  1421  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.038ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.580ns (8.309%)  route 6.401ns (91.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 23.355 - 20.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.661     3.793    design_2_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y52         FDRE                                         r  design_2_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  design_2_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.427     5.675    design_2_i/RGB_PWM_0/inst/s00_axi_aresetn
    SLICE_X5Y52          LUT1 (Prop_lut1_I0_O)        0.124     5.799 r  design_2_i/RGB_PWM_0/inst/axi_awready_i_1/O
                         net (fo=430, routed)         4.974    10.773    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/SR[0]
    SLICE_X10Y36         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.505    23.355    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y36         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[3]/C
                         clock pessimism              0.282    23.637    
                         clock uncertainty           -0.302    23.335    
    SLICE_X10Y36         FDRE (Setup_fdre_C_R)       -0.524    22.811    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[3]
  -------------------------------------------------------------------
                         required time                         22.811    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                 12.038    

Slack (MET) :             12.038ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.580ns (8.309%)  route 6.401ns (91.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 23.355 - 20.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.661     3.793    design_2_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y52         FDRE                                         r  design_2_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  design_2_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.427     5.675    design_2_i/RGB_PWM_0/inst/s00_axi_aresetn
    SLICE_X5Y52          LUT1 (Prop_lut1_I0_O)        0.124     5.799 r  design_2_i/RGB_PWM_0/inst/axi_awready_i_1/O
                         net (fo=430, routed)         4.974    10.773    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/SR[0]
    SLICE_X10Y36         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.505    23.355    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y36         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[4]/C
                         clock pessimism              0.282    23.637    
                         clock uncertainty           -0.302    23.335    
    SLICE_X10Y36         FDRE (Setup_fdre_C_R)       -0.524    22.811    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[4]
  -------------------------------------------------------------------
                         required time                         22.811    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                 12.038    

Slack (MET) :             12.038ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.580ns (8.309%)  route 6.401ns (91.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 23.355 - 20.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.661     3.793    design_2_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y52         FDRE                                         r  design_2_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  design_2_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.427     5.675    design_2_i/RGB_PWM_0/inst/s00_axi_aresetn
    SLICE_X5Y52          LUT1 (Prop_lut1_I0_O)        0.124     5.799 r  design_2_i/RGB_PWM_0/inst/axi_awready_i_1/O
                         net (fo=430, routed)         4.974    10.773    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/SR[0]
    SLICE_X10Y36         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.505    23.355    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y36         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[5]/C
                         clock pessimism              0.282    23.637    
                         clock uncertainty           -0.302    23.335    
    SLICE_X10Y36         FDRE (Setup_fdre_C_R)       -0.524    22.811    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[5]
  -------------------------------------------------------------------
                         required time                         22.811    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                 12.038    

Slack (MET) :             12.038ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.580ns (8.309%)  route 6.401ns (91.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 23.355 - 20.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.661     3.793    design_2_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y52         FDRE                                         r  design_2_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  design_2_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.427     5.675    design_2_i/RGB_PWM_0/inst/s00_axi_aresetn
    SLICE_X5Y52          LUT1 (Prop_lut1_I0_O)        0.124     5.799 r  design_2_i/RGB_PWM_0/inst/axi_awready_i_1/O
                         net (fo=430, routed)         4.974    10.773    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/SR[0]
    SLICE_X10Y36         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.505    23.355    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y36         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[6]/C
                         clock pessimism              0.282    23.637    
                         clock uncertainty           -0.302    23.335    
    SLICE_X10Y36         FDRE (Setup_fdre_C_R)       -0.524    22.811    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[6]
  -------------------------------------------------------------------
                         required time                         22.811    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                 12.038    

Slack (MET) :             12.062ns  (required time - arrival time)
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg7_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 1.582ns (21.732%)  route 5.698ns (78.268%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 23.352 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.768     3.900    design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.402     6.635    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X4Y52          LUT4 (Prop_lut4_I3_O)        0.124     6.759 r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=48, routed)          3.365    10.124    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X21Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.248 r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg7[15]_i_1/O
                         net (fo=8, routed)           0.931    11.179    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0
    SLICE_X21Y46         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg7_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.502    23.352    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y46         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg7_reg[15]/C
                         clock pessimism              0.397    23.749    
                         clock uncertainty           -0.302    23.447    
    SLICE_X21Y46         FDRE (Setup_fdre_C_CE)      -0.205    23.242    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg7_reg[15]
  -------------------------------------------------------------------
                         required time                         23.242    
                         arrival time                         -11.179    
  -------------------------------------------------------------------
                         slack                                 12.062    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 3.122ns (45.219%)  route 3.782ns (54.781%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.675     3.807    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y40         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.518     4.325 f  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_B_reg[1]/Q
                         net (fo=2, routed)           1.142     5.467    design_2_i/DUTY_CYCLE_2/inst/i_PULSE_WINDOW[1]
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.591 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.591    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry_i_4_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.123 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.123    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.237    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__0_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.351    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__1_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.465    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__2_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.579    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.693 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.693    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__4_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.807 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     6.808    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__5_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.142 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__6/O[1]
                         net (fo=1, routed)           1.242     8.384    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1[30]
    SLICE_X14Y48         LUT4 (Prop_lut4_I1_O)        0.303     8.687 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.687    design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1_i_1_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     9.001 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1/CO[2]
                         net (fo=1, routed)           0.587     9.588    design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1_n_1
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.313     9.901 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT[31]_i_1/O
                         net (fo=32, routed)          0.810    10.711    design_2_i/DUTY_CYCLE_2/inst/r_COUNT
    SLICE_X10Y50         FDRE                                         r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.495    23.344    design_2_i/DUTY_CYCLE_2/inst/i_CLK
    SLICE_X10Y50         FDRE                                         r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[12]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y50         FDRE (Setup_fdre_C_R)       -0.524    22.800    design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         22.800    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 3.122ns (45.219%)  route 3.782ns (54.781%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.675     3.807    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y40         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.518     4.325 f  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_B_reg[1]/Q
                         net (fo=2, routed)           1.142     5.467    design_2_i/DUTY_CYCLE_2/inst/i_PULSE_WINDOW[1]
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.591 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.591    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry_i_4_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.123 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.123    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.237    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__0_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.351    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__1_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.465    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__2_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.579    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.693 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.693    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__4_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.807 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     6.808    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__5_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.142 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__6/O[1]
                         net (fo=1, routed)           1.242     8.384    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1[30]
    SLICE_X14Y48         LUT4 (Prop_lut4_I1_O)        0.303     8.687 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.687    design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1_i_1_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     9.001 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1/CO[2]
                         net (fo=1, routed)           0.587     9.588    design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1_n_1
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.313     9.901 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT[31]_i_1/O
                         net (fo=32, routed)          0.810    10.711    design_2_i/DUTY_CYCLE_2/inst/r_COUNT
    SLICE_X10Y50         FDRE                                         r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.495    23.344    design_2_i/DUTY_CYCLE_2/inst/i_CLK
    SLICE_X10Y50         FDRE                                         r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[13]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y50         FDRE (Setup_fdre_C_R)       -0.524    22.800    design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         22.800    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 3.122ns (45.219%)  route 3.782ns (54.781%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.675     3.807    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y40         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.518     4.325 f  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_B_reg[1]/Q
                         net (fo=2, routed)           1.142     5.467    design_2_i/DUTY_CYCLE_2/inst/i_PULSE_WINDOW[1]
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.591 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.591    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry_i_4_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.123 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.123    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.237    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__0_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.351    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__1_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.465    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__2_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.579    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.693 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.693    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__4_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.807 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     6.808    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__5_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.142 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__6/O[1]
                         net (fo=1, routed)           1.242     8.384    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1[30]
    SLICE_X14Y48         LUT4 (Prop_lut4_I1_O)        0.303     8.687 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.687    design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1_i_1_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     9.001 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1/CO[2]
                         net (fo=1, routed)           0.587     9.588    design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1_n_1
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.313     9.901 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT[31]_i_1/O
                         net (fo=32, routed)          0.810    10.711    design_2_i/DUTY_CYCLE_2/inst/r_COUNT
    SLICE_X10Y50         FDRE                                         r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.495    23.344    design_2_i/DUTY_CYCLE_2/inst/i_CLK
    SLICE_X10Y50         FDRE                                         r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[14]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y50         FDRE (Setup_fdre_C_R)       -0.524    22.800    design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         22.800    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 3.122ns (45.219%)  route 3.782ns (54.781%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.675     3.807    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y40         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.518     4.325 f  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_B_reg[1]/Q
                         net (fo=2, routed)           1.142     5.467    design_2_i/DUTY_CYCLE_2/inst/i_PULSE_WINDOW[1]
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.591 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.591    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry_i_4_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.123 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.123    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.237    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__0_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.351    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__1_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.465    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__2_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.579    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.693 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.693    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__4_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.807 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     6.808    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__5_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.142 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT1_carry__6/O[1]
                         net (fo=1, routed)           1.242     8.384    design_2_i/DUTY_CYCLE_2/inst/r_COUNT1[30]
    SLICE_X14Y48         LUT4 (Prop_lut4_I1_O)        0.303     8.687 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.687    design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1_i_1_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     9.001 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1/CO[2]
                         net (fo=1, routed)           0.587     9.588    design_2_i/DUTY_CYCLE_2/inst/r_COUNT0_carry__1_n_1
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.313     9.901 r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT[31]_i_1/O
                         net (fo=32, routed)          0.810    10.711    design_2_i/DUTY_CYCLE_2/inst/r_COUNT
    SLICE_X10Y50         FDRE                                         r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.495    23.344    design_2_i/DUTY_CYCLE_2/inst/i_CLK
    SLICE_X10Y50         FDRE                                         r  design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[15]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X10Y50         FDRE (Setup_fdre_C_R)       -0.524    22.800    design_2_i/DUTY_CYCLE_2/inst/r_COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         22.800    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.133ns  (required time - arrival time)
  Source:                 design_2_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.580ns (8.309%)  route 6.401ns (91.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 23.355 - 20.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.661     3.793    design_2_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y52         FDRE                                         r  design_2_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  design_2_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.427     5.675    design_2_i/RGB_PWM_0/inst/s00_axi_aresetn
    SLICE_X5Y52          LUT1 (Prop_lut1_I0_O)        0.124     5.799 r  design_2_i/RGB_PWM_0/inst/axi_awready_i_1/O
                         net (fo=430, routed)         4.974    10.773    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/SR[0]
    SLICE_X11Y36         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        1.505    23.355    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y36         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[0]/C
                         clock pessimism              0.282    23.637    
                         clock uncertainty           -0.302    23.335    
    SLICE_X11Y36         FDRE (Setup_fdre_C_R)       -0.429    22.906    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10_reg[0]
  -------------------------------------------------------------------
                         required time                         22.906    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                 12.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg4_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_R_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.857%)  route 0.242ns (63.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.566     1.485    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y49         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg4_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg4_reg[18]/Q
                         net (fo=2, routed)           0.242     1.868    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg4[18]
    SLICE_X17Y50         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_R_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.829     1.867    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y50         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_R_reg[18]/C
                         clock pessimism             -0.118     1.749    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.066     1.815    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_R_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.103%)  route 0.229ns (61.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.580     1.499    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.229     1.870    design_2_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.895     1.933    design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.815    design_2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.224%)  route 0.257ns (66.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.582     1.501    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.128     1.629 r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.257     1.887    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X0Y49          SRL16E                                       r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.854     1.892    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y49          SRL16E                                       r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.118     1.774    
    SLICE_X0Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.830    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.057%)  route 0.192ns (59.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.580     1.499    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.192     1.819    design_2_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.895     1.933    design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.761    design_2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.652%)  route 0.231ns (55.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.586     1.505    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y48          FDRE                                         r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/Q
                         net (fo=2, routed)           0.231     1.877    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg_n_0_[4]
    SLICE_X2Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.922 r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[4]_INST_0/O
                         net (fo=1, routed)           0.000     1.922    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_awaddr[2]
    SLICE_X2Y50          FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.851     1.889    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y50          FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                         clock pessimism             -0.118     1.771    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     1.863    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.285%)  route 0.215ns (50.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.586     1.505    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y48          FDRE                                         r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.164     1.669 f  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=9, routed)           0.215     1.884    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[42]
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.929 r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.929    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[4]
    SLICE_X5Y50          FDRE                                         r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.851     1.889    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y50          FDRE                                         r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                         clock pessimism             -0.118     1.771    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091     1.862    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.261%)  route 0.233ns (58.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.585     1.504    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y45          FDRE                                         r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.233     1.902    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X0Y50          FDRE                                         r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.849     1.887    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y50          FDRE                                         r  design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.118     1.769    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.059     1.828    design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg9_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PFREQ_VAL_B_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.371%)  route 0.232ns (58.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.562     1.481    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y53          FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg9_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg9_reg[27]/Q
                         net (fo=2, routed)           0.232     1.878    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg9[27]
    SLICE_X7Y49          FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PFREQ_VAL_B_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.837     1.875    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y49          FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PFREQ_VAL_B_reg[27]/C
                         clock pessimism             -0.118     1.757    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.047     1.804    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PFREQ_VAL_B_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg5_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_G_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.704%)  route 0.199ns (57.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.563     1.482    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y49         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg5_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.148     1.630 r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg5_reg[22]/Q
                         net (fo=2, routed)           0.199     1.829    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg5[22]
    SLICE_X20Y50         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_G_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.828     1.866    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y50         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_G_reg[22]/C
                         clock pessimism             -0.118     1.748    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)        -0.001     1.747    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_PSW_VAL_G_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_DC_VAL_R_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.505%)  route 0.280ns (66.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.563     1.482    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y51          FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=2, routed)           0.280     1.903    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg1[22]
    SLICE_X12Y49         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_DC_VAL_R_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1421, routed)        0.837     1.875    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y49         FDRE                                         r  design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_DC_VAL_R_reg[22]/C
                         clock pessimism             -0.118     1.757    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.064     1.821    design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/o_DC_VAL_R_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y40    design_2_i/DUTY_CYCLE_0/inst/r_COUNT_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y40    design_2_i/DUTY_CYCLE_0/inst/r_COUNT_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y40    design_2_i/DUTY_CYCLE_0/inst/r_COUNT_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y40    design_2_i/DUTY_CYCLE_0/inst/r_COUNT_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y41    design_2_i/DUTY_CYCLE_0/inst/r_COUNT_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y41    design_2_i/DUTY_CYCLE_0/inst/r_COUNT_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X18Y52    design_2_i/DUTY_CYCLE_1/inst/r_COUNT_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X18Y45    design_2_i/DUTY_CYCLE_1/inst/r_COUNT_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X18Y52    design_2_i/DUTY_CYCLE_1/inst/r_COUNT_reg[30]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y38     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y38     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y38     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y42     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y42     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y42     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44     design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK



