
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Sep  3 12:23:30 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 503.164 ; gain = 201.398
Command: read_checkpoint -auto_incremental -incremental C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23312
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1375.051 ; gain = 449.461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/top.vhd:70]
INFO: [Synth 8-638] synthesizing module 'signal_generator' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/signal_generator.vhd:49]
	Parameter freq_num bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'prescaler' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/prescaler.vhd:18]
	Parameter max_count bound to: 12207 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'prescaler' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/prescaler.vhd:18]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/counter.vhd:20]
	Parameter width bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/counter.vhd:20]
INFO: [Synth 8-638] synthesizing module 'single_signal_generator' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:47]
	Parameter signal_width bound to: 8 - type: integer 
	Parameter time_counter_width bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sine_ROM' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_ROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'sine_ROM' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_ROM.vhd:41]
INFO: [Synth 8-638] synthesizing module 'square_ROM' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/square_ROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'square_ROM' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/square_ROM.vhd:41]
INFO: [Synth 8-638] synthesizing module 'saw_ROM' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/saw_ROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'saw_ROM' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/saw_ROM.vhd:41]
INFO: [Synth 8-638] synthesizing module 'triangle_ROM' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/triangle_ROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'triangle_ROM' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/triangle_ROM.vhd:41]
INFO: [Synth 8-638] synthesizing module 'freq_rom' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/freq_rom.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'freq_rom' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/freq_rom.vhd:41]
INFO: [Synth 8-638] synthesizing module 'amp_ROM' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/amp_ROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'amp_ROM' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/amp_ROM.vhd:41]
WARNING: [Synth 8-614] signal 'freq_out' is read in the process but is not in the sensitivity list [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:109]
WARNING: [Synth 8-614] signal 'time_counter' is read in the process but is not in the sensitivity list [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:109]
WARNING: [Synth 8-614] signal 'waveform' is read in the process but is not in the sensitivity list [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:109]
WARNING: [Synth 8-614] signal 'sine_addr' is read in the process but is not in the sensitivity list [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:109]
WARNING: [Synth 8-614] signal 'sine_out' is read in the process but is not in the sensitivity list [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:109]
WARNING: [Synth 8-614] signal 'amp_out' is read in the process but is not in the sensitivity list [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:109]
WARNING: [Synth 8-614] signal 'square_out' is read in the process but is not in the sensitivity list [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:109]
WARNING: [Synth 8-614] signal 'saw_out' is read in the process but is not in the sensitivity list [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:109]
WARNING: [Synth 8-614] signal 'triangle_out' is read in the process but is not in the sensitivity list [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:109]
WARNING: [Synth 8-614] signal 'signal_val' is read in the process but is not in the sensitivity list [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'single_signal_generator' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'signal_generator' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/signal_generator.vhd:49]
INFO: [Synth 8-638] synthesizing module 'PWM_generator' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PWM_generator.vhd:47]
	Parameter pwm_bits bound to: 8 - type: integer 
	Parameter clk_cnt_len bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_generator' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PWM_generator.vhd:47]
INFO: [Synth 8-638] synthesizing module 'recorder' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/recorder.vhd:46]
INFO: [Synth 8-638] synthesizing module 'sd_card_controller' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sd_card_controller.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/clock_divider.vhd:18]
	Parameter division_rate_max bound to: 250 - type: integer 
WARNING: [Synth 8-614] signal 'tmp' is read in the process but is not in the sensitivity list [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/clock_divider.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/clock_divider.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sd_card_controller' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sd_card_controller.vhd:64]
INFO: [Synth 8-638] synthesizing module 'data_buffer' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/buffer.vhd:49]
	Parameter buffer_size bound to: 1024 - type: integer 
	Parameter size_register_width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_buffer' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/buffer.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'recorder' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/recorder.vhd:46]
INFO: [Synth 8-638] synthesizing module 'ButtonSync' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/button_sync.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'ButtonSync' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/button_sync.vhd:25]
INFO: [Synth 8-638] synthesizing module 'seven_seg_display' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/seven_seg_display.vhd:45]
INFO: [Synth 8-638] synthesizing module 'prescaler__parameterized0' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/prescaler.vhd:18]
	Parameter max_count bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'prescaler__parameterized0' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/prescaler.vhd:18]
INFO: [Synth 8-638] synthesizing module 'anode_select' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/anode_select.vhd:41]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/anode_select.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'anode_select' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/anode_select.vhd:41]
INFO: [Synth 8-638] synthesizing module 'value_to_digit' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/value_ot_digit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'value_to_digit' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/value_ot_digit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'digit_to_segments' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/digit_to_segments.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'digit_to_segments' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/digit_to_segments.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_display' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/seven_seg_display.vhd:45]
INFO: [Synth 8-638] synthesizing module 'tricolor_led' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/tricolor_led.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'tricolor_led' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/tricolor_led.vhd:43]
INFO: [Synth 8-638] synthesizing module 'keyboard_controller' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/keyboard_controller.vhd:24]
INFO: [Synth 8-638] synthesizing module 'PS2_controller' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PS2_controller.vhd:19]
INFO: [Synth 8-638] synthesizing module 'PS2_pulse_gen' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PS2_pulse_gen.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'PS2_pulse_gen' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PS2_pulse_gen.vhd:15]
INFO: [Synth 8-638] synthesizing module 'PS2_control_unit' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PS2_control_unit.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'PS2_control_unit' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PS2_control_unit.vhd:17]
INFO: [Synth 8-638] synthesizing module 'PS2_SIPO' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PS2_SIPO.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'PS2_SIPO' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PS2_SIPO.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'PS2_controller' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PS2_controller.vhd:19]
INFO: [Synth 8-638] synthesizing module 'PS2_keyStateMapper' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PS2_keyStateMapper.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'PS2_keyStateMapper' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PS2_keyStateMapper.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'keyboard_controller' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/keyboard_controller.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/top.vhd:70]
WARNING: [Synth 8-3936] Found unconnected internal register 'val_reg' and it is trimmed from '26' to '8' bits. [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/triangle_ROM.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PWM_generator.vhd:58]
WARNING: [Synth 8-3848] Net SD_RESET in module/entity recorder does not have driver. [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/recorder.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element keyUp_reg was removed.  [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PS2_keyStateMapper.vhd:30]
WARNING: [Synth 8-3917] design top has port AUD_SD driven by constant 1
WARNING: [Synth 8-7129] Port SD_RESET in module recorder is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1992.027 ; gain = 1066.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1992.027 ; gain = 1066.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1992.027 ; gain = 1066.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.843 . Memory (MB): peak = 1992.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/constrs_1/new/sintetizator.xdc]
Finished Parsing XDC File [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/constrs_1/new/sintetizator.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/constrs_1/new/sintetizator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2117.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2117.062 ; gain = 1191.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2117.062 ; gain = 1191.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2117.062 ; gain = 1191.473
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'signal_val_reg' and it is trimmed from '18' to '9' bits. [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:118]
WARNING: [Synth 8-3936] Found unconnected internal register 'sine_addr_reg' and it is trimmed from '31' to '13' bits. [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:114]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'signal_generator'
WARNING: [Synth 8-3936] Found unconnected internal register 'data_response_reg' and it is trimmed from '8' to '7' bits. [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sd_card_controller.vhd:481]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'recorder'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PS2_pulse_gen'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PS2_control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'sine_signal_reg' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:130]
WARNING: [Synth 8-327] inferring latch for variable 'signal_val_reg' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:118]
WARNING: [Synth 8-327] inferring latch for variable 'freq_in_reg' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:99]
WARNING: [Synth 8-327] inferring latch for variable 'triangle_in_reg' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'saw_in_reg' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'square_in_reg' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'sine_in_reg' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'sine_addr_reg' [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:114]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_reset |                           000001 |                              000
                 st_idle |                           000010 |                              001
            st_wait_freq |                           000100 |                              011
        st_iterate_freqs |                           001000 |                              010
           st_wait_final |                           010000 |                              100
               st_output |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'signal_generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_reset |                             0000 |                             0000
                 st_idle |                             0001 |                             0001
            st_recording |                             0010 |                             0010
     st_finish_recording |                             0011 |                             0011
         st_store_length |                             0100 |                             0100
               st_error2 |                             0101 |                             1000
          st_read_length |                             0110 |                             0101
             st_playback |                             0111 |                             0110
               st_error3 |                             1000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'recorder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st1_idle |                              001 |                               00
              st2_active |                              010 |                               01
                st3_wait |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PS2_pulse_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                      00000000001 |                             0000
                st_start |                      00000000010 |                             0001
                   st_b0 |                      00000000100 |                             0010
                   st_b1 |                      00000001000 |                             0011
                   st_b2 |                      00000010000 |                             0100
                   st_b3 |                      00000100000 |                             0101
                   st_b4 |                      00001000000 |                             0110
                   st_b5 |                      00010000000 |                             0111
                   st_b6 |                      00100000000 |                             1000
                   st_b7 |                      01000000000 |                             1001
                  st_par |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PS2_control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 2117.062 ; gain = 1191.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   31 Bit       Adders := 5     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2060  
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 50    
+---Muxes : 
	  30 Input   40 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 5     
	   2 Input   18 Bit        Muxes := 4     
	  30 Input   17 Bit        Muxes := 1     
	   6 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 6     
	  30 Input   10 Bit        Muxes := 2     
	   9 Input   10 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6152  
	  30 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	  30 Input    7 Bit        Muxes := 1     
	  30 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   6 Input    6 Bit        Muxes := 3     
	  30 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 18    
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8241  
	  30 Input    1 Bit        Muxes := 22    
	   9 Input    1 Bit        Muxes := 27    
	   4 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 3     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'data_response_reg' and it is trimmed from '7' to '6' bits. [C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sd_card_controller.vhd:481]
WARNING: [Synth 8-3917] design top has port AUD_SD driven by constant 1
WARNING: [Synth 8-7129] Port SW[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module top is either unconnected or has no load
DSP Report: Generating DSP multOp, operation Mode is: A*(B:0xff).
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: A*(B:0xff).
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: A*(B:0xff).
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP sine_addr2, operation Mode is: A*B.
DSP Report: operator sine_addr2 is absorbed into DSP sine_addr2.
DSP Report: operator sine_addr2 is absorbed into DSP sine_addr2.
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "keyboard_controller/PS2_keyStateMapper/freq_register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "keyboard_controller/PS2_keyStateMapper/freq_register" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-7129] Port time_counter[24] in module single_signal_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port time_counter[23] in module single_signal_generator is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/pwm_out_tristate_oe_reg )
WARNING: [Synth 8-3332] Sequential element (square_in_reg[11]) is unused and will be removed from module single_signal_generator.
WARNING: [Synth 8-3332] Sequential element (square_in_reg[10]) is unused and will be removed from module single_signal_generator.
WARNING: [Synth 8-3332] Sequential element (square_in_reg[9]) is unused and will be removed from module single_signal_generator.
WARNING: [Synth 8-3332] Sequential element (square_in_reg[8]) is unused and will be removed from module single_signal_generator.
WARNING: [Synth 8-3332] Sequential element (square_in_reg[7]) is unused and will be removed from module single_signal_generator.
WARNING: [Synth 8-3332] Sequential element (square_in_reg[6]) is unused and will be removed from module single_signal_generator.
WARNING: [Synth 8-3332] Sequential element (square_in_reg[5]) is unused and will be removed from module single_signal_generator.
WARNING: [Synth 8-3332] Sequential element (square_in_reg[4]) is unused and will be removed from module single_signal_generator.
WARNING: [Synth 8-3332] Sequential element (square_in_reg[3]) is unused and will be removed from module single_signal_generator.
WARNING: [Synth 8-3332] Sequential element (square_in_reg[2]) is unused and will be removed from module single_signal_generator.
WARNING: [Synth 8-3332] Sequential element (square_in_reg[1]) is unused and will be removed from module single_signal_generator.
WARNING: [Synth 8-3332] Sequential element (square_in_reg[0]) is unused and will be removed from module single_signal_generator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:28 . Memory (MB): peak = 2117.062 ; gain = 1191.473
---------------------------------------------------------------------------------
 Sort Area is top__GC0 sine_addr2_4 : 0 0 : 3128 3128 : Used 1 time 0
 Sort Area is top__GC0 multOp_0 : 0 0 : 386 386 : Used 1 time 0
 Sort Area is top__GC0 multOp_2 : 0 0 : 386 386 : Used 1 time 0
 Sort Area is top__GC0 multOp_3 : 0 0 : 386 386 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|sine_ROM           | ROM[0]     | 8192x8        | LUT            | 
|freq_rom           | ROM[0]     | 64x21         | LUT            | 
|amp_ROM            | ROM[0]     | 64x8          | LUT            | 
|sd_card_controller | p_0_out    | 32x8          | LUT            | 
+-------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|saw_ROM                 | A*(B:0xff)  | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|triangle_ROM            | A*(B:0xff)  | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|triangle_ROM            | A*(B:0xff)  | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_signal_generator | A*B         | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:02:39 . Memory (MB): peak = 2117.062 ; gain = 1191.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:42 . Memory (MB): peak = 2117.062 ; gain = 1191.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:02:52 . Memory (MB): peak = 2117.062 ; gain = 1191.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:36 ; elapsed = 00:03:04 . Memory (MB): peak = 2117.062 ; gain = 1191.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:37 ; elapsed = 00:03:04 . Memory (MB): peak = 2117.062 ; gain = 1191.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:40 ; elapsed = 00:03:08 . Memory (MB): peak = 2117.062 ; gain = 1191.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:41 ; elapsed = 00:03:08 . Memory (MB): peak = 2117.062 ; gain = 1191.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:48 ; elapsed = 00:03:16 . Memory (MB): peak = 2117.062 ; gain = 1191.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:48 ; elapsed = 00:03:16 . Memory (MB): peak = 2117.062 ; gain = 1191.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|single_signal_generator | A*B'        | 21     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|saw_ROM                 | A*B         | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|triangle_ROM            | A*B         | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|triangle_ROM            | A*B         | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   382|
|3     |DSP48E1 |     4|
|5     |LUT1    |   169|
|6     |LUT2    |  1059|
|7     |LUT3    |   909|
|8     |LUT4    |  2906|
|9     |LUT5    | 11093|
|10    |LUT6    |  8527|
|11    |MUXF7   |    55|
|12    |MUXF8   |     6|
|13    |FDCE    |    68|
|14    |FDPE    |     9|
|15    |FDRE    | 16926|
|16    |FDSE    |    33|
|17    |LD      |    78|
|18    |IBUF    |    10|
|19    |OBUF    |    40|
|20    |OBUFT   |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:48 ; elapsed = 00:03:16 . Memory (MB): peak = 2117.062 ; gain = 1191.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:25 ; elapsed = 00:03:21 . Memory (MB): peak = 2117.062 ; gain = 1066.438
Synthesis Optimization Complete : Time (s): cpu = 00:02:48 ; elapsed = 00:03:30 . Memory (MB): peak = 2117.062 ; gain = 1191.473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.383 . Memory (MB): peak = 2117.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 525 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2117.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  LD => LDCE: 78 instances

Synth Design complete | Checksum: bb222e9
INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:57 ; elapsed = 00:03:41 . Memory (MB): peak = 2117.062 ; gain = 1608.875
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2117.062 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/DejanJarc/Desktop/DN/DN_project_synthesizer/DN_project_synthesizer.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  3 12:27:23 2024...
