INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_Y9JEWS
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/ip/sys_pll/sys_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/ip/sys_pll/sys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/adc_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/aq_axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aq_axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/lut_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lut_config
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_test
INFO: [VRFC 10-2458] undeclared symbol debug_cnt, assumed default net type wire [/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/imports/rtl/mem_test.v:101]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_config
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/bd/system/hdl/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.srcs/sources_1/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.ip_user_files/bd/system/ip/system_proc_sys_reset_0_0/sim/system_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_proc_sys_reset_0_0
