# Fundamental-Experiment-of-Digital-Logic-and-Processor

## Overview
The course project of MIPS five-stage pipeline processor, for the 2024 summer semester @EE Dept, Tsinghua.  
Completed by myself in July 2024.

## Contents
- **srcs**: The source files for the MIPS processor.
- **sims**: Testbench used to test the functionality of the processor.
- **constrs**: Constraint documents.
- **mips**: Assembly code used for input test data.
