--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/fs/cad3/xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s
1 -n 3 -fastpaths -xml mkML605Test.twx mkML605Test.ncd -o mkML605Test.twr
mkML605Test.pcf

Design file:              mkML605Test.ncd
Physical constraint file: mkML605Test.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_MAINCLK = PERIOD TIMEGRP "CLK" 15 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 320694535645412160 paths analyzed, 6782 endpoints analyzed, 3587 failing endpoints
 3587 timing errors detected. (3587 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.310ns.
--------------------------------------------------------------------------------

Paths for end point m/le2_pe_vec_2_pos_partial_sum_13 (SLICE_X86Y118.C5), 205202328647059 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/le2_pe_vec_2_pos_partial_sum_2 (FF)
  Destination:          m/le2_pe_vec_2_pos_partial_sum_13 (FF)
  Requirement:          15.000ns
  Data Path Delay:      21.180ns (Levels of Logic = 27)
  Clock Path Skew:      -0.095ns (1.551 - 1.646)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/le2_pe_vec_2_pos_partial_sum_2 to m/le2_pe_vec_2_pos_partial_sum_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y120.AQ     Tcko                  0.337   m/le2_pe_vec_2_pos_partial_sum<5>
                                                       m/le2_pe_vec_2_pos_partial_sum_2
    SLICE_X84Y102.C5     net (fanout=4)        1.169   m/le2_pe_vec_2_pos_partial_sum<2>
    SLICE_X84Y102.COUT   Topcyc                0.340   m/Mmux_x__h205598_rs_cy<3>
                                                       m/Mmux_x__h205598_rs_lut<2>_INV_0
                                                       m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<7>
                                                       m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<11>
                                                       m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<15>
                                                       m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<19>
                                                       m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<23>
                                                       m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<27>
                                                       m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<31>
                                                       m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<35>
                                                       m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<39>
                                                       m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<43>
                                                       m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.BMUX   Tcinb                 0.276   m/x__h205598<47>
                                                       m/Mmux_x__h205598_rs_xor<47>
    DSP48_X4Y42.B11      net (fanout=3)        1.302   m/x__h205598<45>
    DSP48_X4Y42.PCOUT0   Tdspdo_B_PCOUT_MULT   3.691   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
    DSP48_X4Y43.PCIN0    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCIN_0
    DSP48_X4Y43.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
    DSP48_X4Y44.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCIN_9
    DSP48_X4Y44.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
    DSP48_X4Y45.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13_PCIN_9
    DSP48_X4Y45.P2       Tdspdo_PCIN_P         1.591   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
    SLICE_X100Y115.B6    net (fanout=2)        0.712   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_36
    SLICE_X100Y115.COUT  Topcyb                0.406   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_lut<38>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.CIN   net (fanout=1)        0.000   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.BMUX  Tcinb                 0.276   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
    SLICE_X85Y116.A6     net (fanout=2)        0.909   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_74
    SLICE_X85Y116.DMUX   Topad                 0.614   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_lut<74>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
    SLICE_X71Y127.B5     net (fanout=2)        0.978   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269<77>
    SLICE_X71Y127.COUT   Topcyb                0.404   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_lut<77>_INV_0
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.CIN    net (fanout=1)        0.000   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.BMUX   Tcinb                 0.273   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
    SLICE_X84Y128.B5     net (fanout=1)        0.555   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT<81>
    SLICE_X84Y128.COUT   Topcyb                0.406   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
                                                       m/Mmux_x__h205530591
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.CIN    net (fanout=1)        0.000   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.AMUX   Tcina                 0.213   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
    SLICE_X85Y131.C3     net (fanout=2)        0.701   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278<60>
    SLICE_X85Y131.C      Tilo                  0.068   N1086
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o1_SW0
    SLICE_X86Y123.A6     net (fanout=15)       0.670   N1086
    SLICE_X86Y123.A      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B5     net (fanout=16)       0.331   m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o5
    SLICE_X86Y118.C5     net (fanout=18)       0.595   m/x__h204946[71]_x__h204946[47]_AND_411_o
    SLICE_X86Y118.CLK    Tas                   0.073   m/le2_pe_vec_2_pos_partial_sum<13>
                                                       m/le2_pe_vec_2_pos_partial_sum$D_IN<35>
                                                       m/le2_pe_vec_2_pos_partial_sum_13
    -------------------------------------------------  ---------------------------
    Total                                     21.180ns (13.252ns logic, 7.928ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/le2_pe_vec_2_pos_partial_sum_2 (FF)
  Destination:          m/le2_pe_vec_2_pos_partial_sum_13 (FF)
  Requirement:          15.000ns
  Data Path Delay:      21.180ns (Levels of Logic = 27)
  Clock Path Skew:      -0.095ns (1.551 - 1.646)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/le2_pe_vec_2_pos_partial_sum_2 to m/le2_pe_vec_2_pos_partial_sum_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y120.AQ     Tcko                  0.337   m/le2_pe_vec_2_pos_partial_sum<5>
                                                       m/le2_pe_vec_2_pos_partial_sum_2
    SLICE_X84Y102.C5     net (fanout=4)        1.169   m/le2_pe_vec_2_pos_partial_sum<2>
    SLICE_X84Y102.COUT   Topcyc                0.340   m/Mmux_x__h205598_rs_cy<3>
                                                       m/Mmux_x__h205598_rs_lut<2>_INV_0
                                                       m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<7>
                                                       m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<11>
                                                       m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<15>
                                                       m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<19>
                                                       m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<23>
                                                       m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<27>
                                                       m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<31>
                                                       m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<35>
                                                       m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<39>
                                                       m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<43>
                                                       m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.BMUX   Tcinb                 0.276   m/x__h205598<47>
                                                       m/Mmux_x__h205598_rs_xor<47>
    DSP48_X4Y42.B11      net (fanout=3)        1.302   m/x__h205598<45>
    DSP48_X4Y42.PCOUT9   Tdspdo_B_PCOUT_MULT   3.691   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
    DSP48_X4Y43.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCIN_9
    DSP48_X4Y43.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
    DSP48_X4Y44.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCIN_9
    DSP48_X4Y44.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
    DSP48_X4Y45.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13_PCIN_9
    DSP48_X4Y45.P2       Tdspdo_PCIN_P         1.591   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
    SLICE_X100Y115.B6    net (fanout=2)        0.712   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_36
    SLICE_X100Y115.COUT  Topcyb                0.406   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_lut<38>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.CIN   net (fanout=1)        0.000   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.BMUX  Tcinb                 0.276   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
    SLICE_X85Y116.A6     net (fanout=2)        0.909   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_74
    SLICE_X85Y116.DMUX   Topad                 0.614   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_lut<74>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
    SLICE_X71Y127.B5     net (fanout=2)        0.978   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269<77>
    SLICE_X71Y127.COUT   Topcyb                0.404   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_lut<77>_INV_0
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.CIN    net (fanout=1)        0.000   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.BMUX   Tcinb                 0.273   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
    SLICE_X84Y128.B5     net (fanout=1)        0.555   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT<81>
    SLICE_X84Y128.COUT   Topcyb                0.406   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
                                                       m/Mmux_x__h205530591
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.CIN    net (fanout=1)        0.000   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.AMUX   Tcina                 0.213   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
    SLICE_X85Y131.C3     net (fanout=2)        0.701   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278<60>
    SLICE_X85Y131.C      Tilo                  0.068   N1086
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o1_SW0
    SLICE_X86Y123.A6     net (fanout=15)       0.670   N1086
    SLICE_X86Y123.A      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B5     net (fanout=16)       0.331   m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o5
    SLICE_X86Y118.C5     net (fanout=18)       0.595   m/x__h204946[71]_x__h204946[47]_AND_411_o
    SLICE_X86Y118.CLK    Tas                   0.073   m/le2_pe_vec_2_pos_partial_sum<13>
                                                       m/le2_pe_vec_2_pos_partial_sum$D_IN<35>
                                                       m/le2_pe_vec_2_pos_partial_sum_13
    -------------------------------------------------  ---------------------------
    Total                                     21.180ns (13.252ns logic, 7.928ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/le2_pe_vec_2_pos_partial_sum_2 (FF)
  Destination:          m/le2_pe_vec_2_pos_partial_sum_13 (FF)
  Requirement:          15.000ns
  Data Path Delay:      21.180ns (Levels of Logic = 27)
  Clock Path Skew:      -0.095ns (1.551 - 1.646)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/le2_pe_vec_2_pos_partial_sum_2 to m/le2_pe_vec_2_pos_partial_sum_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y120.AQ     Tcko                  0.337   m/le2_pe_vec_2_pos_partial_sum<5>
                                                       m/le2_pe_vec_2_pos_partial_sum_2
    SLICE_X84Y102.C5     net (fanout=4)        1.169   m/le2_pe_vec_2_pos_partial_sum<2>
    SLICE_X84Y102.COUT   Topcyc                0.340   m/Mmux_x__h205598_rs_cy<3>
                                                       m/Mmux_x__h205598_rs_lut<2>_INV_0
                                                       m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<7>
                                                       m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<11>
                                                       m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<15>
                                                       m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<19>
                                                       m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<23>
                                                       m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<27>
                                                       m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<31>
                                                       m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<35>
                                                       m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<39>
                                                       m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<43>
                                                       m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.BMUX   Tcinb                 0.276   m/x__h205598<47>
                                                       m/Mmux_x__h205598_rs_xor<47>
    DSP48_X4Y42.B11      net (fanout=3)        1.302   m/x__h205598<45>
    DSP48_X4Y42.PCOUT1   Tdspdo_B_PCOUT_MULT   3.691   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
    DSP48_X4Y43.PCIN1    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCIN_1
    DSP48_X4Y43.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
    DSP48_X4Y44.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCIN_9
    DSP48_X4Y44.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
    DSP48_X4Y45.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13_PCIN_9
    DSP48_X4Y45.P2       Tdspdo_PCIN_P         1.591   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
    SLICE_X100Y115.B6    net (fanout=2)        0.712   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_36
    SLICE_X100Y115.COUT  Topcyb                0.406   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_lut<38>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.CIN   net (fanout=1)        0.000   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.BMUX  Tcinb                 0.276   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
    SLICE_X85Y116.A6     net (fanout=2)        0.909   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_74
    SLICE_X85Y116.DMUX   Topad                 0.614   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_lut<74>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
    SLICE_X71Y127.B5     net (fanout=2)        0.978   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269<77>
    SLICE_X71Y127.COUT   Topcyb                0.404   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_lut<77>_INV_0
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.CIN    net (fanout=1)        0.000   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.BMUX   Tcinb                 0.273   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
    SLICE_X84Y128.B5     net (fanout=1)        0.555   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT<81>
    SLICE_X84Y128.COUT   Topcyb                0.406   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
                                                       m/Mmux_x__h205530591
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.CIN    net (fanout=1)        0.000   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.AMUX   Tcina                 0.213   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
    SLICE_X85Y131.C3     net (fanout=2)        0.701   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278<60>
    SLICE_X85Y131.C      Tilo                  0.068   N1086
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o1_SW0
    SLICE_X86Y123.A6     net (fanout=15)       0.670   N1086
    SLICE_X86Y123.A      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B5     net (fanout=16)       0.331   m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o5
    SLICE_X86Y118.C5     net (fanout=18)       0.595   m/x__h204946[71]_x__h204946[47]_AND_411_o
    SLICE_X86Y118.CLK    Tas                   0.073   m/le2_pe_vec_2_pos_partial_sum<13>
                                                       m/le2_pe_vec_2_pos_partial_sum$D_IN<35>
                                                       m/le2_pe_vec_2_pos_partial_sum_13
    -------------------------------------------------  ---------------------------
    Total                                     21.180ns (13.252ns logic, 7.928ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point m/le2_pe_vec_2_pos_partial_sum_3 (SLICE_X86Y116.A6), 205202328647059 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/le2_pe_vec_2_pos_partial_sum_2 (FF)
  Destination:          m/le2_pe_vec_2_pos_partial_sum_3 (FF)
  Requirement:          15.000ns
  Data Path Delay:      21.125ns (Levels of Logic = 27)
  Clock Path Skew:      -0.095ns (1.551 - 1.646)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/le2_pe_vec_2_pos_partial_sum_2 to m/le2_pe_vec_2_pos_partial_sum_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y120.AQ     Tcko                  0.337   m/le2_pe_vec_2_pos_partial_sum<5>
                                                       m/le2_pe_vec_2_pos_partial_sum_2
    SLICE_X84Y102.C5     net (fanout=4)        1.169   m/le2_pe_vec_2_pos_partial_sum<2>
    SLICE_X84Y102.COUT   Topcyc                0.340   m/Mmux_x__h205598_rs_cy<3>
                                                       m/Mmux_x__h205598_rs_lut<2>_INV_0
                                                       m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<7>
                                                       m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<11>
                                                       m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<15>
                                                       m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<19>
                                                       m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<23>
                                                       m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<27>
                                                       m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<31>
                                                       m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<35>
                                                       m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<39>
                                                       m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<43>
                                                       m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.BMUX   Tcinb                 0.276   m/x__h205598<47>
                                                       m/Mmux_x__h205598_rs_xor<47>
    DSP48_X4Y42.B11      net (fanout=3)        1.302   m/x__h205598<45>
    DSP48_X4Y42.PCOUT0   Tdspdo_B_PCOUT_MULT   3.691   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
    DSP48_X4Y43.PCIN0    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCIN_0
    DSP48_X4Y43.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
    DSP48_X4Y44.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCIN_9
    DSP48_X4Y44.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
    DSP48_X4Y45.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13_PCIN_9
    DSP48_X4Y45.P2       Tdspdo_PCIN_P         1.591   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
    SLICE_X100Y115.B6    net (fanout=2)        0.712   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_36
    SLICE_X100Y115.COUT  Topcyb                0.406   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_lut<38>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.CIN   net (fanout=1)        0.000   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.BMUX  Tcinb                 0.276   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
    SLICE_X85Y116.A6     net (fanout=2)        0.909   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_74
    SLICE_X85Y116.DMUX   Topad                 0.614   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_lut<74>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
    SLICE_X71Y127.B5     net (fanout=2)        0.978   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269<77>
    SLICE_X71Y127.COUT   Topcyb                0.404   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_lut<77>_INV_0
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.CIN    net (fanout=1)        0.000   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.BMUX   Tcinb                 0.273   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
    SLICE_X84Y128.B5     net (fanout=1)        0.555   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT<81>
    SLICE_X84Y128.COUT   Topcyb                0.406   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
                                                       m/Mmux_x__h205530591
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.CIN    net (fanout=1)        0.000   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.AMUX   Tcina                 0.213   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
    SLICE_X85Y131.C3     net (fanout=2)        0.701   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278<60>
    SLICE_X85Y131.C      Tilo                  0.068   N1086
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o1_SW0
    SLICE_X86Y123.A6     net (fanout=15)       0.670   N1086
    SLICE_X86Y123.A      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B5     net (fanout=16)       0.331   m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o5
    SLICE_X86Y116.A6     net (fanout=18)       0.540   m/x__h204946[71]_x__h204946[47]_AND_411_o
    SLICE_X86Y116.CLK    Tas                   0.073   m/le2_pe_vec_2_pos_partial_sum<3>
                                                       m/le2_pe_vec_2_pos_partial_sum$D_IN<45>
                                                       m/le2_pe_vec_2_pos_partial_sum_3
    -------------------------------------------------  ---------------------------
    Total                                     21.125ns (13.252ns logic, 7.873ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/le2_pe_vec_2_pos_partial_sum_2 (FF)
  Destination:          m/le2_pe_vec_2_pos_partial_sum_3 (FF)
  Requirement:          15.000ns
  Data Path Delay:      21.125ns (Levels of Logic = 27)
  Clock Path Skew:      -0.095ns (1.551 - 1.646)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/le2_pe_vec_2_pos_partial_sum_2 to m/le2_pe_vec_2_pos_partial_sum_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y120.AQ     Tcko                  0.337   m/le2_pe_vec_2_pos_partial_sum<5>
                                                       m/le2_pe_vec_2_pos_partial_sum_2
    SLICE_X84Y102.C5     net (fanout=4)        1.169   m/le2_pe_vec_2_pos_partial_sum<2>
    SLICE_X84Y102.COUT   Topcyc                0.340   m/Mmux_x__h205598_rs_cy<3>
                                                       m/Mmux_x__h205598_rs_lut<2>_INV_0
                                                       m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<7>
                                                       m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<11>
                                                       m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<15>
                                                       m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<19>
                                                       m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<23>
                                                       m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<27>
                                                       m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<31>
                                                       m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<35>
                                                       m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<39>
                                                       m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<43>
                                                       m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.BMUX   Tcinb                 0.276   m/x__h205598<47>
                                                       m/Mmux_x__h205598_rs_xor<47>
    DSP48_X4Y42.B11      net (fanout=3)        1.302   m/x__h205598<45>
    DSP48_X4Y42.PCOUT9   Tdspdo_B_PCOUT_MULT   3.691   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
    DSP48_X4Y43.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCIN_9
    DSP48_X4Y43.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
    DSP48_X4Y44.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCIN_9
    DSP48_X4Y44.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
    DSP48_X4Y45.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13_PCIN_9
    DSP48_X4Y45.P2       Tdspdo_PCIN_P         1.591   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
    SLICE_X100Y115.B6    net (fanout=2)        0.712   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_36
    SLICE_X100Y115.COUT  Topcyb                0.406   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_lut<38>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.CIN   net (fanout=1)        0.000   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.BMUX  Tcinb                 0.276   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
    SLICE_X85Y116.A6     net (fanout=2)        0.909   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_74
    SLICE_X85Y116.DMUX   Topad                 0.614   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_lut<74>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
    SLICE_X71Y127.B5     net (fanout=2)        0.978   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269<77>
    SLICE_X71Y127.COUT   Topcyb                0.404   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_lut<77>_INV_0
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.CIN    net (fanout=1)        0.000   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.BMUX   Tcinb                 0.273   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
    SLICE_X84Y128.B5     net (fanout=1)        0.555   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT<81>
    SLICE_X84Y128.COUT   Topcyb                0.406   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
                                                       m/Mmux_x__h205530591
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.CIN    net (fanout=1)        0.000   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.AMUX   Tcina                 0.213   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
    SLICE_X85Y131.C3     net (fanout=2)        0.701   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278<60>
    SLICE_X85Y131.C      Tilo                  0.068   N1086
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o1_SW0
    SLICE_X86Y123.A6     net (fanout=15)       0.670   N1086
    SLICE_X86Y123.A      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B5     net (fanout=16)       0.331   m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o5
    SLICE_X86Y116.A6     net (fanout=18)       0.540   m/x__h204946[71]_x__h204946[47]_AND_411_o
    SLICE_X86Y116.CLK    Tas                   0.073   m/le2_pe_vec_2_pos_partial_sum<3>
                                                       m/le2_pe_vec_2_pos_partial_sum$D_IN<45>
                                                       m/le2_pe_vec_2_pos_partial_sum_3
    -------------------------------------------------  ---------------------------
    Total                                     21.125ns (13.252ns logic, 7.873ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/le2_pe_vec_2_pos_partial_sum_2 (FF)
  Destination:          m/le2_pe_vec_2_pos_partial_sum_3 (FF)
  Requirement:          15.000ns
  Data Path Delay:      21.125ns (Levels of Logic = 27)
  Clock Path Skew:      -0.095ns (1.551 - 1.646)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/le2_pe_vec_2_pos_partial_sum_2 to m/le2_pe_vec_2_pos_partial_sum_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y120.AQ     Tcko                  0.337   m/le2_pe_vec_2_pos_partial_sum<5>
                                                       m/le2_pe_vec_2_pos_partial_sum_2
    SLICE_X84Y102.C5     net (fanout=4)        1.169   m/le2_pe_vec_2_pos_partial_sum<2>
    SLICE_X84Y102.COUT   Topcyc                0.340   m/Mmux_x__h205598_rs_cy<3>
                                                       m/Mmux_x__h205598_rs_lut<2>_INV_0
                                                       m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<7>
                                                       m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<11>
                                                       m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<15>
                                                       m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<19>
                                                       m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<23>
                                                       m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<27>
                                                       m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<31>
                                                       m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<35>
                                                       m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<39>
                                                       m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<43>
                                                       m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.BMUX   Tcinb                 0.276   m/x__h205598<47>
                                                       m/Mmux_x__h205598_rs_xor<47>
    DSP48_X4Y42.B11      net (fanout=3)        1.302   m/x__h205598<45>
    DSP48_X4Y42.PCOUT1   Tdspdo_B_PCOUT_MULT   3.691   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
    DSP48_X4Y43.PCIN1    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCIN_1
    DSP48_X4Y43.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
    DSP48_X4Y44.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCIN_9
    DSP48_X4Y44.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
    DSP48_X4Y45.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13_PCIN_9
    DSP48_X4Y45.P2       Tdspdo_PCIN_P         1.591   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
    SLICE_X100Y115.B6    net (fanout=2)        0.712   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_36
    SLICE_X100Y115.COUT  Topcyb                0.406   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_lut<38>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.CIN   net (fanout=1)        0.000   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.BMUX  Tcinb                 0.276   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
    SLICE_X85Y116.A6     net (fanout=2)        0.909   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_74
    SLICE_X85Y116.DMUX   Topad                 0.614   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_lut<74>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
    SLICE_X71Y127.B5     net (fanout=2)        0.978   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269<77>
    SLICE_X71Y127.COUT   Topcyb                0.404   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_lut<77>_INV_0
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.CIN    net (fanout=1)        0.000   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.BMUX   Tcinb                 0.273   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
    SLICE_X84Y128.B5     net (fanout=1)        0.555   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT<81>
    SLICE_X84Y128.COUT   Topcyb                0.406   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
                                                       m/Mmux_x__h205530591
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.CIN    net (fanout=1)        0.000   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.AMUX   Tcina                 0.213   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
    SLICE_X85Y131.C3     net (fanout=2)        0.701   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278<60>
    SLICE_X85Y131.C      Tilo                  0.068   N1086
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o1_SW0
    SLICE_X86Y123.A6     net (fanout=15)       0.670   N1086
    SLICE_X86Y123.A      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B5     net (fanout=16)       0.331   m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o5
    SLICE_X86Y116.A6     net (fanout=18)       0.540   m/x__h204946[71]_x__h204946[47]_AND_411_o
    SLICE_X86Y116.CLK    Tas                   0.073   m/le2_pe_vec_2_pos_partial_sum<3>
                                                       m/le2_pe_vec_2_pos_partial_sum$D_IN<45>
                                                       m/le2_pe_vec_2_pos_partial_sum_3
    -------------------------------------------------  ---------------------------
    Total                                     21.125ns (13.252ns logic, 7.873ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point m/le2_pe_vec_2_pos_partial_sum_12 (SLICE_X86Y118.A6), 205202328647059 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/le2_pe_vec_2_pos_partial_sum_2 (FF)
  Destination:          m/le2_pe_vec_2_pos_partial_sum_12 (FF)
  Requirement:          15.000ns
  Data Path Delay:      21.113ns (Levels of Logic = 27)
  Clock Path Skew:      -0.095ns (1.551 - 1.646)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/le2_pe_vec_2_pos_partial_sum_2 to m/le2_pe_vec_2_pos_partial_sum_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y120.AQ     Tcko                  0.337   m/le2_pe_vec_2_pos_partial_sum<5>
                                                       m/le2_pe_vec_2_pos_partial_sum_2
    SLICE_X84Y102.C5     net (fanout=4)        1.169   m/le2_pe_vec_2_pos_partial_sum<2>
    SLICE_X84Y102.COUT   Topcyc                0.340   m/Mmux_x__h205598_rs_cy<3>
                                                       m/Mmux_x__h205598_rs_lut<2>_INV_0
                                                       m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<7>
                                                       m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<11>
                                                       m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<15>
                                                       m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<19>
                                                       m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<23>
                                                       m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<27>
                                                       m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<31>
                                                       m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<35>
                                                       m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<39>
                                                       m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<43>
                                                       m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.BMUX   Tcinb                 0.276   m/x__h205598<47>
                                                       m/Mmux_x__h205598_rs_xor<47>
    DSP48_X4Y42.B11      net (fanout=3)        1.302   m/x__h205598<45>
    DSP48_X4Y42.PCOUT0   Tdspdo_B_PCOUT_MULT   3.691   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
    DSP48_X4Y43.PCIN0    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCIN_0
    DSP48_X4Y43.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
    DSP48_X4Y44.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCIN_9
    DSP48_X4Y44.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
    DSP48_X4Y45.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13_PCIN_9
    DSP48_X4Y45.P2       Tdspdo_PCIN_P         1.591   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
    SLICE_X100Y115.B6    net (fanout=2)        0.712   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_36
    SLICE_X100Y115.COUT  Topcyb                0.406   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_lut<38>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.CIN   net (fanout=1)        0.000   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.BMUX  Tcinb                 0.276   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
    SLICE_X85Y116.A6     net (fanout=2)        0.909   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_74
    SLICE_X85Y116.DMUX   Topad                 0.614   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_lut<74>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
    SLICE_X71Y127.B5     net (fanout=2)        0.978   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269<77>
    SLICE_X71Y127.COUT   Topcyb                0.404   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_lut<77>_INV_0
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.CIN    net (fanout=1)        0.000   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.BMUX   Tcinb                 0.273   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
    SLICE_X84Y128.B5     net (fanout=1)        0.555   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT<81>
    SLICE_X84Y128.COUT   Topcyb                0.406   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
                                                       m/Mmux_x__h205530591
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.CIN    net (fanout=1)        0.000   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.AMUX   Tcina                 0.213   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
    SLICE_X85Y131.C3     net (fanout=2)        0.701   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278<60>
    SLICE_X85Y131.C      Tilo                  0.068   N1086
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o1_SW0
    SLICE_X86Y123.A6     net (fanout=15)       0.670   N1086
    SLICE_X86Y123.A      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B5     net (fanout=16)       0.331   m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o5
    SLICE_X86Y118.A6     net (fanout=18)       0.528   m/x__h204946[71]_x__h204946[47]_AND_411_o
    SLICE_X86Y118.CLK    Tas                   0.073   m/le2_pe_vec_2_pos_partial_sum<13>
                                                       m/le2_pe_vec_2_pos_partial_sum$D_IN<36>
                                                       m/le2_pe_vec_2_pos_partial_sum_12
    -------------------------------------------------  ---------------------------
    Total                                     21.113ns (13.252ns logic, 7.861ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/le2_pe_vec_2_pos_partial_sum_2 (FF)
  Destination:          m/le2_pe_vec_2_pos_partial_sum_12 (FF)
  Requirement:          15.000ns
  Data Path Delay:      21.113ns (Levels of Logic = 27)
  Clock Path Skew:      -0.095ns (1.551 - 1.646)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/le2_pe_vec_2_pos_partial_sum_2 to m/le2_pe_vec_2_pos_partial_sum_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y120.AQ     Tcko                  0.337   m/le2_pe_vec_2_pos_partial_sum<5>
                                                       m/le2_pe_vec_2_pos_partial_sum_2
    SLICE_X84Y102.C5     net (fanout=4)        1.169   m/le2_pe_vec_2_pos_partial_sum<2>
    SLICE_X84Y102.COUT   Topcyc                0.340   m/Mmux_x__h205598_rs_cy<3>
                                                       m/Mmux_x__h205598_rs_lut<2>_INV_0
                                                       m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<7>
                                                       m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<11>
                                                       m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<15>
                                                       m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<19>
                                                       m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<23>
                                                       m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<27>
                                                       m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<31>
                                                       m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<35>
                                                       m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<39>
                                                       m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<43>
                                                       m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.BMUX   Tcinb                 0.276   m/x__h205598<47>
                                                       m/Mmux_x__h205598_rs_xor<47>
    DSP48_X4Y42.B11      net (fanout=3)        1.302   m/x__h205598<45>
    DSP48_X4Y42.PCOUT9   Tdspdo_B_PCOUT_MULT   3.691   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
    DSP48_X4Y43.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCIN_9
    DSP48_X4Y43.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
    DSP48_X4Y44.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCIN_9
    DSP48_X4Y44.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
    DSP48_X4Y45.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13_PCIN_9
    DSP48_X4Y45.P2       Tdspdo_PCIN_P         1.591   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
    SLICE_X100Y115.B6    net (fanout=2)        0.712   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_36
    SLICE_X100Y115.COUT  Topcyb                0.406   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_lut<38>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.CIN   net (fanout=1)        0.000   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.BMUX  Tcinb                 0.276   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
    SLICE_X85Y116.A6     net (fanout=2)        0.909   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_74
    SLICE_X85Y116.DMUX   Topad                 0.614   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_lut<74>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
    SLICE_X71Y127.B5     net (fanout=2)        0.978   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269<77>
    SLICE_X71Y127.COUT   Topcyb                0.404   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_lut<77>_INV_0
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.CIN    net (fanout=1)        0.000   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.BMUX   Tcinb                 0.273   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
    SLICE_X84Y128.B5     net (fanout=1)        0.555   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT<81>
    SLICE_X84Y128.COUT   Topcyb                0.406   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
                                                       m/Mmux_x__h205530591
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.CIN    net (fanout=1)        0.000   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.AMUX   Tcina                 0.213   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
    SLICE_X85Y131.C3     net (fanout=2)        0.701   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278<60>
    SLICE_X85Y131.C      Tilo                  0.068   N1086
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o1_SW0
    SLICE_X86Y123.A6     net (fanout=15)       0.670   N1086
    SLICE_X86Y123.A      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B5     net (fanout=16)       0.331   m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o5
    SLICE_X86Y118.A6     net (fanout=18)       0.528   m/x__h204946[71]_x__h204946[47]_AND_411_o
    SLICE_X86Y118.CLK    Tas                   0.073   m/le2_pe_vec_2_pos_partial_sum<13>
                                                       m/le2_pe_vec_2_pos_partial_sum$D_IN<36>
                                                       m/le2_pe_vec_2_pos_partial_sum_12
    -------------------------------------------------  ---------------------------
    Total                                     21.113ns (13.252ns logic, 7.861ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m/le2_pe_vec_2_pos_partial_sum_2 (FF)
  Destination:          m/le2_pe_vec_2_pos_partial_sum_12 (FF)
  Requirement:          15.000ns
  Data Path Delay:      21.113ns (Levels of Logic = 27)
  Clock Path Skew:      -0.095ns (1.551 - 1.646)
  Source Clock:         clk$O rising at 0.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m/le2_pe_vec_2_pos_partial_sum_2 to m/le2_pe_vec_2_pos_partial_sum_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y120.AQ     Tcko                  0.337   m/le2_pe_vec_2_pos_partial_sum<5>
                                                       m/le2_pe_vec_2_pos_partial_sum_2
    SLICE_X84Y102.C5     net (fanout=4)        1.169   m/le2_pe_vec_2_pos_partial_sum<2>
    SLICE_X84Y102.COUT   Topcyc                0.340   m/Mmux_x__h205598_rs_cy<3>
                                                       m/Mmux_x__h205598_rs_lut<2>_INV_0
                                                       m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<3>
    SLICE_X84Y103.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<7>
                                                       m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<7>
    SLICE_X84Y104.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<11>
                                                       m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<11>
    SLICE_X84Y105.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<15>
                                                       m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<15>
    SLICE_X84Y106.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<19>
                                                       m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<19>
    SLICE_X84Y107.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<23>
                                                       m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<23>
    SLICE_X84Y108.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<27>
                                                       m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<27>
    SLICE_X84Y109.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<31>
                                                       m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<31>
    SLICE_X84Y110.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<35>
                                                       m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<35>
    SLICE_X84Y111.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<39>
                                                       m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<39>
    SLICE_X84Y112.COUT   Tbyp                  0.078   m/Mmux_x__h205598_rs_cy<43>
                                                       m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.CIN    net (fanout=1)        0.000   m/Mmux_x__h205598_rs_cy<43>
    SLICE_X84Y113.BMUX   Tcinb                 0.276   m/x__h205598<47>
                                                       m/Mmux_x__h205598_rs_xor<47>
    DSP48_X4Y42.B11      net (fanout=3)        1.302   m/x__h205598<45>
    DSP48_X4Y42.PCOUT1   Tdspdo_B_PCOUT_MULT   3.691   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1
    DSP48_X4Y43.PCIN1    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCIN_1
    DSP48_X4Y43.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11
    DSP48_X4Y44.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_11_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCIN_9
    DSP48_X4Y44.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12
    DSP48_X4Y45.PCIN9    net (fanout=1)        0.002   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_12_PCOUT_to_Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13_PCIN_9
    DSP48_X4Y45.P2       Tdspdo_PCIN_P         1.591   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_13
    SLICE_X100Y115.B6    net (fanout=2)        0.712   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_submult_1_36
    SLICE_X100Y115.COUT  Topcyb                0.406   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_lut<38>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.CIN   net (fanout=1)        0.000   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<40>
    SLICE_X100Y116.BMUX  Tcinb                 0.276   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_cy<44>
    SLICE_X85Y116.A6     net (fanout=2)        0.909   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd_74
    SLICE_X85Y116.DMUX   Topad                 0.614   m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_lut<74>
                                                       m/Mmult_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269_Madd1_cy<77>
    SLICE_X71Y127.B5     net (fanout=2)        0.978   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269<77>
    SLICE_X71Y127.COUT   Topcyb                0.404   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_lut<77>_INV_0
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.CIN    net (fanout=1)        0.000   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<79>
    SLICE_X71Y128.BMUX   Tcinb                 0.273   m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
                                                       m/Msub_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT_cy<83>
    SLICE_X84Y128.B5     net (fanout=1)        0.555   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2269[95]_unary_minus_3252_OUT<81>
    SLICE_X84Y128.COUT   Topcyb                0.406   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
                                                       m/Mmux_x__h205530591
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.CIN    net (fanout=1)        0.000   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<59>
    SLICE_X84Y129.AMUX   Tcina                 0.213   m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
                                                       m/Madd_IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278_cy<63>
    SLICE_X85Y131.C3     net (fanout=2)        0.701   m/IF_SEXT_le2_pos_const_104_BITS_7_TO_6_105_106__ETC___d2278<60>
    SLICE_X85Y131.C      Tilo                  0.068   N1086
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o1_SW0
    SLICE_X86Y123.A6     net (fanout=15)       0.670   N1086
    SLICE_X86Y123.A      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B5     net (fanout=16)       0.331   m/x__h204946[71]_x__h204946[47]_AND_411_o4
    SLICE_X86Y123.B      Tilo                  0.068   m/le2_pe_vec_2_pos_partial_sum<19>
                                                       m/x__h204946[71]_x__h204946[47]_AND_411_o5
    SLICE_X86Y118.A6     net (fanout=18)       0.528   m/x__h204946[71]_x__h204946[47]_AND_411_o
    SLICE_X86Y118.CLK    Tas                   0.073   m/le2_pe_vec_2_pos_partial_sum<13>
                                                       m/le2_pe_vec_2_pos_partial_sum$D_IN<36>
                                                       m/le2_pe_vec_2_pos_partial_sum_12
    -------------------------------------------------  ---------------------------
    Total                                     21.113ns (13.252ns logic, 7.861ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_MAINCLK = PERIOD TIMEGRP "CLK" 15 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMA (SLICE_X34Y112.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m/le2_featureBRAM_serverAdapter_outDataCore/tail_0 (FF)
  Destination:          m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.465 - 0.427)
  Source Clock:         clk$O rising at 15.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m/le2_featureBRAM_serverAdapter_outDataCore/tail_0 to m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y115.AQ     Tcko                  0.098   m/le2_featureBRAM_serverAdapter_outDataCore/tail_0
                                                       m/le2_featureBRAM_serverAdapter_outDataCore/tail_0
    SLICE_X34Y112.D1     net (fanout=5)        0.271   m/le2_featureBRAM_serverAdapter_outDataCore/tail_0
    SLICE_X34Y112.CLK    Tah         (-Th)     0.279   m/le2_featureBRAM_serverAdapter_outDataCore/_n0092<5>
                                                       m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.090ns (-0.181ns logic, 0.271ns route)
                                                       (-201.1% logic, 301.1% route)

--------------------------------------------------------------------------------

Paths for end point m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMA_D1 (SLICE_X34Y112.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m/le2_featureBRAM_serverAdapter_outDataCore/tail_0 (FF)
  Destination:          m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.465 - 0.427)
  Source Clock:         clk$O rising at 15.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m/le2_featureBRAM_serverAdapter_outDataCore/tail_0 to m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y115.AQ     Tcko                  0.098   m/le2_featureBRAM_serverAdapter_outDataCore/tail_0
                                                       m/le2_featureBRAM_serverAdapter_outDataCore/tail_0
    SLICE_X34Y112.D1     net (fanout=5)        0.271   m/le2_featureBRAM_serverAdapter_outDataCore/tail_0
    SLICE_X34Y112.CLK    Tah         (-Th)     0.279   m/le2_featureBRAM_serverAdapter_outDataCore/_n0092<5>
                                                       m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.090ns (-0.181ns logic, 0.271ns route)
                                                       (-201.1% logic, 301.1% route)

--------------------------------------------------------------------------------

Paths for end point m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMB (SLICE_X34Y112.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m/le2_featureBRAM_serverAdapter_outDataCore/tail_0 (FF)
  Destination:          m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.465 - 0.427)
  Source Clock:         clk$O rising at 15.000ns
  Destination Clock:    clk$O rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m/le2_featureBRAM_serverAdapter_outDataCore/tail_0 to m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y115.AQ     Tcko                  0.098   m/le2_featureBRAM_serverAdapter_outDataCore/tail_0
                                                       m/le2_featureBRAM_serverAdapter_outDataCore/tail_0
    SLICE_X34Y112.D1     net (fanout=5)        0.271   m/le2_featureBRAM_serverAdapter_outDataCore/tail_0
    SLICE_X34Y112.CLK    Tah         (-Th)     0.279   m/le2_featureBRAM_serverAdapter_outDataCore/_n0092<5>
                                                       m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.090ns (-0.181ns logic, 0.271ns route)
                                                       (-201.1% logic, 301.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MAINCLK = PERIOD TIMEGRP "CLK" 15 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: m/le2_featureBRAM_serverAdapter_outDataCore/_n0092<6>/CLK
  Logical resource: m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr22/SP/CLK
  Location pin: SLICE_X34Y111.CLK
  Clock network: clk$O
--------------------------------------------------------------------------------
Slack: 13.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: m/le2_featureBRAM_serverAdapter_outDataCore/_n0092<6>/CLK
  Logical resource: m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr22/SP/CLK
  Location pin: SLICE_X34Y111.CLK
  Clock network: clk$O
--------------------------------------------------------------------------------
Slack: 13.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: m/le2_featureBRAM_serverAdapter_outDataCore/_n0092<6>/CLK
  Logical resource: m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr22/DP/CLK
  Location pin: SLICE_X34Y111.CLK
  Clock network: clk$O
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   21.310|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3587  Score: 13163878  (Setup/Max: 13163878, Hold: 0)

Constraints cover 320694535645409792 paths, 0 nets, and 44315 connections

Design statistics:
   Minimum period:  21.310ns{1}   (Maximum frequency:  46.926MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 27 18:59:05 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1208 MB



