/*
 * stm32f407xx.h
 *
 *  Created on: May 9, 2026
 *      Author: HUNG
 */

#ifndef DRIVERS_INC_STM32F407XX_H_
#define DRIVERS_INC_STM32F407XX_H_
#include <stdint.h>
#define __vo volatile
/*
 * Base address of Flash and SRAM memories
 */
#define FLASH_BASEADDR 0x08000000U
#define SRAM1_BASEADDR 0x20000000U
#define SRAM2_BASEADDR 0x2001C000U
#define ROM            0x1FFF0000U
#define SRAM           SRAM1_BASEADDR

/*
 * Base address of AHBx and APBx Bus Peripheral
 */
#define PERIPH_BASE     0x40000000U
#define APB1PERIPH_BASE PERIPH_BASE
#define APB2PERIPH_BASE 0x40010000U
#define AHB1PERIPH_BASE 0x40020000U
#define AHB2PERIPH_BASE 0x50000000U

/*
 * Base address of peripheral which are hanging on AHB1 Bus
 */
#define GPIOA_BASEADDR (AHB1PERIPH_BASE + 0x0000)
#define GPIOB_BASEADDR (AHB1PERIPH_BASE + 0x0400)
#define GPIOC_BASEADDR (AHB1PERIPH_BASE + 0x0800)
#define GPIOD_BASEADDR (AHB1PERIPH_BASE + 0x0C00)
#define GPIOE_BASEADDR (AHB1PERIPH_BASE + 0x1000)
#define GPIOF_BASEADDR (AHB1PERIPH_BASE + 0x1400)
#define GPIOG_BASEADDR (AHB1PERIPH_BASE + 0x1800)
#define GPIOH_BASEADDR (AHB1PERIPH_BASE + 0x1C00)
#define GPIOI_BASEADDR (AHB1PERIPH_BASE + 0x2000)
#define RCC_BASEADDR   (AHB1PERIPH_BASE + 0x3800)

/*
 * Base address of peripheral which are hanging on APB1 Bus
 */
#define I2C1_BASE   (APB1PERIPH_BASEADDR + 0x5400)
#define I2C2_BASE   (APB1PERIPH_BASEADDR + 0x5800)
#define I2C3_BASE   (APB1PERIPH_BASEADDR + 0x5C00)
#define SPI2_BASE   (APB1PERIPH_BASEADDR + 0x3800)
#define SPI3_BASE   (APB1PERIPH_BASEADDR + 0x3C00)
#define USART2_BASE (APB1PERIPH_BASEADDR + 0x4400)
#define USART3_BASE (APB1PERIPH_BASEADDR + 0x4800)
#define UART4_BASE  (APB1PERIPH_BASEADDR + 0x4C00)
#define UART5_BASE  (APB1PERIPH_BASEADDR + 0x5000)

/*
 * Base address of peripheral which are hanging on APB2 Bus
 */
#define EXTI_BASEADDR   (APB2PERIPH_BASE + 0x3C00)
#define SPI1_BASEADDR   (APB2PERIPH_BASE + 0x3000)
#define SYSCFG_BASEADDR (APB2PERIPH_BASE + 0x3800)
#define USART1_BASEADDR (APB2PERIPH_BASE + 0x1000)
#define USART6_BASEADDR (APB2PERIPH_BASE + 0x1400)

/*************************** peripheral register definition structures ***************************/
/*
 * Note : Registers of a peripheral are specific to MCU
 * e.g : Number of Registers of GPIO peripheral of STM32F4x family of MCUs may be different(more or
 * less)
 */
typedef struct
{
    __vo uint32_t MODER;   /*!<GPIO port mode register,                   Address offset: 0x00 */
    __vo uint32_t OTYPER;  /*!<TODO,                                      Address offset: 0x04 */
    __vo uint32_t OSPEEDR; /*!<TODO,                                      Address offset: 0x08 */
    __vo uint32_t PUPDR;   /*!<TODO,                                      Address offset: 0x0C */
    __vo uint32_t IDR;     /*!<TODO,                                      Address offset: 0x10 */
    __vo uint32_t ODR;     /*!<TODO,                                      Address offset: 0x14 */
    __vo uint32_t BSRR;    /*!<TODO,                                      Address offset: 0x18 */
    __vo uint32_t LCKR;    /*!<GPIO port configuration lock register ,    Address offset: 0x1C */
    __vo uint32_t AFR[2];  /*!<GPIO alternate function,                   Address offset: 0x20 */
} GPIO_RegDef_t;

typedef struct
{
    __vo uint32_t CR;           /*!<TODO,                                      Address offset: 0x00 */
    __vo uint32_t PLLCFGR;      /*!<TODO,                                      Address offset: 0x04 */
    __vo uint32_t CFGR;         /*!<TODO,                                      Address offset: 0x08 */
    __vo uint32_t CIR;          /*!<TODO,                                      Address offset: 0x0C */
    __vo uint32_t AHB1RSTR;     /*!<TODO,                                      Address offset: 0x10 */
    __vo uint32_t AHB2RSTR;     /*!<TODO,                                      Address offset: 0x14 */
    __vo uint32_t AHB3RSTR;     /*!<TODO,                                      Address offset: 0x18 */
    uint32_t      RESERVED0;    /*!<Reserved,                                  Address offset: 0x1C */
    __vo uint32_t APB1RSTR;     /*!<TODO,                                      Address offset: 0x20 */
    __vo uint32_t APB2RSTR;     /*!<TODO,                                      Address offset: 0x24 */
    uint32_t      RESERVED1[2]; /*!<Reserved,                                  Address offset: 0x28 */
    __vo uint32_t AHB1ENR;      /*!<TODO,                                      Address offset: 0x30 */
    __vo uint32_t AHB2ENR;      /*!<TODO,                                      Address offset: 0x34 */
    __vo uint32_t AHB3ENR;      /*!<TODO,                                      Address offset: 0x38 */
    uint32_t      RESERVED2;    /*!<Reserved,                                  Address offset: 0x3C */
    __vo uint32_t APB1ENR;      /*!<TODO,                                      Address offset: 0x40 */
    __vo uint32_t APB2ENR;      /*!<TODO,                                      Address offset: 0x44 */
    uint32_t      RESERVED3[2]; /*!<Reserved,                                  Address offset: 0x48 */
    __vo uint32_t AHB1LPENR;    /*!<TODO,                                      Address offset: 0x50 */
    __vo uint32_t AHB2LPENR;    /*!<TODO,                                      Address offset: 0x54 */
    __vo uint32_t AHB3LPENR;    /*!<TODO,                                      Address offset: 0x58 */
    uint32_t      RESERVED4;    /*!<Reserved,                                  Address offset: 0x5C */
    __vo uint32_t APB1LPENR;    /*!<TODO,                                      Address offset: 0x60 */
    __vo uint32_t APB2LPENR;    /*!<TODO,                                      Address offset: 0x64 */
    uint32_t      RESERVED5[2]; /*!<Reserved,                                  Address offset: 0x68 */
    __vo uint32_t BDCR;         /*!<TODO,                                      Address offset: 0x70 */
    __vo uint32_t CSR;          /*!<TODO,                                      Address offset: 0x74 */
    uint32_t      RESERVED6[2]; /*!<Reserved,                                  Address offset: 0x78 */
    __vo uint32_t SSCGR;        /*!<TODO,                                      Address offset: 0x80 */
    __vo uint32_t PLLI2SCFGR;   /*!<TODO,                                      Address offset: 0x84 */
    __vo uint32_t PLLSAICFGR;   /*!<TODO,                                      Address offset: 0x88 */
    __vo uint32_t DCKCFGR;      /*!<TODO,                                      Address offset: 0x8C */

} RCC_RegDef_t;
/*
 * Peripheral register definition structure for EXTI
 */
typedef struct
{
    __vo uint32_t IMR;
    __vo uint32_t EMR;
    __vo uint32_t RTSR;
    __vo uint32_t FTSR;
    __vo uint32_t SWIER;
    __vo uint32_t PR;
} EXTI_RegDef_t;
/*
 * Peripheral register definition structure for SYSCFG
 */
typedef struct
{
    __vo uint32_t MEMRPM;
    __vo uint32_t PMC;
    __vo uint32_t EXTICR[4];
    uint32_t      RESERVED1[2];
    __vo uint32_t CMPCR;
    uint32_t      RESERVED2[2];
    __vo uint32_t CFGR;
} SYSCFG_RegDef_t;
/*
 * Peripheral definition typecasted to xxx_RegDef_t
 */
#define GPIOA ((GPIO_RegDef_t*)GPIOA_BASEADDR)
#define GPIOB ((GPIO_RegDef_t*)GPIOB_BASEADDR)
#define GPIOC ((GPIO_RegDef_t*)GPIOC_BASEADDR)
#define GPIOD ((GPIO_RegDef_t*)GPIOD_BASEADDR)
#define GPIOE ((GPIO_RegDef_t*)GPIOE_BASEADDR)
#define GPIOF ((GPIO_RegDef_t*)GPIOF_BASEADDR)
#define GPIOG ((GPIO_RegDef_t*)GPIOG_BASEADDR)
#define GPIOH ((GPIO_RegDef_t*)GPIOH_BASEADDR)
#define GPIOI ((GPIO_RegDef_t*)GPIOI_BASEADDR)
#define RCC   ((RCC_RegDef_t*)RCC_BASEADDR)

#define EXTI ((EXTI_RegDef_t*)EXTI_BASEADDR)

#define SYSCFG ((SYSCFG_RegDef_t*)SYSCFG_BASEADDR)
/*
 * Clock Enable Macros for GPIOx Pheripheral
 */
#define GPIOA_PCLK_EN() (RCC->AHB1ENR |= (1 << 0))
#define GPIOB_PCLK_EN() (RCC->AHB1ENR |= (1 << 1))
#define GPIOC_PCLK_EN() (RCC->AHB1ENR |= (1 << 2))
#define GPIOD_PCLK_EN() (RCC->AHB1ENR |= (1 << 3))
#define GPIOE_PCLK_EN() (RCC->AHB1ENR |= (1 << 4))
#define GPIOF_PCLK_EN() (RCC->AHB1ENR |= (1 << 5))
#define GPIOG_PCLK_EN() (RCC->AHB1ENR |= (1 << 6))
#define GPIOH_PCLK_EN() (RCC->AHB1ENR |= (1 << 7))
#define GPIOI_PCLK_EN() (RCC->AHB1ENR |= (1 << 8))
/*
 * Macros reset GPIOx peripheral
 */
// clang-format off
#define GPIOA_REG_RESET() do { (RCC->AHB1RSTR |= (1 << 0)); (RCC->AHB1RSTR &= ~(1 << 0));} while (0)
#define GPIOB_REG_RESET() do { (RCC->AHB1RSTR |= (1 << 1)); (RCC->AHB1RSTR &= ~(1 << 1));} while (0)
#define GPIOC_REG_RESET() do { (RCC->AHB1RSTR |= (1 << 2)); (RCC->AHB1RSTR &= ~(1 << 2));} while (0)        
#define GPIOD_REG_RESET() do { (RCC->AHB1RSTR |= (1 << 3)); (RCC->AHB1RSTR &= ~(1 << 3));} while (0)
#define GPIOE_REG_RESET() do { (RCC->AHB1RSTR |= (1 << 4)); (RCC->AHB1RSTR &= ~(1 << 4));} while (0)
#define GPIOF_REG_RESET() do { (RCC->AHB1RSTR |= (1 << 5)); (RCC->AHB1RSTR &= ~(1 << 5));} while (0)
#define GPIOG_REG_RESET() do { (RCC->AHB1RSTR |= (1 << 6)); (RCC->AHB1RSTR &= ~(1 << 6));} while (0)
#define GPIOH_REG_RESET() do { (RCC->AHB1RSTR |= (1 << 7)); (RCC->AHB1RSTR &= ~(1 << 7));} while (0)
#define GPIOI_REG_RESET() do { (RCC->AHB1RSTR |= (1 << 8)); (RCC->AHB1RSTR &= ~(1 << 8));} while (0)

#define GPIO_BASEADDR_TO_CODE(x) ((x == GPIOA) ? 0:\
                                  (x == GPIOB) ? 1:\
                                  (x == GPIOC) ? 2:\
                                  (x == GPIOD) ? 3:\
                                  (x == GPIOE) ? 4:\
                                  (x == GPIOF) ? 5:\
                                  (x == GPIOG) ? 6:\
                                  (x == GPIOH) ? 7:\
                                  (x == GPIOI) ? 8:0)
// clang-format on
/*
 * IRQ(Interrupt Request) Numbers of STM32F407x MCU
 * NOTE: update these macros with valid values according to your MCU
 * TODO: You may complete this list for other peripherals
 */
#define IRQ_NO_EXTI0     6
#define IRQ_NO_EXTI1     7
#define IRQ_NO_EXTI2     8
#define IRQ_NO_EXTI3     9
#define IRQ_NO_EXTI4     10
#define IRQ_NO_EXTI9_5   23
#define IRQ_NO_EXTI15_10 40

/*
 * Clock Enable Macros for I2Cx Pheripheral
 */
#define I2C1_PCLK_EN() (RCC->APB1ENR |= (1 << 21))
/*
 * Clock Enable Macros for SPIx Pheripheral
 */
#define SPI1_PCLK_EN() (RCC->APB2ENR |= (1 << 12))

/*
 * Clock Enable Macros for USARTx Pheripheral
 */
/*
 * Clock Enable Macros for SYSCFG Pheripheral
 */
#define SYSCFG_PCLK_EN() (RCC->APB2ENR |= (1 << 14))
/*
 * Clock Disable Macros for GPIOx Pheripheral
 */
#define GPIOA_PCLK_DI() (RCC->AHB1ENR &= ~(1 << 0))
#define GPIOB_PCLK_DI() (RCC->AHB1ENR &= ~(1 << 1))
#define GPIOC_PCLK_DI() (RCC->AHB1ENR &= ~(1 << 2))
#define GPIOD_PCLK_DI() (RCC->AHB1ENR &= ~(1 << 3))
#define GPIOE_PCLK_DI() (RCC->AHB1ENR &= ~(1 << 4))
#define GPIOF_PCLK_DI() (RCC->AHB1ENR &= ~(1 << 5))
#define GPIOG_PCLK_DI() (RCC->AHB1ENR &= ~(1 << 6))
#define GPIOH_PCLK_DI() (RCC->AHB1ENR &= ~(1 << 7))
#define GPIOI_PCLK_DI() (RCC->AHB1ENR &= ~(1 << 8))
/*
 * Clock Disable Macros for I2Cx Pheripheral
 */
/*
 * Clock Disable Macros for SPIx Pheripheral
 */
/*
 * Clock Disable Macros for USARTx Pheripheral
 */

// Some generic macros
#define ENABLE         1
#define DISABLE        0
#define SET            ENABLE
#define RESET          DISABLE
#define GPIO_PIN_SET   SET
#define GPIO_PIN_RESET RESET
#endif /* DRIVERS_INC_STM32F407XX_H_ */
