INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DoubleSevenSegment/DoubleSevenSegment.srcs/sim_1/new/DoubleSevenSegmentTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DoubleSevenSegmentTest
ERROR: [VRFC 10-4982] syntax error near '+' [C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DoubleSevenSegment/DoubleSevenSegment.srcs/sim_1/new/DoubleSevenSegmentTest.v:33]
ERROR: [VRFC 10-8530] module 'DoubleSevenSegmentTest' is ignored due to previous errors [C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DoubleSevenSegment/DoubleSevenSegment.srcs/sim_1/new/DoubleSevenSegmentTest.v:3]
