/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [2:0] _04_;
  reg [12:0] _05_;
  wire [4:0] _06_;
  wire [21:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [20:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [31:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z ? in_data[83] : celloutsig_0_0z[0];
  assign celloutsig_1_11z = _00_ ? celloutsig_1_4z[2] : celloutsig_1_2z;
  assign celloutsig_1_2z = celloutsig_1_0z[7] ? celloutsig_1_0z[8] : celloutsig_1_0z[1];
  assign celloutsig_1_10z = ~(celloutsig_1_2z & celloutsig_1_5z);
  assign celloutsig_1_19z = ~(celloutsig_1_13z[6] & celloutsig_1_17z[3]);
  assign celloutsig_0_9z = ~(in_data[19] & _02_);
  assign celloutsig_0_20z = ~(celloutsig_0_9z & celloutsig_0_2z);
  assign celloutsig_1_5z = ~(in_data[172] & celloutsig_1_2z);
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 13'h0000;
    else _05_ <= celloutsig_1_1z[14:2];
  reg [4:0] _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _16_ <= 5'h00;
    else _16_ <= in_data[19:15];
  assign { _06_[4], _02_, _06_[2:1], _03_ } = _16_;
  reg [2:0] _17_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _17_ <= 3'h0;
    else _17_ <= celloutsig_1_4z[5:3];
  assign { _01_, _04_[1], _00_ } = _17_;
  assign celloutsig_0_10z = celloutsig_0_1z[5:3] & celloutsig_0_6z[7:5];
  assign celloutsig_1_6z = in_data[118:114] & { celloutsig_1_4z[6:3], celloutsig_1_2z };
  assign celloutsig_1_8z = { _04_[1], _00_, celloutsig_1_2z, _01_, _04_[1], _00_ } <= celloutsig_1_4z[6:1];
  assign celloutsig_0_2z = celloutsig_0_0z[16:8] <= { in_data[83:81], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[25:4] >> in_data[50:29];
  assign celloutsig_1_12z = { _05_[3:1], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_4z } >> { celloutsig_1_1z[12:4], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, _01_, _04_[1], _00_ };
  assign celloutsig_1_17z = { celloutsig_1_6z[2:1], _01_, _04_[1], _00_, celloutsig_1_11z, celloutsig_1_10z } >> celloutsig_1_12z[18:12];
  assign celloutsig_1_18z = { _05_[11:0], celloutsig_1_8z, celloutsig_1_11z } >> { celloutsig_1_12z[14:5], celloutsig_1_2z, _01_, _04_[1], _00_ };
  assign celloutsig_0_4z = { celloutsig_0_0z[1:0], celloutsig_0_3z } >> { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_6z = celloutsig_0_0z[18:8] >> { celloutsig_0_0z[18:11], celloutsig_0_4z };
  assign celloutsig_0_1z = celloutsig_0_0z[7:2] >> in_data[13:8];
  assign celloutsig_0_22z = celloutsig_0_6z[4:1] >> { _06_[4], _02_, _06_[2:1] };
  assign celloutsig_0_23z = { in_data[37:34], celloutsig_0_10z, celloutsig_0_20z } >> celloutsig_0_6z[9:2];
  assign celloutsig_1_0z = in_data[152:136] >> in_data[183:167];
  assign celloutsig_1_13z = celloutsig_1_0z[15:7] - celloutsig_1_1z[10:2];
  assign celloutsig_1_1z = { celloutsig_1_0z[15:1], celloutsig_1_0z } - in_data[173:142];
  assign celloutsig_1_4z = in_data[137:130] - celloutsig_1_1z[22:15];
  assign { _04_[2], _04_[0] } = { _01_, _00_ };
  assign { _06_[3], _06_[0] } = { _02_, _03_ };
  assign { out_data[141:128], out_data[96], out_data[35:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
