$date
	Wed Feb 19 20:57:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module comp_tb $end
$var wire 1 ! Y $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$scope module uut $end
$var wire 8 $ A [7:0] $end
$var wire 8 % B [7:0] $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 %
b1 $
b10 #
b1 "
1!
$end
#10000
0!
b11 "
b11 $
#20000
b1000 #
b1000 %
b1000 "
b1000 $
#30000
b1 #
b1 %
b11111111 "
b11111111 $
#40000
1!
b11111111 #
b11111111 %
b0 "
b0 $
#50000
