[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  14821       tick       3859715       1285688       1247027       3859715 
      2  14821       tick       7411789       2559352       2535608       7411789 
      3  14821       tick       7419453       2560722       2542163       7419453 
      4  14821       tick       7404792       2562088       2543017       7404792 
      5  14821       tick       7392340       2556067       2536679       7392340 
      6  14821       tick       7418004       2562116       2545490       7418004 
      7  14821       tick       7416045       2563389       2544366       7416045 
      8  14821       tick       7412262       2563044       2545454       7412262 
      9  14821       tick       7407918       2559555       2540272       7407918 
     10  14821       tick       7412105       2560803       2544945       7412105 
     11  14821       tick       7405352       2560503       2540020       7405352 
     12  14821       tick       7394788       2558890       2539387       7394788 
     13  14821       tick       7417455       2563002       2546425       7417455 
     14  14821       tick       7405403       2558142       2538205       7405403 
     15  14821       tick       7412220       2561016       2543033       7412220 
     16  14821       tick       7418033       2563778       2547443       7418033 
     17  14821       tick       7424967       2564733       2545882       7424967 
     18  14821       tick       7404577       2560750       2544184       7404577 
     19  14821       tick       7408661       2558846       2535201       7408661 
     20  14821       tick       7384568       2551229       2532839       7384568 
     21  14821       exit       4692276       1622344       1607866       4692276 
