// Seed: 1040017521
module module_0 (
    input wor id_0
    , id_15,
    input tri1 id_1,
    input tri id_2
    , id_16,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    input wand id_8,
    input supply1 id_9,
    output wand module_0,
    input wire id_11,
    input wand id_12,
    output tri id_13
);
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri id_4,
    input supply1 id_5,
    output uwire id_6,
    input wand id_7,
    input supply0 id_8,
    output wor id_9,
    output wand id_10,
    output supply1 id_11,
    input uwire id_12,
    input wor id_13,
    output wire id_14,
    input uwire id_15,
    output supply0 id_16,
    output wire id_17,
    input tri0 id_18,
    input tri0 id_19,
    input supply0 id_20,
    input wor id_21,
    output tri0 id_22,
    output tri id_23,
    input supply1 id_24,
    input tri0 id_25,
    input wor id_26,
    input tri1 id_27,
    output supply0 id_28,
    output tri0 id_29
);
  assign id_1 = ~id_0;
  wire id_31;
  module_0(
      id_8, id_26, id_5, id_11, id_13, id_22, id_25, id_28, id_19, id_0, id_10, id_21, id_21, id_22
  );
  wire id_32;
endmodule
