/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Aug 24 11:29:32 2015
 *                 Full Compile MD5 Checksum  cecd4eac458fcdc4b77c82d0630f17be
 *                     (minus title and desc)
 *                 MD5 Checksum               c9a18191e1cdbfad4487ef21d91e95fc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     126
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_H__
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_H__

/***************************************************************************
 *XPT_MSG_BUF_OVFL_INTR_64_95_L2
 ***************************************************************************/
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_STATUS 0x20a3fe80 /* [RO] CPU interrupt Status Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_SET 0x20a3fe84 /* [WO] CPU interrupt Set Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_CLEAR 0x20a3fe88 /* [WO] CPU interrupt Clear Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_MASK_STATUS 0x20a3fe8c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_MASK_SET 0x20a3fe90 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_MASK_CLEAR 0x20a3fe94 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_STATUS 0x20a3fe98 /* [RO] PCI interrupt Status Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_SET 0x20a3fe9c /* [WO] PCI interrupt Set Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_CLEAR 0x20a3fea0 /* [WO] PCI interrupt Clear Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_MASK_STATUS 0x20a3fea4 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_MASK_SET 0x20a3fea8 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_MASK_CLEAR 0x20a3feac /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *W10_CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_64_95_L2 :: W10_CPU_STATUS :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_STATUS_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_STATUS_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_STATUS_BUF_OVFL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *W10_CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_64_95_L2 :: W10_CPU_SET :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_SET_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_SET_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_SET_BUF_OVFL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *W10_CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_64_95_L2 :: W10_CPU_CLEAR :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_CLEAR_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_CLEAR_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_CLEAR_BUF_OVFL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *W10_CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_64_95_L2 :: W10_CPU_MASK_STATUS :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_MASK_STATUS_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_MASK_STATUS_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_MASK_STATUS_BUF_OVFL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *W10_CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_64_95_L2 :: W10_CPU_MASK_SET :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_MASK_SET_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_MASK_SET_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_MASK_SET_BUF_OVFL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *W10_CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_64_95_L2 :: W10_CPU_MASK_CLEAR :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_MASK_CLEAR_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_MASK_CLEAR_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_MASK_CLEAR_BUF_OVFL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *W10_PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_64_95_L2 :: W10_PCI_STATUS :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_STATUS_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_STATUS_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_STATUS_BUF_OVFL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *W10_PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_64_95_L2 :: W10_PCI_SET :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_SET_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_SET_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_SET_BUF_OVFL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *W10_PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_64_95_L2 :: W10_PCI_CLEAR :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_CLEAR_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_CLEAR_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_CLEAR_BUF_OVFL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *W10_PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_64_95_L2 :: W10_PCI_MASK_STATUS :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_MASK_STATUS_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_MASK_STATUS_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_MASK_STATUS_BUF_OVFL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *W10_PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_64_95_L2 :: W10_PCI_MASK_SET :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_MASK_SET_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_MASK_SET_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_MASK_SET_BUF_OVFL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *W10_PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_64_95_L2 :: W10_PCI_MASK_CLEAR :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_MASK_CLEAR_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_MASK_CLEAR_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_MASK_CLEAR_BUF_OVFL_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_H__ */

/* End of File */
