<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Edidi Sai Anant | Portfolio</title>
    <link rel="stylesheet" href="style.css">
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.1/css/all.min.css">
</head>
<body>

    <!-- Subtle click sound for interactive elements -->
    <audio id="click-sound" src="https://assets.mixkit.co/sfx/preview/mixkit-interface-hint-notification-911.mp3" preload="auto"></audio>

    <header class="header">
        <div class="navbar-container">
            <a href="#home" class="nav-logo">ESA</a>
            <nav class="navbar">
                <a href="#about" class="nav-link">About</a>
                <a href="#experience" class="nav-link">Experience</a>
                <a href="#projects" class="nav-link">Projects</a>
                <a href="#skills" class="nav-link">Skills</a>
                <a href="#contact" class="nav-link">Contact</a>
            </nav>
        </div>
    </header>

    <main>
        <section id="home" class="hero-section">
            <div class="hero-content">
                <h1 class="hero-title">Edidi Sai Anant</h1>
                <p class="hero-subtitle">Innovating at the intersection of Semiconductor Technology and Computer Design[1]</p>
                <div class="hero-socials">
                    <a href="https://www.linkedin.com/in/sai-anant/" target="_blank" aria-label="LinkedIn"><i class="fab fa-linkedin"></i></a>
                    <a href="https://github.com/ESAnant" target="_blank" aria-label="GitHub"><i class="fab fa-github"></i></a>
                    <a href="mailto:esanant@gmail.com" aria-label="Email"><i class="fas fa-envelope"></i></a>
                </div>
            </div>
        </section>

        <section id="about" class="content-section">
            <h2 class="section-title">About Me</h2>
            <div class="about-container">
                <div class="about-text">
                    <p>
                        I am a Master's candidate in Electrical Engineering at the National University of Singapore with a robust foundation in semiconductor processes and IC design[1]. My journey is driven by a passion for innovation and a commitment to solving complex challenges in a dynamic, future-oriented environment[1][2].
                    </p>
                     <p>
                        With hands-on experience and a strong analytical mindset, I thrive in collaborative teams and am keen to apply my foundational knowledge to the semiconductor industry. When I'm not designing circuits, I enjoy solving puzzles, listening to music, and travelling[1].
                    </p>
                </div>
            </div>
        </section>

        <section id="experience" class="content-section">
            <h2 class="section-title">Experience & Education</h2>
            <div class="timeline">
                <!-- Education -->
                <div class="timeline-item">
                    <div class="timeline-content">
                        <h3>Master of Science, Electrical Engineering</h3>
                        <p class="company-name">National University of Singapore</p>
                        <span class="date">Aug 2023 – Jun 2025 (Expected)</span>
                        <ul>
                            <li>Graduate Assistant for Computer Architecture & Microcontroller Programming courses[1].</li>
                            <li>Relevant Coursework: VLSI Digital Circuit Design, Memory Technologies, Embedded Hardware System Design[1].</li>
                        </ul>
                    </div>
                </div>
                <div class="timeline-item">
                    <div class="timeline-content">
                        <h3>Bachelor of Technology, Electronics and Communication</h3>
                        <p class="company-name">SRM Institute of Science and Technology</p>
                        <span class="date">Jun 2019 – Jul 2023</span>
                        <ul>
                            <li>Relevant Coursework: VLSI Design, ARM-Based Embedded Systems, Semiconductor Device Modelling[1].</li>
                        </ul>
                    </div>
                </div>
                 <!-- Internships -->
                <div class="timeline-item">
                    <div class="timeline-content">
                        <h3>Project Intern</h3>
                        <p class="company-name">Maven Silicon, Bangalore, India</p>
                        <span class="date">Dec 2022 – Jan 2023</span>
                        <ul>
                            <li>Designed an AHB to APB bridge for seamless bus protocol communication[1].</li>
                            <li>Advanced proficiency in writing robust, functional RTL code in Verilog HDL[1].</li>
                            <li>Synthesized modules into a unified, top-tier system architecture[1].</li>
                        </ul>
                    </div>
                </div>
                <div class="timeline-item">
                    <div class="timeline-content">
                        <h3>Intern</h3>
                        <p class="company-name">Sandeepani School of Embedded System Design, Bangalore, India</p>
                        <span class="date">Jun 2022 – Jul 2022</span>
                        <ul>
                            <li>Developed and verified a UART protocol using Verilog HDL[1].</li>
                            <li>Executed in-depth functional verification of a Half Adder using SystemVerilog[1].</li>
                            <li>Performed detailed functional coverage analysis with QuestaSim[1].</li>
                        </ul>
                    </div>
                </div>
            </div>
        </section>

        <section id="projects" class="content-section">
            <h2 class="section-title">Projects</h2>
            <div class="project-grid">
                <div class="project-card">
                    <h3>FPGA Hardware Accelerator for MLP Neural Network</h3>
                    <p>Developed a hardware accelerator on a Xilinx Zynq-7000 FPGA, utilizing pipelining, loop unrolling, and array partitioning to achieve significant speed and efficiency gains[1].</p>
                    <div class="tags"><span class="tag">Verilog</span><span class="tag">HLS</span><span class="tag">Xilinx Vivado</span></div>
                </div>
                <div class="project-card">
                    <h3>In-Memory Compute Circuit for Neural Network Acceleration</h3>
                    <p>Designed an in-memory compute circuit using NeuroSim and MuMax3, concentrating on quantization and optimization to boost accuracy and efficiency[1].</p>
                    <div class="tags"><span class="tag">PyTorch</span><span class="tag">NeuroSim</span><span class="tag">MuMax3</span></div>
                </div>
                <div class="project-card">
                    <h3>VLSI Interconnect Modelling and Simulation</h3>
                    <p>Optimized processor interconnects using Elmore RC models and Cadence Virtuoso for a 2-core processor at 45nm, focusing on energy-delay tradeoffs[1].</p>
                    <div class="tags"><span class="tag">Cadence Virtuoso</span><span class="tag">VLSI</span><span class="tag">45nm</span></div>
                </div>
                <div class="project-card">
                    <h3>Digital Circuit Design and Standard Cell IP Development</h3>
                    <p>Created a ring oscillator Standard Cell IP in 40nm technology, focusing on minimizing area while optimizing for PVT variations and ensuring design integrity[1].</p>
                    <div class="tags"><span class="tag">Cadence Virtuoso</span><span class="tag">Digital Design</span><span class="tag">40nm</span></div>
                </div>
            </div>
        </section>

        <section id="publications" class="content-section">
            <h2 class="section-title">Publications</h2>
             <div class="publication-list">
                <div class="publication-item">
                    <p class="publication-title">Improving Data Integrity with Reversible Logic-based Error Detection and Correction Module on AHB-APB Bridge[1]</p>
                    <p class="publication-venue">IEEE, May 2023</p>
                </div>
                <div class="publication-item">
                    <p class="publication-title">A Survey on Affordable Internet of Things (IoT) Enabled Healthcare Systems[1]</p>
                    <p class="publication-venue">Grenze International Journal of Engineering and Technology, June 2022</p>
                </div>
            </div>
        </section>
        
        <section id="skills" class="content-section">
            <h2 class="section-title">Technical Skills</h2>
            <div class="skills-grid">
                <div class="skill-category">
                    <h4>HDLs</h4>
                    <ul><li>Verilog</li><li>SystemVerilog</li><li>HLS</li></ul>
                </div>
                <div class="skill-category">
                    <h4>EDA Tools</h4>
                    <ul><li>Cadence Virtuoso</li><li>Xilinx Vivado</li><li>QuestaSim</li><li>Xilinx Vitis</li></ul>
                </div>
                <div class="skill-category">
                    <h4>Programming & Other</h4>
                    <ul><li>Python</li><li>C++</li><li>LaTeX</li></ul>
                </div>
                 <div class="skill-category">
                    <h4>Embedded Systems</h4>
                    <ul><li>Arduino</li><li>NodeMCU</li><li>Raspberry Pi</li></ul>
                </div>
                 <div class="skill-category">
                    <h4>Design</h4>
                    <ul><li>PCB Design</li><li>Autodesk Eagle</li></ul>
                </div>
            </div>
        </section>

        <section id="certifications" class="content-section">
            <h2 class="section-title">Certifications</h2>
            <div class="cert-grid">
                <div class="cert-item"><span>Python for Data Science, AI & Development[1]</span></div>
                <div class="cert-item"><span>Embedded Systems Essentials with Arm[1]</span></div>
                <div class="cert-item"><span>Building a RISC-V CPU Core[1]</span></div>
                <div class="cert-item"><span>Introduction to IoT[1]</span></div>
                <div class="cert-item"><span>PCB Design[1]</span></div>
            </div>
        </section>

        <section id="contact" class="content-section">
            <h2 class="section-title">Get In Touch</h2>
            <p class="contact-message">I am actively seeking new opportunities and welcome collaborations. Let's connect and build the future of hardware together.</p>
            <a href="mailto:esanant@gmail.com" class="contact-button">Say Hello</a>
        </section>
    </main>

    <footer class="footer">
        <div class="footer-content">
            <p>&copy; 2025 Edidi Sai Anant. Designed with inspiration and care.</p>
            <div class="footer-socials">
                <a href="https://github.com/ESAnant" target="_blank" aria-label="GitHub"><i class="fab fa-github"></i></a>
                <a href="https://www.linkedin.com/in/sai-anant/" target="_blank" aria-label="LinkedIn"><i class="fab fa-linkedin"></i></a>
            </div>
        </div>
    </footer>
    
    <button id="scrollToTopBtn" title="Go to top"><i class="fas fa-arrow-up"></i></button>

    <script src="script.js"></script>
</body>
</html>
