Tech Config,Var Name,Python Gradient,C Gradient,Similarities
"Cache=True, 90.0",C_g_ideal,0,0.0,100
"Cache=True, 90.0",C_fringe,0,0.0,100
"Cache=True, 90.0",C_junc,0,0.0,100
"Cache=True, 90.0",C_junc_sw,0,0.0,100
"Cache=True, 90.0",l_phy,0,0.0,100
"Cache=True, 90.0",l_elec,0,0.0,100
"Cache=True, 90.0",nmos_effective_resistance_multiplier,0,0.0,100
"Cache=True, 90.0",Vdd,845100.000000000,0.027430000000000287,3080933084.72472
"Cache=True, 90.0",Vth,0,0.0,100
"Cache=True, 90.0",Vdsat,0,0.0,100
"Cache=True, 90.0",I_on_n,0,0.0,100
"Cache=True, 90.0",I_on_p,0,0.0,100
"Cache=True, 90.0",C_ox,0,0.0,100
"Cache=True, 90.0",t_ox,0,0.0,100
"Cache=True, 90.0",n2p_drv_rt,0,0.0,100
"Cache=True, 90.0",lch_lk_rdc,0,0.0,100
"Cache=True, 90.0",Mobility_n,0,0.0,100
"Cache=True, 90.0",gmp_to_gmn_multiplier,0,0.0,100
"Cache=True, 90.0",vpp,0,0.0,100
"Cache=True, 90.0",dram_cell_I_on,0,0.0,100
"Cache=True, 90.0",dram_cell_Vdd,0,0.0,100
"Cache=True, 90.0",dram_cell_C,0,0.0,100
"Cache=True, 90.0",dram_cell_I_off_worst_case_len_temp,0,0.0,100
"Cache=True, 90.0",logic_scaling_co_eff,0,0.0,100
"Cache=True, 90.0",core_tx_density,0,0.0,100
"Cache=True, 90.0",sckt_co_eff,0,0.0,100
"Cache=True, 90.0",chip_layout_overhead,0,0.0,100
"Cache=True, 90.0",macro_layout_overhead,0,0.0,100
"Cache=True, 90.0",sense_delay,0,0.0,100
"Cache=True, 90.0",sense_dy_power,0,0.0,100
"Cache=True, 90.0",wire_pitch,0,0.12016000000000027,0
"Cache=True, 90.0",barrier_thickness,0,-0.004979999999999762,0
"Cache=True, 90.0",dishing_thickness,0,0.0,100
"Cache=True, 90.0",alpha_scatter,0,0.0,100
"Cache=True, 90.0",aspect_ratio,0,-0.031569999999999876,0
"Cache=True, 90.0",miller_value,0,0.0,100
"Cache=True, 90.0",horiz_dielectric_constant,0,0.027120000000000033,0
"Cache=True, 90.0",vert_dielectric_constant,0,0.0,100
"Cache=True, 90.0",ild_thickness,0,0.012669999999999959,0
"Cache=True, 90.0",fringe_cap,0,0.0,100
"Cache=True, 90.0",resistivity,0,0.0,100
"Cache=True, 90.0",wire_r_per_micron,0,0.0,100
"Cache=True, 90.0",wire_c_per_micron,0,0.0,100
"Cache=True, 90.0",tsv_pitch,0,0.0,100
"Cache=True, 90.0",tsv_diameter,0,0.0,100
"Cache=True, 90.0",tsv_length,0,0.0,100
"Cache=True, 90.0",tsv_dielec_thickness,0,0.0,100
"Cache=True, 90.0",tsv_contact_resistance,0,0.0,100
"Cache=True, 90.0",tsv_depletion_width,0,0.0,100
"Cache=True, 90.0",tsv_liner_dielectric_cons,0,0.0,100
"Cache=True, 90.0",C_g_ideal,0,0.0,100
"Cache=True, 90.0",C_fringe,0,0.0,100
"Cache=True, 90.0",C_junc,0,0.0,100
"Cache=True, 90.0",C_junc_sw,0,0.0,100
"Cache=True, 90.0",l_phy,0,0.0,100
"Cache=True, 90.0",l_elec,0,0.0,100
"Cache=True, 90.0",nmos_effective_resistance_multiplier,0,0.0,100
"Cache=True, 90.0",Vdd,820920.692956788,0.0,NA
"Cache=True, 90.0",Vth,0,0.0,100
"Cache=True, 90.0",Vdsat,0,0.0,100
"Cache=True, 90.0",I_on_n,0,0.0,100
"Cache=True, 90.0",I_on_p,0,0.0,100
"Cache=True, 90.0",C_ox,0,0.0,100
"Cache=True, 90.0",t_ox,0,0.0,100
"Cache=True, 90.0",n2p_drv_rt,0,0.0,100
"Cache=True, 90.0",lch_lk_rdc,0,0.0,100
"Cache=True, 90.0",Mobility_n,0,0.0,100
"Cache=True, 90.0",gmp_to_gmn_multiplier,0,0.0,100
"Cache=True, 90.0",vpp,0,0.0,100
"Cache=True, 90.0",dram_cell_I_on,0,0.0,100
"Cache=True, 90.0",dram_cell_Vdd,0,0.0,100
"Cache=True, 90.0",dram_cell_C,0,0.0,100
"Cache=True, 90.0",dram_cell_I_off_worst_case_len_temp,0,0.0,100
"Cache=True, 90.0",logic_scaling_co_eff,0,0.0,100
"Cache=True, 90.0",core_tx_density,0,0.0,100
"Cache=True, 90.0",sckt_co_eff,0,0.0,100
"Cache=True, 90.0",chip_layout_overhead,0,0.0,100
"Cache=True, 90.0",macro_layout_overhead,0,0.0,100
"Cache=True, 90.0",sense_delay,0,0.0,100
"Cache=True, 90.0",sense_dy_power,0,0.0,100
"Cache=True, 90.0",wire_pitch,0,0.0,100
"Cache=True, 90.0",barrier_thickness,0,0.0,100
"Cache=True, 90.0",dishing_thickness,0,0.0,100
"Cache=True, 90.0",alpha_scatter,0,0.0,100
"Cache=True, 90.0",aspect_ratio,0,0.0,100
"Cache=True, 90.0",miller_value,0,0.0,100
"Cache=True, 90.0",horiz_dielectric_constant,0,0.0,100
"Cache=True, 90.0",vert_dielectric_constant,0,0.0,100
"Cache=True, 90.0",ild_thickness,0,0.0,100
"Cache=True, 90.0",fringe_cap,0,0.0,100
"Cache=True, 90.0",resistivity,0,0.0,100
"Cache=True, 90.0",wire_r_per_micron,0,0.0,100
"Cache=True, 90.0",wire_c_per_micron,0,0.0,100
"Cache=True, 90.0",tsv_pitch,0,0.0,100
"Cache=True, 90.0",tsv_diameter,0,0.0,100
"Cache=True, 90.0",tsv_length,0,0.0,100
"Cache=True, 90.0",tsv_dielec_thickness,0,0.0,100
"Cache=True, 90.0",tsv_contact_resistance,0,0.0,100
"Cache=True, 90.0",tsv_depletion_width,0,0.0,100
"Cache=True, 90.0",tsv_liner_dielectric_cons,0,0.0,100
"Cache=True, 90.0",C_g_ideal,0,0.0,100
"Cache=True, 90.0",C_fringe,0,0.0,100
"Cache=True, 90.0",C_junc,0,0.0,100
"Cache=True, 90.0",C_junc_sw,0,0.0,100
"Cache=True, 90.0",l_phy,0,0.0,100
"Cache=True, 90.0",l_elec,0,0.0,100
"Cache=True, 90.0",nmos_effective_resistance_multiplier,0,0.0,100
"Cache=True, 90.0",Vdd,0.000939000000000000,0.0,NA
"Cache=True, 90.0",Vth,0,0.0,100
"Cache=True, 90.0",Vdsat,0,0.0,100
"Cache=True, 90.0",I_on_n,0,0.0,100
"Cache=True, 90.0",I_on_p,0,0.0,100
"Cache=True, 90.0",C_ox,0,0.0,100
"Cache=True, 90.0",t_ox,0,0.0,100
"Cache=True, 90.0",n2p_drv_rt,0,0.0,100
"Cache=True, 90.0",lch_lk_rdc,0,0.0,100
"Cache=True, 90.0",Mobility_n,0,0.0,100
"Cache=True, 90.0",gmp_to_gmn_multiplier,0,0.0,100
"Cache=True, 90.0",vpp,0,0.0,100
"Cache=True, 90.0",dram_cell_I_on,0,0.0,100
"Cache=True, 90.0",dram_cell_Vdd,0,0.0,100
"Cache=True, 90.0",dram_cell_C,0,0.0,100
"Cache=True, 90.0",dram_cell_I_off_worst_case_len_temp,0,0.0,100
"Cache=True, 90.0",logic_scaling_co_eff,0,0.0,100
"Cache=True, 90.0",core_tx_density,0,0.0,100
"Cache=True, 90.0",sckt_co_eff,0,0.0,100
"Cache=True, 90.0",chip_layout_overhead,0,0.0,100
"Cache=True, 90.0",macro_layout_overhead,0,0.0,100
"Cache=True, 90.0",sense_delay,0,0.0,100
"Cache=True, 90.0",sense_dy_power,0,0.0,100
"Cache=True, 90.0",wire_pitch,0,0.0,100
"Cache=True, 90.0",barrier_thickness,0,0.0,100
"Cache=True, 90.0",dishing_thickness,0,0.0,100
"Cache=True, 90.0",alpha_scatter,0,0.0,100
"Cache=True, 90.0",aspect_ratio,0,0.0,100
"Cache=True, 90.0",miller_value,0,0.0,100
"Cache=True, 90.0",horiz_dielectric_constant,0,0.0,100
"Cache=True, 90.0",vert_dielectric_constant,0,0.0,100
"Cache=True, 90.0",ild_thickness,0,0.0,100
"Cache=True, 90.0",fringe_cap,0,0.0,100
"Cache=True, 90.0",resistivity,0,0.0,100
"Cache=True, 90.0",wire_r_per_micron,0,0.0,100
"Cache=True, 90.0",wire_c_per_micron,0,0.0,100
"Cache=True, 90.0",tsv_pitch,0,0.0,100
"Cache=True, 90.0",tsv_diameter,0,0.0,100
"Cache=True, 90.0",tsv_length,0,0.0,100
"Cache=True, 90.0",tsv_dielec_thickness,0,0.0,100
"Cache=True, 90.0",tsv_contact_resistance,0,0.0,100
"Cache=True, 90.0",tsv_depletion_width,0,0.0,100
"Cache=True, 90.0",tsv_liner_dielectric_cons,0,0.0,100
"Cache=True, 90.0",C_g_ideal,0,0.0,100
"Cache=True, 90.0",C_fringe,0,0.0,100
"Cache=True, 90.0",C_junc,0,0.0,100
"Cache=True, 90.0",C_junc_sw,0,0.0,100
"Cache=True, 90.0",l_phy,0,0.0,100
"Cache=True, 90.0",l_elec,0,0.0,100
"Cache=True, 90.0",nmos_effective_resistance_multiplier,0,0.0,100
"Cache=True, 90.0",Vdd,845100.000000000,0.027430000000000287,3080933084.72472
"Cache=True, 90.0",Vth,0,0.0,100
"Cache=True, 90.0",Vdsat,0,0.0,100
"Cache=True, 90.0",I_on_n,0,0.0,100
"Cache=True, 90.0",I_on_p,0,0.0,100
"Cache=True, 90.0",C_ox,0,0.0,100
"Cache=True, 90.0",t_ox,0,0.0,100
"Cache=True, 90.0",n2p_drv_rt,0,0.0,100
"Cache=True, 90.0",lch_lk_rdc,0,0.0,100
"Cache=True, 90.0",Mobility_n,0,0.0,100
"Cache=True, 90.0",gmp_to_gmn_multiplier,0,0.0,100
"Cache=True, 90.0",vpp,0,0.0,100
"Cache=True, 90.0",dram_cell_I_on,0,0.0,100
"Cache=True, 90.0",dram_cell_Vdd,0,0.0,100
"Cache=True, 90.0",dram_cell_C,0,0.0,100
"Cache=True, 90.0",dram_cell_I_off_worst_case_len_temp,0,0.0,100
"Cache=True, 90.0",logic_scaling_co_eff,0,0.0,100
"Cache=True, 90.0",core_tx_density,0,0.0,100
"Cache=True, 90.0",sckt_co_eff,0,0.0,100
"Cache=True, 90.0",chip_layout_overhead,0,0.0,100
"Cache=True, 90.0",macro_layout_overhead,0,0.0,100
"Cache=True, 90.0",sense_delay,0,0.0,100
"Cache=True, 90.0",sense_dy_power,0,0.0,100
"Cache=True, 90.0",wire_pitch,0,0.12016000000000027,0
"Cache=True, 90.0",barrier_thickness,0,-0.004979999999999762,0
"Cache=True, 90.0",dishing_thickness,0,0.0,100
"Cache=True, 90.0",alpha_scatter,0,0.0,100
"Cache=True, 90.0",aspect_ratio,0,-0.031569999999999876,0
"Cache=True, 90.0",miller_value,0,0.0,100
"Cache=True, 90.0",horiz_dielectric_constant,0,0.027120000000000033,0
"Cache=True, 90.0",vert_dielectric_constant,0,0.0,100
"Cache=True, 90.0",ild_thickness,0,0.012669999999999959,0
"Cache=True, 90.0",fringe_cap,0,0.0,100
"Cache=True, 90.0",resistivity,0,0.0,100
"Cache=True, 90.0",wire_r_per_micron,0,0.0,100
"Cache=True, 90.0",C_g_ideal,0,0.0,100
"Cache=True, 90.0",C_fringe,0,0.0,100
"Cache=True, 90.0",C_junc,0,0.0,100
"Cache=True, 90.0",C_junc_sw,0,0.0,100
"Cache=True, 90.0",C_g_ideal,0,0.0,100
"Cache=True, 90.0",C_fringe,0,0.0,100
"Cache=True, 90.0",C_junc,0,0.0,100
"Cache=True, 90.0",C_junc_sw,0,0.0,100
"Cache=True, 90.0",l_phy,0,0.0,100
"Cache=True, 90.0",l_elec,0,0.0,100
"Cache=True, 90.0",nmos_effective_resistance_multiplier,0,0.0,100
"Cache=True, 90.0",Vdd,845100.000000000,0.027430000000000287,3080933084.72472
"Cache=True, 90.0",Vth,0,0.0,100
"Cache=True, 90.0",Vdsat,0,0.0,100
"Cache=True, 90.0",I_on_n,0,0.0,100
"Cache=True, 90.0",I_on_p,0,0.0,100
"Cache=True, 90.0",C_ox,0,0.0,100
"Cache=True, 90.0",t_ox,0,0.0,100
"Cache=True, 90.0",n2p_drv_rt,0,0.0,100
"Cache=True, 90.0",lch_lk_rdc,0,0.0,100
"Cache=True, 90.0",Mobility_n,0,0.0,100
"Cache=True, 90.0",gmp_to_gmn_multiplier,0,0.0,100
"Cache=True, 90.0",vpp,0,0.0,100
"Cache=True, 90.0",dram_cell_I_on,0,0.0,100
"Cache=True, 90.0",dram_cell_Vdd,0,0.0,100
"Cache=True, 90.0",dram_cell_C,0,0.0,100
"Cache=True, 90.0",dram_cell_I_off_worst_case_len_temp,0,0.0,100
"Cache=True, 90.0",logic_scaling_co_eff,0,0.0,100
"Cache=True, 90.0",core_tx_density,0,0.0,100
"Cache=True, 90.0",sckt_co_eff,0,0.0,100
"Cache=True, 90.0",chip_layout_overhead,0,0.0,100
"Cache=True, 90.0",macro_layout_overhead,0,0.0,100
"Cache=True, 90.0",sense_delay,0,0.0,100
"Cache=True, 90.0",sense_dy_power,0,0.0,100
"Cache=True, 90.0",wire_pitch,0,0.12016000000000027,0
"Cache=True, 90.0",barrier_thickness,0,-0.004979999999999762,0
"Cache=True, 90.0",dishing_thickness,0,0.0,100
"Cache=True, 90.0",alpha_scatter,0,0.0,100
"Cache=True, 90.0",aspect_ratio,0,-0.031569999999999876,0
"Cache=True, 90.0",miller_value,0,0.0,100
"Cache=True, 90.0",horiz_dielectric_constant,0,0.027120000000000033,0
"Cache=True, 90.0",vert_dielectric_constant,0,0.0,100
"Cache=True, 90.0",ild_thickness,0,0.012669999999999959,0
"Cache=True, 90.0",fringe_cap,0,0.0,100
"Cache=True, 90.0",resistivity,0,0.0,100
"Cache=True, 90.0",wire_r_per_micron,0,0.0,100
"Cache=True, 90.0",wire_c_per_micron,0,0.0,100
"Cache=True, 90.0",tsv_pitch,0,0.0,100
"Cache=True, 90.0",tsv_diameter,0,0.0,100
"Cache=True, 90.0",tsv_length,0,0.0,100
"Cache=True, 90.0",tsv_dielec_thickness,0,0.0,100
"Cache=True, 90.0",tsv_contact_resistance,0,0.0,100
"Cache=True, 90.0",tsv_depletion_width,0,0.0,100
"Cache=True, 90.0",tsv_liner_dielectric_cons,0,0.0,100
"Cache=True, 90.0",C_g_ideal,0,0.0,100
"Cache=True, 90.0",C_fringe,0,0.0,100
"Cache=True, 90.0",C_junc,0,0.0,100
"Cache=True, 90.0",C_junc_sw,0,0.0,100
"Cache=True, 90.0",l_phy,0,0.0,100
"Cache=True, 90.0",l_elec,0,0.0,100
"Cache=True, 90.0",nmos_effective_resistance_multiplier,0,0.0,100
"Cache=True, 90.0",Vdd,820920.692956788,0.0,NA
"Cache=True, 90.0",Vth,0,0.0,100
"Cache=True, 90.0",Vdsat,0,0.0,100
"Cache=True, 90.0",I_on_n,0,0.0,100
"Cache=True, 90.0",I_on_p,0,0.0,100
"Cache=True, 90.0",C_ox,0,0.0,100
"Cache=True, 90.0",t_ox,0,0.0,100
"Cache=True, 90.0",n2p_drv_rt,0,0.0,100
"Cache=True, 90.0",lch_lk_rdc,0,0.0,100
"Cache=True, 90.0",Mobility_n,0,0.0,100
"Cache=True, 90.0",gmp_to_gmn_multiplier,0,0.0,100
"Cache=True, 90.0",vpp,0,0.0,100
"Cache=True, 90.0",dram_cell_I_on,0,0.0,100
"Cache=True, 90.0",dram_cell_Vdd,0,0.0,100
"Cache=True, 90.0",dram_cell_C,0,0.0,100
"Cache=True, 90.0",dram_cell_I_off_worst_case_len_temp,0,0.0,100
"Cache=True, 90.0",logic_scaling_co_eff,0,0.0,100
"Cache=True, 90.0",core_tx_density,0,0.0,100
"Cache=True, 90.0",sckt_co_eff,0,0.0,100
"Cache=True, 90.0",chip_layout_overhead,0,0.0,100
"Cache=True, 90.0",macro_layout_overhead,0,0.0,100
"Cache=True, 90.0",sense_delay,0,0.0,100
"Cache=True, 90.0",sense_dy_power,0,0.0,100
"Cache=True, 90.0",wire_pitch,0,0.0,100
"Cache=True, 90.0",barrier_thickness,0,0.0,100
"Cache=True, 90.0",dishing_thickness,0,0.0,100
"Cache=True, 90.0",alpha_scatter,0,0.0,100
"Cache=True, 90.0",aspect_ratio,0,0.0,100
"Cache=True, 90.0",miller_value,0,0.0,100
"Cache=True, 90.0",horiz_dielectric_constant,0,0.0,100
"Cache=True, 90.0",vert_dielectric_constant,0,0.0,100
"Cache=True, 90.0",ild_thickness,0,0.0,100
"Cache=True, 90.0",fringe_cap,0,0.0,100
"Cache=True, 90.0",resistivity,0,0.0,100
"Cache=True, 90.0",wire_r_per_micron,0,0.0,100
"Cache=True, 90.0",wire_c_per_micron,0,0.0,100
"Cache=True, 90.0",tsv_pitch,0,0.0,100
"Cache=True, 90.0",tsv_diameter,0,0.0,100
"Cache=True, 90.0",tsv_length,0,0.0,100
"Cache=True, 90.0",tsv_dielec_thickness,0,0.0,100
"Cache=True, 90.0",tsv_contact_resistance,0,0.0,100
"Cache=True, 90.0",tsv_depletion_width,0,0.0,100
"Cache=True, 90.0",tsv_liner_dielectric_cons,0,0.0,100
"Cache=True, 90.0",C_g_ideal,0,0.0,100
"Cache=True, 90.0",C_fringe,0,0.0,100
"Cache=True, 90.0",C_junc,0,0.0,100
"Cache=True, 90.0",C_junc_sw,0,0.0,100
"Cache=True, 90.0",l_phy,0,0.0,100
"Cache=True, 90.0",l_elec,0,0.0,100
"Cache=True, 90.0",nmos_effective_resistance_multiplier,0,0.0,100
"Cache=True, 90.0",Vdd,0.000939000000000000,0.0,NA
"Cache=True, 90.0",Vth,0,0.0,100
"Cache=True, 90.0",Vdsat,0,0.0,100
"Cache=True, 90.0",I_on_n,0,0.0,100
"Cache=True, 90.0",I_on_p,0,0.0,100
"Cache=True, 90.0",C_ox,0,0.0,100
"Cache=True, 90.0",t_ox,0,0.0,100
"Cache=True, 90.0",n2p_drv_rt,0,0.0,100
"Cache=True, 90.0",lch_lk_rdc,0,0.0,100
"Cache=True, 90.0",Mobility_n,0,0.0,100
"Cache=True, 90.0",gmp_to_gmn_multiplier,0,0.0,100
"Cache=True, 90.0",vpp,0,0.0,100
"Cache=True, 90.0",dram_cell_I_on,0,0.0,100
"Cache=True, 90.0",dram_cell_Vdd,0,0.0,100
"Cache=True, 90.0",dram_cell_C,0,0.0,100
"Cache=True, 90.0",dram_cell_I_off_worst_case_len_temp,0,0.0,100
"Cache=True, 90.0",logic_scaling_co_eff,0,0.0,100
"Cache=True, 90.0",core_tx_density,0,0.0,100
"Cache=True, 90.0",sckt_co_eff,0,0.0,100
"Cache=True, 90.0",chip_layout_overhead,0,0.0,100
"Cache=True, 90.0",macro_layout_overhead,0,0.0,100
"Cache=True, 90.0",sense_delay,0,0.0,100
"Cache=True, 90.0",sense_dy_power,0,0.0,100
"Cache=True, 90.0",wire_pitch,0,0.0,100
"Cache=True, 90.0",barrier_thickness,0,0.0,100
"Cache=True, 90.0",dishing_thickness,0,0.0,100
"Cache=True, 90.0",alpha_scatter,0,0.0,100
"Cache=True, 90.0",aspect_ratio,0,0.0,100
"Cache=True, 90.0",miller_value,0,0.0,100
"Cache=True, 90.0",horiz_dielectric_constant,0,0.0,100
"Cache=True, 90.0",vert_dielectric_constant,0,0.0,100
"Cache=True, 90.0",ild_thickness,0,0.0,100
"Cache=True, 90.0",fringe_cap,0,0.0,100
"Cache=True, 90.0",resistivity,0,0.0,100
"Cache=True, 90.0",wire_r_per_micron,0,0.0,100
"Cache=True, 90.0",wire_c_per_micron,0,0.0,100
"Cache=True, 90.0",tsv_pitch,0,0.0,100
"Cache=True, 90.0",tsv_diameter,0,0.0,100
"Cache=True, 90.0",tsv_length,0,0.0,100
"Cache=True, 90.0",tsv_dielec_thickness,0,0.0,100
"Cache=True, 90.0",tsv_contact_resistance,0,0.0,100
"Cache=True, 90.0",tsv_depletion_width,0,0.0,100
"Cache=True, 90.0",tsv_liner_dielectric_cons,0,0.0,100
