
STM32_RTOS1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e90c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006dc  0800ea20  0800ea20  0000fa20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f0fc  0800f0fc  000111e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f0fc  0800f0fc  000100fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f104  0800f104  000111e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f104  0800f104  00010104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f108  0800f108  00010108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800f10c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000388c  200001e0  0800f2ec  000111e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003a6c  0800f2ec  00011a6c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000111e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c725  00000000  00000000  00011209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000429d  00000000  00000000  0002d92e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a58  00000000  00000000  00031bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001484  00000000  00000000  00033628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c318  00000000  00000000  00034aac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001effa  00000000  00000000  00050dc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ecc3  00000000  00000000  0006fdbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010ea81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008744  00000000  00000000  0010eac4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  00117208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ea04 	.word	0x0800ea04

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	0800ea04 	.word	0x0800ea04

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <vApplicationIdleHook>:
/* Hook prototypes */
void vApplicationIdleHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
   HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001094:	2101      	movs	r1, #1
 8001096:	2000      	movs	r0, #0
 8001098:	f003 f88a 	bl	80041b0 <HAL_PWR_EnterSLEEPMode>
}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}

080010a0 <lcd_send_cmd>:

/*
 * Truyn lnh qua i2c
 */
static void lcd_send_cmd(I2C_HandleTypeDef *hi2c, uint8_t cmd)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af02      	add	r7, sp, #8
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	70fb      	strb	r3, [r7, #3]
    uint8_t data[4];

    data[0] = (cmd & 0xF0) | LCD_EN | LCD_BACKLIGHT;
 80010ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010b0:	f023 030f 	bic.w	r3, r3, #15
 80010b4:	b25b      	sxtb	r3, r3
 80010b6:	f043 030c 	orr.w	r3, r3, #12
 80010ba:	b25b      	sxtb	r3, r3
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	733b      	strb	r3, [r7, #12]
    data[1] = (cmd & 0xF0) | LCD_BACKLIGHT;
 80010c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010c4:	f023 030f 	bic.w	r3, r3, #15
 80010c8:	b25b      	sxtb	r3, r3
 80010ca:	f043 0308 	orr.w	r3, r3, #8
 80010ce:	b25b      	sxtb	r3, r3
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	737b      	strb	r3, [r7, #13]
    data[2] = ((cmd << 4) & 0xF0) | LCD_EN | LCD_BACKLIGHT;
 80010d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010d8:	011b      	lsls	r3, r3, #4
 80010da:	b25b      	sxtb	r3, r3
 80010dc:	f043 030c 	orr.w	r3, r3, #12
 80010e0:	b25b      	sxtb	r3, r3
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	73bb      	strb	r3, [r7, #14]
    data[3] = ((cmd << 4) & 0xF0) | LCD_BACKLIGHT;
 80010e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010ea:	011b      	lsls	r3, r3, #4
 80010ec:	b25b      	sxtb	r3, r3
 80010ee:	f043 0308 	orr.w	r3, r3, #8
 80010f2:	b25b      	sxtb	r3, r3
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	73fb      	strb	r3, [r7, #15]

    HAL_I2C_Master_Transmit(hi2c, LCD_I2C_ADDR, data, 4, 100);
 80010f8:	f107 020c 	add.w	r2, r7, #12
 80010fc:	2364      	movs	r3, #100	@ 0x64
 80010fe:	9300      	str	r3, [sp, #0]
 8001100:	2304      	movs	r3, #4
 8001102:	214e      	movs	r1, #78	@ 0x4e
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f002 f963 	bl	80033d0 <HAL_I2C_Master_Transmit>

    // ---  XA HAL_Delay(20)  Y ---
    // Chip LCD x l lnh thng ch mt < 50us, thi gian truyn I2C   ri.
}
 800110a:	bf00      	nop
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}

08001112 <lcd_send_data>:

/*
 * TRuyn d liu hin th ln LCD
 */
static void lcd_send_data(I2C_HandleTypeDef *hi2c, uint8_t data)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	b086      	sub	sp, #24
 8001116:	af02      	add	r7, sp, #8
 8001118:	6078      	str	r0, [r7, #4]
 800111a:	460b      	mov	r3, r1
 800111c:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[4];

    buf[0] = (data & 0xF0) | LCD_RS | LCD_EN | LCD_BACKLIGHT;
 800111e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001122:	f023 030f 	bic.w	r3, r3, #15
 8001126:	b25b      	sxtb	r3, r3
 8001128:	f043 030d 	orr.w	r3, r3, #13
 800112c:	b25b      	sxtb	r3, r3
 800112e:	b2db      	uxtb	r3, r3
 8001130:	733b      	strb	r3, [r7, #12]
    buf[1] = (data & 0xF0) | LCD_RS | LCD_BACKLIGHT;
 8001132:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001136:	f023 030f 	bic.w	r3, r3, #15
 800113a:	b25b      	sxtb	r3, r3
 800113c:	f043 0309 	orr.w	r3, r3, #9
 8001140:	b25b      	sxtb	r3, r3
 8001142:	b2db      	uxtb	r3, r3
 8001144:	737b      	strb	r3, [r7, #13]
    buf[2] = ((data << 4) & 0xF0) | LCD_RS | LCD_EN | LCD_BACKLIGHT;
 8001146:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800114a:	011b      	lsls	r3, r3, #4
 800114c:	b25b      	sxtb	r3, r3
 800114e:	f043 030d 	orr.w	r3, r3, #13
 8001152:	b25b      	sxtb	r3, r3
 8001154:	b2db      	uxtb	r3, r3
 8001156:	73bb      	strb	r3, [r7, #14]
    buf[3] = ((data << 4) & 0xF0) | LCD_RS | LCD_BACKLIGHT;
 8001158:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800115c:	011b      	lsls	r3, r3, #4
 800115e:	b25b      	sxtb	r3, r3
 8001160:	f043 0309 	orr.w	r3, r3, #9
 8001164:	b25b      	sxtb	r3, r3
 8001166:	b2db      	uxtb	r3, r3
 8001168:	73fb      	strb	r3, [r7, #15]

    HAL_I2C_Master_Transmit(hi2c, LCD_I2C_ADDR, buf, 4, 100);
 800116a:	f107 020c 	add.w	r2, r7, #12
 800116e:	2364      	movs	r3, #100	@ 0x64
 8001170:	9300      	str	r3, [sp, #0]
 8001172:	2304      	movs	r3, #4
 8001174:	214e      	movs	r1, #78	@ 0x4e
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f002 f92a 	bl	80033d0 <HAL_I2C_Master_Transmit>

    // ---  XA HAL_Delay(20)  Y ---
    // y l nguyn nhn chnh gy chm (in chui 10 k t mt 200ms)
}
 800117c:	bf00      	nop
 800117e:	3710      	adds	r7, #16
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <lcd_init>:
/* ===== PUBLIC FUNCTIONS ===== */
/*
 * Khi to LCD
 */
void lcd_init(I2C_HandleTypeDef *hi2c)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
    HAL_Delay(50); // Ch in p n nh (Bt buc)
 800118c:	2032      	movs	r0, #50	@ 0x32
 800118e:	f001 f849 	bl	8002224 <HAL_Delay>

    // Khi ng chun HD44780 (CH GI NIBBLE CAO)
    lcd_send_cmd(hi2c, 0x30);
 8001192:	2130      	movs	r1, #48	@ 0x30
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f7ff ff83 	bl	80010a0 <lcd_send_cmd>
    HAL_Delay(5); // Cn thit lc khi ng
 800119a:	2005      	movs	r0, #5
 800119c:	f001 f842 	bl	8002224 <HAL_Delay>
    lcd_send_cmd(hi2c, 0x30);
 80011a0:	2130      	movs	r1, #48	@ 0x30
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f7ff ff7c 	bl	80010a0 <lcd_send_cmd>
    HAL_Delay(1); // Cn thit lc khi ng
 80011a8:	2001      	movs	r0, #1
 80011aa:	f001 f83b 	bl	8002224 <HAL_Delay>
    lcd_send_cmd(hi2c, 0x30);
 80011ae:	2130      	movs	r1, #48	@ 0x30
 80011b0:	6878      	ldr	r0, [r7, #4]
 80011b2:	f7ff ff75 	bl	80010a0 <lcd_send_cmd>
    HAL_Delay(10);
 80011b6:	200a      	movs	r0, #10
 80011b8:	f001 f834 	bl	8002224 <HAL_Delay>
    lcd_send_cmd(hi2c, 0x20); // Chuyn sang 4-bit mode
 80011bc:	2120      	movs	r1, #32
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f7ff ff6e 	bl	80010a0 <lcd_send_cmd>
    HAL_Delay(10);
 80011c4:	200a      	movs	r0, #10
 80011c6:	f001 f82d 	bl	8002224 <HAL_Delay>

    // Cu hnh LCD
    lcd_send_cmd(hi2c, 0x28); // 4-bit, 2 dng
 80011ca:	2128      	movs	r1, #40	@ 0x28
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff ff67 	bl	80010a0 <lcd_send_cmd>
    lcd_send_cmd(hi2c, 0x08); // display off
 80011d2:	2108      	movs	r1, #8
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f7ff ff63 	bl	80010a0 <lcd_send_cmd>
    lcd_send_cmd(hi2c, 0x01); // clear
 80011da:	2101      	movs	r1, #1
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f7ff ff5f 	bl	80010a0 <lcd_send_cmd>
    HAL_Delay(2);             // Lnh Clear cn > 1.52ms
 80011e2:	2002      	movs	r0, #2
 80011e4:	f001 f81e 	bl	8002224 <HAL_Delay>
    lcd_send_cmd(hi2c, 0x06); // entry mode
 80011e8:	2106      	movs	r1, #6
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f7ff ff58 	bl	80010a0 <lcd_send_cmd>
    lcd_send_cmd(hi2c, 0x0C); // display ON
 80011f0:	210c      	movs	r1, #12
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7ff ff54 	bl	80010a0 <lcd_send_cmd>
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <lcd_clear>:

/*
 * Xa LCD
 */
void lcd_clear(I2C_HandleTypeDef *hi2c)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(hi2c, 0x01);
 8001208:	2101      	movs	r1, #1
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f7ff ff48 	bl	80010a0 <lcd_send_cmd>
    HAL_Delay(2); // Lnh Clear mn hnh bt buc phi ch > 1.5ms
 8001210:	2002      	movs	r0, #2
 8001212:	f001 f807 	bl	8002224 <HAL_Delay>
}
 8001216:	bf00      	nop
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <lcd_gotoxy>:

/*
 * Di chuyn con tr
 */
void lcd_gotoxy(I2C_HandleTypeDef *hi2c, uint8_t col, uint8_t row)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	b084      	sub	sp, #16
 8001222:	af00      	add	r7, sp, #0
 8001224:	6078      	str	r0, [r7, #4]
 8001226:	460b      	mov	r3, r1
 8001228:	70fb      	strb	r3, [r7, #3]
 800122a:	4613      	mov	r3, r2
 800122c:	70bb      	strb	r3, [r7, #2]
    uint8_t addr;
    switch (row)
 800122e:	78bb      	ldrb	r3, [r7, #2]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d002      	beq.n	800123a <lcd_gotoxy+0x1c>
 8001234:	2b01      	cmp	r3, #1
 8001236:	d003      	beq.n	8001240 <lcd_gotoxy+0x22>
    {
        case 0: addr = 0x00 + col; break;
        case 1: addr = 0x40 + col; break;
        default: return;
 8001238:	e00e      	b.n	8001258 <lcd_gotoxy+0x3a>
        case 0: addr = 0x00 + col; break;
 800123a:	78fb      	ldrb	r3, [r7, #3]
 800123c:	73fb      	strb	r3, [r7, #15]
 800123e:	e003      	b.n	8001248 <lcd_gotoxy+0x2a>
        case 1: addr = 0x40 + col; break;
 8001240:	78fb      	ldrb	r3, [r7, #3]
 8001242:	3340      	adds	r3, #64	@ 0x40
 8001244:	73fb      	strb	r3, [r7, #15]
 8001246:	bf00      	nop
    }
    lcd_send_cmd(hi2c, 0x80 | addr);
 8001248:	7bfb      	ldrb	r3, [r7, #15]
 800124a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800124e:	b2db      	uxtb	r3, r3
 8001250:	4619      	mov	r1, r3
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f7ff ff24 	bl	80010a0 <lcd_send_cmd>
}
 8001258:	3710      	adds	r7, #16
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}

0800125e <lcd_puts>:

/*
 * Hin th chui
 */
void lcd_puts(I2C_HandleTypeDef *hi2c, char *str)
{
 800125e:	b580      	push	{r7, lr}
 8001260:	b082      	sub	sp, #8
 8001262:	af00      	add	r7, sp, #0
 8001264:	6078      	str	r0, [r7, #4]
 8001266:	6039      	str	r1, [r7, #0]
    while (*str)
 8001268:	e007      	b.n	800127a <lcd_puts+0x1c>
        lcd_send_data(hi2c, *str++);
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	1c5a      	adds	r2, r3, #1
 800126e:	603a      	str	r2, [r7, #0]
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	4619      	mov	r1, r3
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f7ff ff4c 	bl	8001112 <lcd_send_data>
    while (*str)
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d1f3      	bne.n	800126a <lcd_puts+0xc>
}
 8001282:	bf00      	nop
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Hm ny c th vin chun C gi mi khi bn dng printf
#ifdef __GNUC__
int _write(int file, char *ptr, int len)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	607a      	str	r2, [r7, #4]

	HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 100);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	b29a      	uxth	r2, r3
 800129c:	2364      	movs	r3, #100	@ 0x64
 800129e:	68b9      	ldr	r1, [r7, #8]
 80012a0:	4803      	ldr	r0, [pc, #12]	@ (80012b0 <_write+0x24>)
 80012a2:	f003 ffdb 	bl	800525c <HAL_UART_Transmit>
    return len;
 80012a6:	687b      	ldr	r3, [r7, #4]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3710      	adds	r7, #16
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	200002d4 	.word	0x200002d4

080012b4 <SoilMoisture_Convert>:
#endif

float SoilMoisture_Convert(uint16_t adc_value) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	80fb      	strh	r3, [r7, #6]
    if (adc_value > 2500) adc_value = 2500;
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d902      	bls.n	80012ce <SoilMoisture_Convert+0x1a>
 80012c8:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80012cc:	80fb      	strh	r3, [r7, #6]
    if (adc_value < 830)  adc_value = 830;
 80012ce:	88fb      	ldrh	r3, [r7, #6]
 80012d0:	f240 323d 	movw	r2, #829	@ 0x33d
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d802      	bhi.n	80012de <SoilMoisture_Convert+0x2a>
 80012d8:	f240 333e 	movw	r3, #830	@ 0x33e
 80012dc:	80fb      	strh	r3, [r7, #6]
    return (float)(2500 - adc_value) * 100.0f / (2500 - 830);
 80012de:	88fb      	ldrh	r3, [r7, #6]
 80012e0:	f5c3 631c 	rsb	r3, r3, #2496	@ 0x9c0
 80012e4:	3304      	adds	r3, #4
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff fcf8 	bl	8000cdc <__aeabi_i2f>
 80012ec:	4603      	mov	r3, r0
 80012ee:	4907      	ldr	r1, [pc, #28]	@ (800130c <SoilMoisture_Convert+0x58>)
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff fd47 	bl	8000d84 <__aeabi_fmul>
 80012f6:	4603      	mov	r3, r0
 80012f8:	4905      	ldr	r1, [pc, #20]	@ (8001310 <SoilMoisture_Convert+0x5c>)
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff fdf6 	bl	8000eec <__aeabi_fdiv>
 8001300:	4603      	mov	r3, r0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	42c80000 	.word	0x42c80000
 8001310:	44d0c000 	.word	0x44d0c000

08001314 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001318:	f000 ff52 	bl	80021c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800131c:	f000 f89a 	bl	8001454 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001320:	f000 f9b8 	bl	8001694 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001324:	f000 f98c 	bl	8001640 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001328:	f000 f8f0 	bl	800150c <MX_ADC1_Init>
  MX_I2C1_Init();
 800132c:	f000 f92c 	bl	8001588 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001330:	f000 f958 	bl	80015e4 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  sht3x.i2c_handle = &hi2c2;
 8001334:	4b2e      	ldr	r3, [pc, #184]	@ (80013f0 <main+0xdc>)
 8001336:	4a2f      	ldr	r2, [pc, #188]	@ (80013f4 <main+0xe0>)
 8001338:	601a      	str	r2, [r3, #0]
  sht3x.device_address = SHT3X_I2C_DEVICE_ADDRESS_ADDR_PIN_LOW;
 800133a:	4b2d      	ldr	r3, [pc, #180]	@ (80013f0 <main+0xdc>)
 800133c:	2244      	movs	r2, #68	@ 0x44
 800133e:	809a      	strh	r2, [r3, #4]
  lcd_init(&hi2c1);
 8001340:	482d      	ldr	r0, [pc, #180]	@ (80013f8 <main+0xe4>)
 8001342:	f7ff ff1f 	bl	8001184 <lcd_init>
  lcd_puts(&hi2c1, "System Init...");
 8001346:	492d      	ldr	r1, [pc, #180]	@ (80013fc <main+0xe8>)
 8001348:	482b      	ldr	r0, [pc, #172]	@ (80013f8 <main+0xe4>)
 800134a:	f7ff ff88 	bl	800125e <lcd_puts>
  HAL_Delay(1000);
 800134e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001352:	f000 ff67 	bl	8002224 <HAL_Delay>
  lcd_clear(&hi2c1);
 8001356:	4828      	ldr	r0, [pc, #160]	@ (80013f8 <main+0xe4>)
 8001358:	f7ff ff52 	bl	8001200 <lcd_clear>

  setvbuf(stdout, NULL, _IONBF, 0);
 800135c:	4b28      	ldr	r3, [pc, #160]	@ (8001400 <main+0xec>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	6898      	ldr	r0, [r3, #8]
 8001362:	2300      	movs	r3, #0
 8001364:	2202      	movs	r2, #2
 8001366:	2100      	movs	r1, #0
 8001368:	f009 fa54 	bl	800a814 <setvbuf>
  // Bt ngt UART nhn
  HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 800136c:	2201      	movs	r2, #1
 800136e:	4925      	ldr	r1, [pc, #148]	@ (8001404 <main+0xf0>)
 8001370:	4825      	ldr	r0, [pc, #148]	@ (8001408 <main+0xf4>)
 8001372:	f003 fffe 	bl	8005372 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001376:	f004 fdcf 	bl	8005f18 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of myUartMutex */
  myUartMutexHandle = osMutexNew(&myUartMutex_attributes);
 800137a:	4824      	ldr	r0, [pc, #144]	@ (800140c <main+0xf8>)
 800137c:	f004 fee8 	bl	8006150 <osMutexNew>
 8001380:	4603      	mov	r3, r0
 8001382:	4a23      	ldr	r2, [pc, #140]	@ (8001410 <main+0xfc>)
 8001384:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of semDataReady */
  semDataReadyHandle = osSemaphoreNew(1, 0, &semDataReady_attributes);
 8001386:	4a23      	ldr	r2, [pc, #140]	@ (8001414 <main+0x100>)
 8001388:	2100      	movs	r1, #0
 800138a:	2001      	movs	r0, #1
 800138c:	f004 ffee 	bl	800636c <osSemaphoreNew>
 8001390:	4603      	mov	r3, r0
 8001392:	4a21      	ldr	r2, [pc, #132]	@ (8001418 <main+0x104>)
 8001394:	6013      	str	r3, [r2, #0]

  /* creation of semUartCmd */
  semUartCmdHandle = osSemaphoreNew(1, 0, &semUartCmd_attributes);
 8001396:	4a21      	ldr	r2, [pc, #132]	@ (800141c <main+0x108>)
 8001398:	2100      	movs	r1, #0
 800139a:	2001      	movs	r0, #1
 800139c:	f004 ffe6 	bl	800636c <osSemaphoreNew>
 80013a0:	4603      	mov	r3, r0
 80013a2:	4a1f      	ldr	r2, [pc, #124]	@ (8001420 <main+0x10c>)
 80013a4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task1_SHT30 */
  Task1_SHT30Handle = osThreadNew(StartTask1_SHT30, NULL, &Task1_SHT30_attributes);
 80013a6:	4a1f      	ldr	r2, [pc, #124]	@ (8001424 <main+0x110>)
 80013a8:	2100      	movs	r1, #0
 80013aa:	481f      	ldr	r0, [pc, #124]	@ (8001428 <main+0x114>)
 80013ac:	f004 fe11 	bl	8005fd2 <osThreadNew>
 80013b0:	4603      	mov	r3, r0
 80013b2:	4a1e      	ldr	r2, [pc, #120]	@ (800142c <main+0x118>)
 80013b4:	6013      	str	r3, [r2, #0]

  /* creation of Task2_Soil */
  Task2_SoilHandle = osThreadNew(StartTask2_soil, NULL, &Task2_Soil_attributes);
 80013b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001430 <main+0x11c>)
 80013b8:	2100      	movs	r1, #0
 80013ba:	481e      	ldr	r0, [pc, #120]	@ (8001434 <main+0x120>)
 80013bc:	f004 fe09 	bl	8005fd2 <osThreadNew>
 80013c0:	4603      	mov	r3, r0
 80013c2:	4a1d      	ldr	r2, [pc, #116]	@ (8001438 <main+0x124>)
 80013c4:	6013      	str	r3, [r2, #0]

  /* creation of Task3_Cmd */
  Task3_CmdHandle = osThreadNew(StartTask3_Cmd, NULL, &Task3_Cmd_attributes);
 80013c6:	4a1d      	ldr	r2, [pc, #116]	@ (800143c <main+0x128>)
 80013c8:	2100      	movs	r1, #0
 80013ca:	481d      	ldr	r0, [pc, #116]	@ (8001440 <main+0x12c>)
 80013cc:	f004 fe01 	bl	8005fd2 <osThreadNew>
 80013d0:	4603      	mov	r3, r0
 80013d2:	4a1c      	ldr	r2, [pc, #112]	@ (8001444 <main+0x130>)
 80013d4:	6013      	str	r3, [r2, #0]

  /* creation of Task4_LCD */
  Task4_LCDHandle = osThreadNew(StartTask4_LCD, NULL, &Task4_LCD_attributes);
 80013d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001448 <main+0x134>)
 80013d8:	2100      	movs	r1, #0
 80013da:	481c      	ldr	r0, [pc, #112]	@ (800144c <main+0x138>)
 80013dc:	f004 fdf9 	bl	8005fd2 <osThreadNew>
 80013e0:	4603      	mov	r3, r0
 80013e2:	4a1b      	ldr	r2, [pc, #108]	@ (8001450 <main+0x13c>)
 80013e4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80013e6:	f004 fdb9 	bl	8005f5c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013ea:	bf00      	nop
 80013ec:	e7fd      	b.n	80013ea <main+0xd6>
 80013ee:	bf00      	nop
 80013f0:	20000374 	.word	0x20000374
 80013f4:	20000280 	.word	0x20000280
 80013f8:	2000022c 	.word	0x2000022c
 80013fc:	0800ea78 	.word	0x0800ea78
 8001400:	20000024 	.word	0x20000024
 8001404:	20000372 	.word	0x20000372
 8001408:	200002d4 	.word	0x200002d4
 800140c:	0800ec4c 	.word	0x0800ec4c
 8001410:	2000032c 	.word	0x2000032c
 8001414:	0800ec5c 	.word	0x0800ec5c
 8001418:	20000330 	.word	0x20000330
 800141c:	0800ec6c 	.word	0x0800ec6c
 8001420:	20000334 	.word	0x20000334
 8001424:	0800ebbc 	.word	0x0800ebbc
 8001428:	08001771 	.word	0x08001771
 800142c:	2000031c 	.word	0x2000031c
 8001430:	0800ebe0 	.word	0x0800ebe0
 8001434:	08001805 	.word	0x08001805
 8001438:	20000320 	.word	0x20000320
 800143c:	0800ec04 	.word	0x0800ec04
 8001440:	080018bd 	.word	0x080018bd
 8001444:	20000324 	.word	0x20000324
 8001448:	0800ec28 	.word	0x0800ec28
 800144c:	080019b5 	.word	0x080019b5
 8001450:	20000328 	.word	0x20000328

08001454 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b094      	sub	sp, #80	@ 0x50
 8001458:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800145a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800145e:	2228      	movs	r2, #40	@ 0x28
 8001460:	2100      	movs	r1, #0
 8001462:	4618      	mov	r0, r3
 8001464:	f009 fbb2 	bl	800abcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001478:	1d3b      	adds	r3, r7, #4
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
 8001482:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001484:	2301      	movs	r3, #1
 8001486:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001488:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800148c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800148e:	2300      	movs	r3, #0
 8001490:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001492:	2301      	movs	r3, #1
 8001494:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001496:	2302      	movs	r3, #2
 8001498:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800149a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800149e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80014a0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80014a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014aa:	4618      	mov	r0, r3
 80014ac:	f002 fe9c 	bl	80041e8 <HAL_RCC_OscConfig>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <SystemClock_Config+0x66>
  {
    Error_Handler();
 80014b6:	f000 fad9 	bl	8001a6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014ba:	230f      	movs	r3, #15
 80014bc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014be:	2302      	movs	r3, #2
 80014c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014c2:	2300      	movs	r3, #0
 80014c4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014ca:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014cc:	2300      	movs	r3, #0
 80014ce:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014d0:	f107 0314 	add.w	r3, r7, #20
 80014d4:	2102      	movs	r1, #2
 80014d6:	4618      	mov	r0, r3
 80014d8:	f003 f908 	bl	80046ec <HAL_RCC_ClockConfig>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80014e2:	f000 fac3 	bl	8001a6c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80014e6:	2302      	movs	r3, #2
 80014e8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80014ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80014ee:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014f0:	1d3b      	adds	r3, r7, #4
 80014f2:	4618      	mov	r0, r3
 80014f4:	f003 fab8 	bl	8004a68 <HAL_RCCEx_PeriphCLKConfig>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80014fe:	f000 fab5 	bl	8001a6c <Error_Handler>
  }
}
 8001502:	bf00      	nop
 8001504:	3750      	adds	r7, #80	@ 0x50
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
	...

0800150c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001512:	1d3b      	adds	r3, r7, #4
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
 800151a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800151c:	4b18      	ldr	r3, [pc, #96]	@ (8001580 <MX_ADC1_Init+0x74>)
 800151e:	4a19      	ldr	r2, [pc, #100]	@ (8001584 <MX_ADC1_Init+0x78>)
 8001520:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001522:	4b17      	ldr	r3, [pc, #92]	@ (8001580 <MX_ADC1_Init+0x74>)
 8001524:	2200      	movs	r2, #0
 8001526:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001528:	4b15      	ldr	r3, [pc, #84]	@ (8001580 <MX_ADC1_Init+0x74>)
 800152a:	2200      	movs	r2, #0
 800152c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800152e:	4b14      	ldr	r3, [pc, #80]	@ (8001580 <MX_ADC1_Init+0x74>)
 8001530:	2200      	movs	r2, #0
 8001532:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001534:	4b12      	ldr	r3, [pc, #72]	@ (8001580 <MX_ADC1_Init+0x74>)
 8001536:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800153a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800153c:	4b10      	ldr	r3, [pc, #64]	@ (8001580 <MX_ADC1_Init+0x74>)
 800153e:	2200      	movs	r2, #0
 8001540:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001542:	4b0f      	ldr	r3, [pc, #60]	@ (8001580 <MX_ADC1_Init+0x74>)
 8001544:	2201      	movs	r2, #1
 8001546:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001548:	480d      	ldr	r0, [pc, #52]	@ (8001580 <MX_ADC1_Init+0x74>)
 800154a:	f000 fe8f 	bl	800226c <HAL_ADC_Init>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001554:	f000 fa8a 	bl	8001a6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001558:	2300      	movs	r3, #0
 800155a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800155c:	2301      	movs	r3, #1
 800155e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001560:	2300      	movs	r3, #0
 8001562:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	4619      	mov	r1, r3
 8001568:	4805      	ldr	r0, [pc, #20]	@ (8001580 <MX_ADC1_Init+0x74>)
 800156a:	f001 f943 	bl	80027f4 <HAL_ADC_ConfigChannel>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001574:	f000 fa7a 	bl	8001a6c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001578:	bf00      	nop
 800157a:	3710      	adds	r7, #16
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	200001fc 	.word	0x200001fc
 8001584:	40012400 	.word	0x40012400

08001588 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800158c:	4b12      	ldr	r3, [pc, #72]	@ (80015d8 <MX_I2C1_Init+0x50>)
 800158e:	4a13      	ldr	r2, [pc, #76]	@ (80015dc <MX_I2C1_Init+0x54>)
 8001590:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001592:	4b11      	ldr	r3, [pc, #68]	@ (80015d8 <MX_I2C1_Init+0x50>)
 8001594:	4a12      	ldr	r2, [pc, #72]	@ (80015e0 <MX_I2C1_Init+0x58>)
 8001596:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001598:	4b0f      	ldr	r3, [pc, #60]	@ (80015d8 <MX_I2C1_Init+0x50>)
 800159a:	2200      	movs	r2, #0
 800159c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800159e:	4b0e      	ldr	r3, [pc, #56]	@ (80015d8 <MX_I2C1_Init+0x50>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015a4:	4b0c      	ldr	r3, [pc, #48]	@ (80015d8 <MX_I2C1_Init+0x50>)
 80015a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015ac:	4b0a      	ldr	r3, [pc, #40]	@ (80015d8 <MX_I2C1_Init+0x50>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015b2:	4b09      	ldr	r3, [pc, #36]	@ (80015d8 <MX_I2C1_Init+0x50>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015b8:	4b07      	ldr	r3, [pc, #28]	@ (80015d8 <MX_I2C1_Init+0x50>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015be:	4b06      	ldr	r3, [pc, #24]	@ (80015d8 <MX_I2C1_Init+0x50>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015c4:	4804      	ldr	r0, [pc, #16]	@ (80015d8 <MX_I2C1_Init+0x50>)
 80015c6:	f001 fdbf 	bl	8003148 <HAL_I2C_Init>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015d0:	f000 fa4c 	bl	8001a6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015d4:	bf00      	nop
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	2000022c 	.word	0x2000022c
 80015dc:	40005400 	.word	0x40005400
 80015e0:	000186a0 	.word	0x000186a0

080015e4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80015e8:	4b12      	ldr	r3, [pc, #72]	@ (8001634 <MX_I2C2_Init+0x50>)
 80015ea:	4a13      	ldr	r2, [pc, #76]	@ (8001638 <MX_I2C2_Init+0x54>)
 80015ec:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80015ee:	4b11      	ldr	r3, [pc, #68]	@ (8001634 <MX_I2C2_Init+0x50>)
 80015f0:	4a12      	ldr	r2, [pc, #72]	@ (800163c <MX_I2C2_Init+0x58>)
 80015f2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001634 <MX_I2C2_Init+0x50>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80015fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001634 <MX_I2C2_Init+0x50>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001600:	4b0c      	ldr	r3, [pc, #48]	@ (8001634 <MX_I2C2_Init+0x50>)
 8001602:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001606:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001608:	4b0a      	ldr	r3, [pc, #40]	@ (8001634 <MX_I2C2_Init+0x50>)
 800160a:	2200      	movs	r2, #0
 800160c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800160e:	4b09      	ldr	r3, [pc, #36]	@ (8001634 <MX_I2C2_Init+0x50>)
 8001610:	2200      	movs	r2, #0
 8001612:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001614:	4b07      	ldr	r3, [pc, #28]	@ (8001634 <MX_I2C2_Init+0x50>)
 8001616:	2200      	movs	r2, #0
 8001618:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800161a:	4b06      	ldr	r3, [pc, #24]	@ (8001634 <MX_I2C2_Init+0x50>)
 800161c:	2200      	movs	r2, #0
 800161e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001620:	4804      	ldr	r0, [pc, #16]	@ (8001634 <MX_I2C2_Init+0x50>)
 8001622:	f001 fd91 	bl	8003148 <HAL_I2C_Init>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800162c:	f000 fa1e 	bl	8001a6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}
 8001634:	20000280 	.word	0x20000280
 8001638:	40005800 	.word	0x40005800
 800163c:	000186a0 	.word	0x000186a0

08001640 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001644:	4b11      	ldr	r3, [pc, #68]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 8001646:	4a12      	ldr	r2, [pc, #72]	@ (8001690 <MX_USART1_UART_Init+0x50>)
 8001648:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800164a:	4b10      	ldr	r3, [pc, #64]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 800164c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001650:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001652:	4b0e      	ldr	r3, [pc, #56]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 8001654:	2200      	movs	r2, #0
 8001656:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001658:	4b0c      	ldr	r3, [pc, #48]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 800165a:	2200      	movs	r2, #0
 800165c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800165e:	4b0b      	ldr	r3, [pc, #44]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 8001660:	2200      	movs	r2, #0
 8001662:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001664:	4b09      	ldr	r3, [pc, #36]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 8001666:	220c      	movs	r2, #12
 8001668:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800166a:	4b08      	ldr	r3, [pc, #32]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 800166c:	2200      	movs	r2, #0
 800166e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001670:	4b06      	ldr	r3, [pc, #24]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 8001672:	2200      	movs	r2, #0
 8001674:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001676:	4805      	ldr	r0, [pc, #20]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 8001678:	f003 fda0 	bl	80051bc <HAL_UART_Init>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001682:	f000 f9f3 	bl	8001a6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	200002d4 	.word	0x200002d4
 8001690:	40013800 	.word	0x40013800

08001694 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001694:	b480      	push	{r7}
 8001696:	b085      	sub	sp, #20
 8001698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800169a:	4b14      	ldr	r3, [pc, #80]	@ (80016ec <MX_GPIO_Init+0x58>)
 800169c:	699b      	ldr	r3, [r3, #24]
 800169e:	4a13      	ldr	r2, [pc, #76]	@ (80016ec <MX_GPIO_Init+0x58>)
 80016a0:	f043 0320 	orr.w	r3, r3, #32
 80016a4:	6193      	str	r3, [r2, #24]
 80016a6:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <MX_GPIO_Init+0x58>)
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	f003 0320 	and.w	r3, r3, #32
 80016ae:	60fb      	str	r3, [r7, #12]
 80016b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b2:	4b0e      	ldr	r3, [pc, #56]	@ (80016ec <MX_GPIO_Init+0x58>)
 80016b4:	699b      	ldr	r3, [r3, #24]
 80016b6:	4a0d      	ldr	r2, [pc, #52]	@ (80016ec <MX_GPIO_Init+0x58>)
 80016b8:	f043 0304 	orr.w	r3, r3, #4
 80016bc:	6193      	str	r3, [r2, #24]
 80016be:	4b0b      	ldr	r3, [pc, #44]	@ (80016ec <MX_GPIO_Init+0x58>)
 80016c0:	699b      	ldr	r3, [r3, #24]
 80016c2:	f003 0304 	and.w	r3, r3, #4
 80016c6:	60bb      	str	r3, [r7, #8]
 80016c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ca:	4b08      	ldr	r3, [pc, #32]	@ (80016ec <MX_GPIO_Init+0x58>)
 80016cc:	699b      	ldr	r3, [r3, #24]
 80016ce:	4a07      	ldr	r2, [pc, #28]	@ (80016ec <MX_GPIO_Init+0x58>)
 80016d0:	f043 0308 	orr.w	r3, r3, #8
 80016d4:	6193      	str	r3, [r2, #24]
 80016d6:	4b05      	ldr	r3, [pc, #20]	@ (80016ec <MX_GPIO_Init+0x58>)
 80016d8:	699b      	ldr	r3, [r3, #24]
 80016da:	f003 0308 	and.w	r3, r3, #8
 80016de:	607b      	str	r3, [r7, #4]
 80016e0:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016e2:	bf00      	nop
 80016e4:	3714      	adds	r7, #20
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr
 80016ec:	40021000 	.word	0x40021000

080016f0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
/* Callback ngt UART */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  static uint8_t i = 0;
  if (huart->Instance == USART1)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a16      	ldr	r2, [pc, #88]	@ (8001758 <HAL_UART_RxCpltCallback+0x68>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d126      	bne.n	8001750 <HAL_UART_RxCpltCallback+0x60>
  {
    if (rx_byte == '!') {
 8001702:	4b16      	ldr	r3, [pc, #88]	@ (800175c <HAL_UART_RxCpltCallback+0x6c>)
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	2b21      	cmp	r3, #33	@ 0x21
 8001708:	d10e      	bne.n	8001728 <HAL_UART_RxCpltCallback+0x38>
        rx_buffer[i] = 0;
 800170a:	4b15      	ldr	r3, [pc, #84]	@ (8001760 <HAL_UART_RxCpltCallback+0x70>)
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	461a      	mov	r2, r3
 8001710:	4b14      	ldr	r3, [pc, #80]	@ (8001764 <HAL_UART_RxCpltCallback+0x74>)
 8001712:	2100      	movs	r1, #0
 8001714:	5499      	strb	r1, [r3, r2]
        osSemaphoreRelease(semUartCmdHandle);
 8001716:	4b14      	ldr	r3, [pc, #80]	@ (8001768 <HAL_UART_RxCpltCallback+0x78>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4618      	mov	r0, r3
 800171c:	f004 ff02 	bl	8006524 <osSemaphoreRelease>
        i = 0;
 8001720:	4b0f      	ldr	r3, [pc, #60]	@ (8001760 <HAL_UART_RxCpltCallback+0x70>)
 8001722:	2200      	movs	r2, #0
 8001724:	701a      	strb	r2, [r3, #0]
 8001726:	e00e      	b.n	8001746 <HAL_UART_RxCpltCallback+0x56>
    } else {
        if (i < 49) rx_buffer[i++] = rx_byte;
 8001728:	4b0d      	ldr	r3, [pc, #52]	@ (8001760 <HAL_UART_RxCpltCallback+0x70>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	2b30      	cmp	r3, #48	@ 0x30
 800172e:	d80a      	bhi.n	8001746 <HAL_UART_RxCpltCallback+0x56>
 8001730:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <HAL_UART_RxCpltCallback+0x70>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	1c5a      	adds	r2, r3, #1
 8001736:	b2d1      	uxtb	r1, r2
 8001738:	4a09      	ldr	r2, [pc, #36]	@ (8001760 <HAL_UART_RxCpltCallback+0x70>)
 800173a:	7011      	strb	r1, [r2, #0]
 800173c:	461a      	mov	r2, r3
 800173e:	4b07      	ldr	r3, [pc, #28]	@ (800175c <HAL_UART_RxCpltCallback+0x6c>)
 8001740:	7819      	ldrb	r1, [r3, #0]
 8001742:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <HAL_UART_RxCpltCallback+0x74>)
 8001744:	5499      	strb	r1, [r3, r2]
    }
    HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8001746:	2201      	movs	r2, #1
 8001748:	4904      	ldr	r1, [pc, #16]	@ (800175c <HAL_UART_RxCpltCallback+0x6c>)
 800174a:	4808      	ldr	r0, [pc, #32]	@ (800176c <HAL_UART_RxCpltCallback+0x7c>)
 800174c:	f003 fe11 	bl	8005372 <HAL_UART_Receive_IT>
  }
}
 8001750:	bf00      	nop
 8001752:	3708      	adds	r7, #8
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	40013800 	.word	0x40013800
 800175c:	20000372 	.word	0x20000372
 8001760:	2000037c 	.word	0x2000037c
 8001764:	20000340 	.word	0x20000340
 8001768:	20000334 	.word	0x20000334
 800176c:	200002d4 	.word	0x200002d4

08001770 <StartTask1_SHT30>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask1_SHT30 */
void StartTask1_SHT30(void *argument)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  uint32_t tick = osKernelGetTickCount();
 8001778:	f004 fc16 	bl	8005fa8 <osKernelGetTickCount>
 800177c:	60f8      	str	r0, [r7, #12]
  float dummy_hum;
  /* Infinite loop */
  for(;;)
  {
    sht3x_read_temperature_and_humidity(&sht3x, &temp, &dummy_hum);
 800177e:	f107 0308 	add.w	r3, r7, #8
 8001782:	461a      	mov	r2, r3
 8001784:	4918      	ldr	r1, [pc, #96]	@ (80017e8 <StartTask1_SHT30+0x78>)
 8001786:	4819      	ldr	r0, [pc, #100]	@ (80017ec <StartTask1_SHT30+0x7c>)
 8001788:	f000 f9e6 	bl	8001b58 <sht3x_read_temperature_and_humidity>
	osSemaphoreRelease(semDataReadyHandle);
 800178c:	4b18      	ldr	r3, [pc, #96]	@ (80017f0 <StartTask1_SHT30+0x80>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4618      	mov	r0, r3
 8001792:	f004 fec7 	bl	8006524 <osSemaphoreRelease>
	if (osMutexAcquire(myUartMutexHandle, osWaitForever) == osOK) {
 8001796:	4b17      	ldr	r3, [pc, #92]	@ (80017f4 <StartTask1_SHT30+0x84>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f04f 31ff 	mov.w	r1, #4294967295
 800179e:	4618      	mov	r0, r3
 80017a0:	f004 fd5c 	bl	800625c <osMutexAcquire>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d115      	bne.n	80017d6 <StartTask1_SHT30+0x66>
	    printf("Task 1 in: %lu\n", osKernelGetTickCount());
 80017aa:	f004 fbfd 	bl	8005fa8 <osKernelGetTickCount>
 80017ae:	4603      	mov	r3, r0
 80017b0:	4619      	mov	r1, r3
 80017b2:	4811      	ldr	r0, [pc, #68]	@ (80017f8 <StartTask1_SHT30+0x88>)
 80017b4:	f008 ffbe 	bl	800a734 <iprintf>
	    printf("Data SHT30: Temp: %.1f C\n\n", temp);
 80017b8:	4b0b      	ldr	r3, [pc, #44]	@ (80017e8 <StartTask1_SHT30+0x78>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe fe33 	bl	8000428 <__aeabi_f2d>
 80017c2:	4602      	mov	r2, r0
 80017c4:	460b      	mov	r3, r1
 80017c6:	480d      	ldr	r0, [pc, #52]	@ (80017fc <StartTask1_SHT30+0x8c>)
 80017c8:	f008 ffb4 	bl	800a734 <iprintf>
	    osMutexRelease(myUartMutexHandle);
 80017cc:	4b09      	ldr	r3, [pc, #36]	@ (80017f4 <StartTask1_SHT30+0x84>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4618      	mov	r0, r3
 80017d2:	f004 fd8e 	bl	80062f2 <osMutexRelease>
	}
	tick += cycle_SHT30;
 80017d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001800 <StartTask1_SHT30+0x90>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	68fa      	ldr	r2, [r7, #12]
 80017dc:	4413      	add	r3, r2
 80017de:	60fb      	str	r3, [r7, #12]
	osDelayUntil(tick);
 80017e0:	68f8      	ldr	r0, [r7, #12]
 80017e2:	f004 fc88 	bl	80060f6 <osDelayUntil>
    sht3x_read_temperature_and_humidity(&sht3x, &temp, &dummy_hum);
 80017e6:	e7ca      	b.n	800177e <StartTask1_SHT30+0xe>
 80017e8:	20000338 	.word	0x20000338
 80017ec:	20000374 	.word	0x20000374
 80017f0:	20000330 	.word	0x20000330
 80017f4:	2000032c 	.word	0x2000032c
 80017f8:	0800ea88 	.word	0x0800ea88
 80017fc:	0800ea98 	.word	0x0800ea98
 8001800:	20000000 	.word	0x20000000

08001804 <StartTask2_soil>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask2_soil */
void StartTask2_soil(void *argument)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask2_soil */
  uint32_t tick = osKernelGetTickCount();
 800180c:	f004 fbcc 	bl	8005fa8 <osKernelGetTickCount>
 8001810:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	HAL_ADC_Start(&hadc1);
 8001812:	4823      	ldr	r0, [pc, #140]	@ (80018a0 <StartTask2_soil+0x9c>)
 8001814:	f000 fe02 	bl	800241c <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8001818:	210a      	movs	r1, #10
 800181a:	4821      	ldr	r0, [pc, #132]	@ (80018a0 <StartTask2_soil+0x9c>)
 800181c:	f000 fed8 	bl	80025d0 <HAL_ADC_PollForConversion>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d10a      	bne.n	800183c <StartTask2_soil+0x38>
	   soil = SoilMoisture_Convert(HAL_ADC_GetValue(&hadc1));
 8001826:	481e      	ldr	r0, [pc, #120]	@ (80018a0 <StartTask2_soil+0x9c>)
 8001828:	f000 ffd8 	bl	80027dc <HAL_ADC_GetValue>
 800182c:	4603      	mov	r3, r0
 800182e:	b29b      	uxth	r3, r3
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff fd3f 	bl	80012b4 <SoilMoisture_Convert>
 8001836:	4603      	mov	r3, r0
 8001838:	4a1a      	ldr	r2, [pc, #104]	@ (80018a4 <StartTask2_soil+0xa0>)
 800183a:	6013      	str	r3, [r2, #0]
	}
	HAL_ADC_Stop(&hadc1);
 800183c:	4818      	ldr	r0, [pc, #96]	@ (80018a0 <StartTask2_soil+0x9c>)
 800183e:	f000 fe9b 	bl	8002578 <HAL_ADC_Stop>
	osSemaphoreRelease(semDataReadyHandle);
 8001842:	4b19      	ldr	r3, [pc, #100]	@ (80018a8 <StartTask2_soil+0xa4>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4618      	mov	r0, r3
 8001848:	f004 fe6c 	bl	8006524 <osSemaphoreRelease>
	if (osMutexAcquire(myUartMutexHandle, osWaitForever) == osOK) {
 800184c:	4b17      	ldr	r3, [pc, #92]	@ (80018ac <StartTask2_soil+0xa8>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f04f 31ff 	mov.w	r1, #4294967295
 8001854:	4618      	mov	r0, r3
 8001856:	f004 fd01 	bl	800625c <osMutexAcquire>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d115      	bne.n	800188c <StartTask2_soil+0x88>
	    printf("Task 2 in: %lu\n", osKernelGetTickCount());
 8001860:	f004 fba2 	bl	8005fa8 <osKernelGetTickCount>
 8001864:	4603      	mov	r3, r0
 8001866:	4619      	mov	r1, r3
 8001868:	4811      	ldr	r0, [pc, #68]	@ (80018b0 <StartTask2_soil+0xac>)
 800186a:	f008 ff63 	bl	800a734 <iprintf>
	    printf("Data Soil: %.1f %%\n\n", soil);
 800186e:	4b0d      	ldr	r3, [pc, #52]	@ (80018a4 <StartTask2_soil+0xa0>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4618      	mov	r0, r3
 8001874:	f7fe fdd8 	bl	8000428 <__aeabi_f2d>
 8001878:	4602      	mov	r2, r0
 800187a:	460b      	mov	r3, r1
 800187c:	480d      	ldr	r0, [pc, #52]	@ (80018b4 <StartTask2_soil+0xb0>)
 800187e:	f008 ff59 	bl	800a734 <iprintf>
	    osMutexRelease(myUartMutexHandle);
 8001882:	4b0a      	ldr	r3, [pc, #40]	@ (80018ac <StartTask2_soil+0xa8>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f004 fd33 	bl	80062f2 <osMutexRelease>
	}
	tick += cycle_Soil;
 800188c:	4b0a      	ldr	r3, [pc, #40]	@ (80018b8 <StartTask2_soil+0xb4>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	68fa      	ldr	r2, [r7, #12]
 8001892:	4413      	add	r3, r2
 8001894:	60fb      	str	r3, [r7, #12]
	osDelayUntil(tick);
 8001896:	68f8      	ldr	r0, [r7, #12]
 8001898:	f004 fc2d 	bl	80060f6 <osDelayUntil>
	HAL_ADC_Start(&hadc1);
 800189c:	e7b9      	b.n	8001812 <StartTask2_soil+0xe>
 800189e:	bf00      	nop
 80018a0:	200001fc 	.word	0x200001fc
 80018a4:	2000033c 	.word	0x2000033c
 80018a8:	20000330 	.word	0x20000330
 80018ac:	2000032c 	.word	0x2000032c
 80018b0:	0800eab4 	.word	0x0800eab4
 80018b4:	0800eac4 	.word	0x0800eac4
 80018b8:	20000004 	.word	0x20000004

080018bc <StartTask3_Cmd>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask3_Cmd */
void StartTask3_Cmd(void *argument)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask3_Cmd */
  int new_value = 0; // Bin tm  lu s tch c
 80018c4:	2300      	movs	r3, #0
 80018c6:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  // Ch lnh t UART (Event-Driven)
	  if (osSemaphoreAcquire(semUartCmdHandle, osWaitForever) == osOK) {
 80018c8:	4b2e      	ldr	r3, [pc, #184]	@ (8001984 <StartTask3_Cmd+0xc8>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f04f 31ff 	mov.w	r1, #4294967295
 80018d0:	4618      	mov	r0, r3
 80018d2:	f004 fdd5 	bl	8006480 <osSemaphoreAcquire>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d1f5      	bne.n	80018c8 <StartTask3_Cmd+0xc>
		  osMutexAcquire(myUartMutexHandle, osWaitForever);
 80018dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001988 <StartTask3_Cmd+0xcc>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f04f 31ff 	mov.w	r1, #4294967295
 80018e4:	4618      	mov	r0, r3
 80018e6:	f004 fcb9 	bl	800625c <osMutexAcquire>
	      // --- 1. X l lnh chnh tc  SHT30 ---
	      // C php: RATE_TEMP:xxxx (V d: RATE_TEMP:2000)
	      if (strstr(rx_buffer, "T:") != NULL) {
 80018ea:	4928      	ldr	r1, [pc, #160]	@ (800198c <StartTask3_Cmd+0xd0>)
 80018ec:	4828      	ldr	r0, [pc, #160]	@ (8001990 <StartTask3_Cmd+0xd4>)
 80018ee:	f009 f975 	bl	800abdc <strstr>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d014      	beq.n	8001922 <StartTask3_Cmd+0x66>

	          // Ly s sau du hai chm b vo bin new_value
	          sscanf(rx_buffer, "T:%d", &new_value);
 80018f8:	f107 030c 	add.w	r3, r7, #12
 80018fc:	461a      	mov	r2, r3
 80018fe:	4925      	ldr	r1, [pc, #148]	@ (8001994 <StartTask3_Cmd+0xd8>)
 8001900:	4823      	ldr	r0, [pc, #140]	@ (8001990 <StartTask3_Cmd+0xd4>)
 8001902:	f009 f85d 	bl	800a9c0 <siscanf>

	          // Bo v: Khng cho t nhanh qu (nh hn 100ms) gy treo
	          if (new_value >= 100) {
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	2b63      	cmp	r3, #99	@ 0x63
 800190a:	dd2f      	ble.n	800196c <StartTask3_Cmd+0xb0>
	              cycle_SHT30 = new_value;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	461a      	mov	r2, r3
 8001910:	4b21      	ldr	r3, [pc, #132]	@ (8001998 <StartTask3_Cmd+0xdc>)
 8001912:	601a      	str	r2, [r3, #0]
	              printf("\r\nOK -> Temp sampling rate changed to: %lu ms\r\n", cycle_SHT30);
 8001914:	4b20      	ldr	r3, [pc, #128]	@ (8001998 <StartTask3_Cmd+0xdc>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4619      	mov	r1, r3
 800191a:	4820      	ldr	r0, [pc, #128]	@ (800199c <StartTask3_Cmd+0xe0>)
 800191c:	f008 ff0a 	bl	800a734 <iprintf>
 8001920:	e024      	b.n	800196c <StartTask3_Cmd+0xb0>
	          }
	      }

	      // --- 2. X l lnh chnh tc  Soil ---
	      // C php: RATE_SOIL:xxxx (V d: RATE_SOIL:500)
	      else if (strstr(rx_buffer, "S:") != NULL) {
 8001922:	491f      	ldr	r1, [pc, #124]	@ (80019a0 <StartTask3_Cmd+0xe4>)
 8001924:	481a      	ldr	r0, [pc, #104]	@ (8001990 <StartTask3_Cmd+0xd4>)
 8001926:	f009 f959 	bl	800abdc <strstr>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d014      	beq.n	800195a <StartTask3_Cmd+0x9e>

	           sscanf(rx_buffer, "S:%d", &new_value);
 8001930:	f107 030c 	add.w	r3, r7, #12
 8001934:	461a      	mov	r2, r3
 8001936:	491b      	ldr	r1, [pc, #108]	@ (80019a4 <StartTask3_Cmd+0xe8>)
 8001938:	4815      	ldr	r0, [pc, #84]	@ (8001990 <StartTask3_Cmd+0xd4>)
 800193a:	f009 f841 	bl	800a9c0 <siscanf>

	           if (new_value >= 100) {
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	2b63      	cmp	r3, #99	@ 0x63
 8001942:	dd13      	ble.n	800196c <StartTask3_Cmd+0xb0>
	               cycle_Soil = new_value;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	461a      	mov	r2, r3
 8001948:	4b17      	ldr	r3, [pc, #92]	@ (80019a8 <StartTask3_Cmd+0xec>)
 800194a:	601a      	str	r2, [r3, #0]
	               printf("\r\nOK -> Soil sampling rate changed to: %lu ms\r\n", cycle_Soil);
 800194c:	4b16      	ldr	r3, [pc, #88]	@ (80019a8 <StartTask3_Cmd+0xec>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4619      	mov	r1, r3
 8001952:	4816      	ldr	r0, [pc, #88]	@ (80019ac <StartTask3_Cmd+0xf0>)
 8001954:	f008 feee 	bl	800a734 <iprintf>
 8001958:	e008      	b.n	800196c <StartTask3_Cmd+0xb0>
	      }

	      // --- 3. Lnh khng hp l ---
	      else {
	            // Ch bo li nu chui khng rng (trnh in rc)
	            if(strlen(rx_buffer) > 1) {
 800195a:	480d      	ldr	r0, [pc, #52]	@ (8001990 <StartTask3_Cmd+0xd4>)
 800195c:	f7fe fbf8 	bl	8000150 <strlen>
 8001960:	4603      	mov	r3, r0
 8001962:	2b01      	cmp	r3, #1
 8001964:	d902      	bls.n	800196c <StartTask3_Cmd+0xb0>
	               printf("ERROR: Unknown command!\r\n");
 8001966:	4812      	ldr	r0, [pc, #72]	@ (80019b0 <StartTask3_Cmd+0xf4>)
 8001968:	f008 ff4c 	bl	800a804 <puts>
	            }
	      }
	      osMutexRelease(myUartMutexHandle);
 800196c:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <StartTask3_Cmd+0xcc>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4618      	mov	r0, r3
 8001972:	f004 fcbe 	bl	80062f2 <osMutexRelease>
	      // Xa sch buffer sau khi x l xong
	      memset(rx_buffer, 0, sizeof(rx_buffer));
 8001976:	2232      	movs	r2, #50	@ 0x32
 8001978:	2100      	movs	r1, #0
 800197a:	4805      	ldr	r0, [pc, #20]	@ (8001990 <StartTask3_Cmd+0xd4>)
 800197c:	f009 f926 	bl	800abcc <memset>
	  if (osSemaphoreAcquire(semUartCmdHandle, osWaitForever) == osOK) {
 8001980:	e7a2      	b.n	80018c8 <StartTask3_Cmd+0xc>
 8001982:	bf00      	nop
 8001984:	20000334 	.word	0x20000334
 8001988:	2000032c 	.word	0x2000032c
 800198c:	0800eadc 	.word	0x0800eadc
 8001990:	20000340 	.word	0x20000340
 8001994:	0800eae0 	.word	0x0800eae0
 8001998:	20000000 	.word	0x20000000
 800199c:	0800eae8 	.word	0x0800eae8
 80019a0:	0800eb18 	.word	0x0800eb18
 80019a4:	0800eb1c 	.word	0x0800eb1c
 80019a8:	20000004 	.word	0x20000004
 80019ac:	0800eb24 	.word	0x0800eb24
 80019b0:	0800eb54 	.word	0x0800eb54

080019b4 <StartTask4_LCD>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask4_LCD */
void StartTask4_LCD(void *argument)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b088      	sub	sp, #32
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  char lcd_buf[20];
  /* Infinite loop */
  for(;;)
  {
	  // Dng Semaphore  ch d liu mi t sensor
	  if (osSemaphoreAcquire(semDataReadyHandle, osWaitForever) == osOK) {
 80019bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001a30 <StartTask4_LCD+0x7c>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f04f 31ff 	mov.w	r1, #4294967295
 80019c4:	4618      	mov	r0, r3
 80019c6:	f004 fd5b 	bl	8006480 <osSemaphoreAcquire>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d1f5      	bne.n	80019bc <StartTask4_LCD+0x8>
	      sprintf(lcd_buf, "Temp: %.1f C     ", temp);
 80019d0:	4b18      	ldr	r3, [pc, #96]	@ (8001a34 <StartTask4_LCD+0x80>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7fe fd27 	bl	8000428 <__aeabi_f2d>
 80019da:	4602      	mov	r2, r0
 80019dc:	460b      	mov	r3, r1
 80019de:	f107 000c 	add.w	r0, r7, #12
 80019e2:	4915      	ldr	r1, [pc, #84]	@ (8001a38 <StartTask4_LCD+0x84>)
 80019e4:	f008 ffca 	bl	800a97c <siprintf>
	      lcd_gotoxy(&hi2c1, 0, 0);
 80019e8:	2200      	movs	r2, #0
 80019ea:	2100      	movs	r1, #0
 80019ec:	4813      	ldr	r0, [pc, #76]	@ (8001a3c <StartTask4_LCD+0x88>)
 80019ee:	f7ff fc16 	bl	800121e <lcd_gotoxy>
	      lcd_puts(&hi2c1, lcd_buf);
 80019f2:	f107 030c 	add.w	r3, r7, #12
 80019f6:	4619      	mov	r1, r3
 80019f8:	4810      	ldr	r0, [pc, #64]	@ (8001a3c <StartTask4_LCD+0x88>)
 80019fa:	f7ff fc30 	bl	800125e <lcd_puts>

	      sprintf(lcd_buf, "Soil: %.1f %%     ", soil);
 80019fe:	4b10      	ldr	r3, [pc, #64]	@ (8001a40 <StartTask4_LCD+0x8c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7fe fd10 	bl	8000428 <__aeabi_f2d>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	f107 000c 	add.w	r0, r7, #12
 8001a10:	490c      	ldr	r1, [pc, #48]	@ (8001a44 <StartTask4_LCD+0x90>)
 8001a12:	f008 ffb3 	bl	800a97c <siprintf>
	      lcd_gotoxy(&hi2c1, 0, 1);
 8001a16:	2201      	movs	r2, #1
 8001a18:	2100      	movs	r1, #0
 8001a1a:	4808      	ldr	r0, [pc, #32]	@ (8001a3c <StartTask4_LCD+0x88>)
 8001a1c:	f7ff fbff 	bl	800121e <lcd_gotoxy>
	      lcd_puts(&hi2c1, lcd_buf);
 8001a20:	f107 030c 	add.w	r3, r7, #12
 8001a24:	4619      	mov	r1, r3
 8001a26:	4805      	ldr	r0, [pc, #20]	@ (8001a3c <StartTask4_LCD+0x88>)
 8001a28:	f7ff fc19 	bl	800125e <lcd_puts>
	  if (osSemaphoreAcquire(semDataReadyHandle, osWaitForever) == osOK) {
 8001a2c:	e7c6      	b.n	80019bc <StartTask4_LCD+0x8>
 8001a2e:	bf00      	nop
 8001a30:	20000330 	.word	0x20000330
 8001a34:	20000338 	.word	0x20000338
 8001a38:	0800eb70 	.word	0x0800eb70
 8001a3c:	2000022c 	.word	0x2000022c
 8001a40:	2000033c 	.word	0x2000033c
 8001a44:	0800eb84 	.word	0x0800eb84

08001a48 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a04      	ldr	r2, [pc, #16]	@ (8001a68 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d101      	bne.n	8001a5e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001a5a:	f000 fbc7 	bl	80021ec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a5e:	bf00      	nop
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40000800 	.word	0x40000800

08001a6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a70:	b672      	cpsid	i
}
 8001a72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a74:	bf00      	nop
 8001a76:	e7fd      	b.n	8001a74 <Error_Handler+0x8>

08001a78 <calculate_crc>:
	SHT3X_COMMAND_MEASURE_HIGHREP_10HZ = 0x2737,
	SHT3X_COMMAND_MEASURE_LOWREP_10HZ = 0x272A
} sht3x_command_t;

static uint8_t calculate_crc(const uint8_t *data, size_t length)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b087      	sub	sp, #28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
	uint8_t crc = 0xff;
 8001a82:	23ff      	movs	r3, #255	@ 0xff
 8001a84:	75fb      	strb	r3, [r7, #23]
	for (size_t i = 0; i < length; i++) {
 8001a86:	2300      	movs	r3, #0
 8001a88:	613b      	str	r3, [r7, #16]
 8001a8a:	e020      	b.n	8001ace <calculate_crc+0x56>
		crc ^= data[i];
 8001a8c:	687a      	ldr	r2, [r7, #4]
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	4413      	add	r3, r2
 8001a92:	781a      	ldrb	r2, [r3, #0]
 8001a94:	7dfb      	ldrb	r3, [r7, #23]
 8001a96:	4053      	eors	r3, r2
 8001a98:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	e010      	b.n	8001ac2 <calculate_crc+0x4a>
			if ((crc & 0x80u) != 0) {
 8001aa0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	da06      	bge.n	8001ab6 <calculate_crc+0x3e>
				crc = (uint8_t)((uint8_t)(crc << 1u) ^ 0x31u);
 8001aa8:	7dfb      	ldrb	r3, [r7, #23]
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 8001ab2:	75fb      	strb	r3, [r7, #23]
 8001ab4:	e002      	b.n	8001abc <calculate_crc+0x44>
			} else {
				crc <<= 1u;
 8001ab6:	7dfb      	ldrb	r3, [r7, #23]
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2b07      	cmp	r3, #7
 8001ac6:	d9eb      	bls.n	8001aa0 <calculate_crc+0x28>
	for (size_t i = 0; i < length; i++) {
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	3301      	adds	r3, #1
 8001acc:	613b      	str	r3, [r7, #16]
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d3da      	bcc.n	8001a8c <calculate_crc+0x14>
			}
		}
	}
	return crc;
 8001ad6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	371c      	adds	r7, #28
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bc80      	pop	{r7}
 8001ae0:	4770      	bx	lr

08001ae2 <sht3x_send_command>:

static bool sht3x_send_command(sht3x_handle_t *handle, sht3x_command_t command)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b086      	sub	sp, #24
 8001ae6:	af02      	add	r7, sp, #8
 8001ae8:	6078      	str	r0, [r7, #4]
 8001aea:	460b      	mov	r3, r1
 8001aec:	807b      	strh	r3, [r7, #2]
	uint8_t command_buffer[2] = {(command & 0xff00u) >> 8u, command & 0xffu};
 8001aee:	887b      	ldrh	r3, [r7, #2]
 8001af0:	0a1b      	lsrs	r3, r3, #8
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	733b      	strb	r3, [r7, #12]
 8001af8:	887b      	ldrh	r3, [r7, #2]
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(handle->i2c_handle, handle->device_address << 1u, command_buffer, sizeof(command_buffer),
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6818      	ldr	r0, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	889b      	ldrh	r3, [r3, #4]
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	b299      	uxth	r1, r3
 8001b0a:	f107 020c 	add.w	r2, r7, #12
 8001b0e:	231e      	movs	r3, #30
 8001b10:	9300      	str	r3, [sp, #0]
 8001b12:	2302      	movs	r3, #2
 8001b14:	f001 fc5c 	bl	80033d0 <HAL_I2C_Master_Transmit>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <sht3x_send_command+0x40>
	                            SHT3X_I2C_TIMEOUT) != HAL_OK) {
		return false;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	e000      	b.n	8001b24 <sht3x_send_command+0x42>
	}

	return true;
 8001b22:	2301      	movs	r3, #1
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3710      	adds	r7, #16
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <uint8_to_uint16>:

static uint16_t uint8_to_uint16(uint8_t msb, uint8_t lsb)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	4603      	mov	r3, r0
 8001b34:	460a      	mov	r2, r1
 8001b36:	71fb      	strb	r3, [r7, #7]
 8001b38:	4613      	mov	r3, r2
 8001b3a:	71bb      	strb	r3, [r7, #6]
	return (uint16_t)((uint16_t)msb << 8u) | lsb;
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	021b      	lsls	r3, r3, #8
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	79bb      	ldrb	r3, [r7, #6]
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	b29b      	uxth	r3, r3
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bc80      	pop	{r7}
 8001b54:	4770      	bx	lr
	...

08001b58 <sht3x_read_temperature_and_humidity>:

	return true;
}

bool sht3x_read_temperature_and_humidity(sht3x_handle_t *handle, float *temperature, float *humidity)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08a      	sub	sp, #40	@ 0x28
 8001b5c:	af02      	add	r7, sp, #8
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
	sht3x_send_command(handle, SHT3X_COMMAND_MEASURE_HIGHREP_STRETCH);
 8001b64:	f642 4106 	movw	r1, #11270	@ 0x2c06
 8001b68:	68f8      	ldr	r0, [r7, #12]
 8001b6a:	f7ff ffba 	bl	8001ae2 <sht3x_send_command>

	HAL_Delay(20);
 8001b6e:	2014      	movs	r0, #20
 8001b70:	f000 fb58 	bl	8002224 <HAL_Delay>

	uint8_t buffer[6];
	if (HAL_I2C_Master_Receive(handle->i2c_handle, handle->device_address << 1u, buffer, sizeof(buffer), SHT3X_I2C_TIMEOUT) != HAL_OK) {
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	6818      	ldr	r0, [r3, #0]
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	889b      	ldrh	r3, [r3, #4]
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	b299      	uxth	r1, r3
 8001b80:	f107 0214 	add.w	r2, r7, #20
 8001b84:	231e      	movs	r3, #30
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	2306      	movs	r3, #6
 8001b8a:	f001 fd1f 	bl	80035cc <HAL_I2C_Master_Receive>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <sht3x_read_temperature_and_humidity+0x40>
		return false;
 8001b94:	2300      	movs	r3, #0
 8001b96:	e054      	b.n	8001c42 <sht3x_read_temperature_and_humidity+0xea>
	}

	uint8_t temperature_crc = calculate_crc(buffer, 2);
 8001b98:	f107 0314 	add.w	r3, r7, #20
 8001b9c:	2102      	movs	r1, #2
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7ff ff6a 	bl	8001a78 <calculate_crc>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	77fb      	strb	r3, [r7, #31]
	uint8_t humidity_crc = calculate_crc(buffer + 3, 2);
 8001ba8:	f107 0314 	add.w	r3, r7, #20
 8001bac:	3303      	adds	r3, #3
 8001bae:	2102      	movs	r1, #2
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff ff61 	bl	8001a78 <calculate_crc>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	77bb      	strb	r3, [r7, #30]
	if (temperature_crc != buffer[2] || humidity_crc != buffer[5]) {
 8001bba:	7dbb      	ldrb	r3, [r7, #22]
 8001bbc:	7ffa      	ldrb	r2, [r7, #31]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d103      	bne.n	8001bca <sht3x_read_temperature_and_humidity+0x72>
 8001bc2:	7e7b      	ldrb	r3, [r7, #25]
 8001bc4:	7fba      	ldrb	r2, [r7, #30]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d001      	beq.n	8001bce <sht3x_read_temperature_and_humidity+0x76>
		return false;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	e039      	b.n	8001c42 <sht3x_read_temperature_and_humidity+0xea>
	}

	uint16_t temperature_raw = uint8_to_uint16(buffer[0], buffer[1]);
 8001bce:	7d3b      	ldrb	r3, [r7, #20]
 8001bd0:	7d7a      	ldrb	r2, [r7, #21]
 8001bd2:	4611      	mov	r1, r2
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff ffa9 	bl	8001b2c <uint8_to_uint16>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	83bb      	strh	r3, [r7, #28]
	uint16_t humidity_raw = uint8_to_uint16(buffer[3], buffer[4]);
 8001bde:	7dfb      	ldrb	r3, [r7, #23]
 8001be0:	7e3a      	ldrb	r2, [r7, #24]
 8001be2:	4611      	mov	r1, r2
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7ff ffa1 	bl	8001b2c <uint8_to_uint16>
 8001bea:	4603      	mov	r3, r0
 8001bec:	837b      	strh	r3, [r7, #26]

	*temperature = -45.0f + 175.0f * (float)temperature_raw / 65535.0f;
 8001bee:	8bbb      	ldrh	r3, [r7, #28]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff f86f 	bl	8000cd4 <__aeabi_ui2f>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	4914      	ldr	r1, [pc, #80]	@ (8001c4c <sht3x_read_temperature_and_humidity+0xf4>)
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff f8c2 	bl	8000d84 <__aeabi_fmul>
 8001c00:	4603      	mov	r3, r0
 8001c02:	4913      	ldr	r1, [pc, #76]	@ (8001c50 <sht3x_read_temperature_and_humidity+0xf8>)
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff f971 	bl	8000eec <__aeabi_fdiv>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	4911      	ldr	r1, [pc, #68]	@ (8001c54 <sht3x_read_temperature_and_humidity+0xfc>)
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7fe ffae 	bl	8000b70 <__aeabi_fsub>
 8001c14:	4603      	mov	r3, r0
 8001c16:	461a      	mov	r2, r3
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	601a      	str	r2, [r3, #0]
	*humidity = 100.0f * (float)humidity_raw / 65535.0f;
 8001c1c:	8b7b      	ldrh	r3, [r7, #26]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff f858 	bl	8000cd4 <__aeabi_ui2f>
 8001c24:	4603      	mov	r3, r0
 8001c26:	490c      	ldr	r1, [pc, #48]	@ (8001c58 <sht3x_read_temperature_and_humidity+0x100>)
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7ff f8ab 	bl	8000d84 <__aeabi_fmul>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	4907      	ldr	r1, [pc, #28]	@ (8001c50 <sht3x_read_temperature_and_humidity+0xf8>)
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff f95a 	bl	8000eec <__aeabi_fdiv>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	601a      	str	r2, [r3, #0]

	return true;
 8001c40:	2301      	movs	r3, #1
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3720      	adds	r7, #32
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	432f0000 	.word	0x432f0000
 8001c50:	477fff00 	.word	0x477fff00
 8001c54:	42340000 	.word	0x42340000
 8001c58:	42c80000 	.word	0x42c80000

08001c5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c62:	4b18      	ldr	r3, [pc, #96]	@ (8001cc4 <HAL_MspInit+0x68>)
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	4a17      	ldr	r2, [pc, #92]	@ (8001cc4 <HAL_MspInit+0x68>)
 8001c68:	f043 0301 	orr.w	r3, r3, #1
 8001c6c:	6193      	str	r3, [r2, #24]
 8001c6e:	4b15      	ldr	r3, [pc, #84]	@ (8001cc4 <HAL_MspInit+0x68>)
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	60bb      	str	r3, [r7, #8]
 8001c78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c7a:	4b12      	ldr	r3, [pc, #72]	@ (8001cc4 <HAL_MspInit+0x68>)
 8001c7c:	69db      	ldr	r3, [r3, #28]
 8001c7e:	4a11      	ldr	r2, [pc, #68]	@ (8001cc4 <HAL_MspInit+0x68>)
 8001c80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c84:	61d3      	str	r3, [r2, #28]
 8001c86:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc4 <HAL_MspInit+0x68>)
 8001c88:	69db      	ldr	r3, [r3, #28]
 8001c8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c8e:	607b      	str	r3, [r7, #4]
 8001c90:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c92:	2200      	movs	r2, #0
 8001c94:	210f      	movs	r1, #15
 8001c96:	f06f 0001 	mvn.w	r0, #1
 8001c9a:	f000 fff4 	bl	8002c86 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc8 <HAL_MspInit+0x6c>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	4a04      	ldr	r2, [pc, #16]	@ (8001cc8 <HAL_MspInit+0x6c>)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cba:	bf00      	nop
 8001cbc:	3710      	adds	r7, #16
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	40010000 	.word	0x40010000

08001ccc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b088      	sub	sp, #32
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd4:	f107 0310 	add.w	r3, r7, #16
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a14      	ldr	r2, [pc, #80]	@ (8001d38 <HAL_ADC_MspInit+0x6c>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d121      	bne.n	8001d30 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001cec:	4b13      	ldr	r3, [pc, #76]	@ (8001d3c <HAL_ADC_MspInit+0x70>)
 8001cee:	699b      	ldr	r3, [r3, #24]
 8001cf0:	4a12      	ldr	r2, [pc, #72]	@ (8001d3c <HAL_ADC_MspInit+0x70>)
 8001cf2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cf6:	6193      	str	r3, [r2, #24]
 8001cf8:	4b10      	ldr	r3, [pc, #64]	@ (8001d3c <HAL_ADC_MspInit+0x70>)
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d00:	60fb      	str	r3, [r7, #12]
 8001d02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d04:	4b0d      	ldr	r3, [pc, #52]	@ (8001d3c <HAL_ADC_MspInit+0x70>)
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	4a0c      	ldr	r2, [pc, #48]	@ (8001d3c <HAL_ADC_MspInit+0x70>)
 8001d0a:	f043 0304 	orr.w	r3, r3, #4
 8001d0e:	6193      	str	r3, [r2, #24]
 8001d10:	4b0a      	ldr	r3, [pc, #40]	@ (8001d3c <HAL_ADC_MspInit+0x70>)
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	f003 0304 	and.w	r3, r3, #4
 8001d18:	60bb      	str	r3, [r7, #8]
 8001d1a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d20:	2303      	movs	r3, #3
 8001d22:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d24:	f107 0310 	add.w	r3, r7, #16
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4805      	ldr	r0, [pc, #20]	@ (8001d40 <HAL_ADC_MspInit+0x74>)
 8001d2c:	f001 f888 	bl	8002e40 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001d30:	bf00      	nop
 8001d32:	3720      	adds	r7, #32
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40012400 	.word	0x40012400
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	40010800 	.word	0x40010800

08001d44 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08a      	sub	sp, #40	@ 0x28
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	f107 0318 	add.w	r3, r7, #24
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a2b      	ldr	r2, [pc, #172]	@ (8001e0c <HAL_I2C_MspInit+0xc8>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d124      	bne.n	8001dae <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d64:	4b2a      	ldr	r3, [pc, #168]	@ (8001e10 <HAL_I2C_MspInit+0xcc>)
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	4a29      	ldr	r2, [pc, #164]	@ (8001e10 <HAL_I2C_MspInit+0xcc>)
 8001d6a:	f043 0308 	orr.w	r3, r3, #8
 8001d6e:	6193      	str	r3, [r2, #24]
 8001d70:	4b27      	ldr	r3, [pc, #156]	@ (8001e10 <HAL_I2C_MspInit+0xcc>)
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	f003 0308 	and.w	r3, r3, #8
 8001d78:	617b      	str	r3, [r7, #20]
 8001d7a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d7c:	23c0      	movs	r3, #192	@ 0xc0
 8001d7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d80:	2312      	movs	r3, #18
 8001d82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d84:	2303      	movs	r3, #3
 8001d86:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d88:	f107 0318 	add.w	r3, r7, #24
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	4821      	ldr	r0, [pc, #132]	@ (8001e14 <HAL_I2C_MspInit+0xd0>)
 8001d90:	f001 f856 	bl	8002e40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d94:	4b1e      	ldr	r3, [pc, #120]	@ (8001e10 <HAL_I2C_MspInit+0xcc>)
 8001d96:	69db      	ldr	r3, [r3, #28]
 8001d98:	4a1d      	ldr	r2, [pc, #116]	@ (8001e10 <HAL_I2C_MspInit+0xcc>)
 8001d9a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d9e:	61d3      	str	r3, [r2, #28]
 8001da0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e10 <HAL_I2C_MspInit+0xcc>)
 8001da2:	69db      	ldr	r3, [r3, #28]
 8001da4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001da8:	613b      	str	r3, [r7, #16]
 8001daa:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001dac:	e029      	b.n	8001e02 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a19      	ldr	r2, [pc, #100]	@ (8001e18 <HAL_I2C_MspInit+0xd4>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d124      	bne.n	8001e02 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001db8:	4b15      	ldr	r3, [pc, #84]	@ (8001e10 <HAL_I2C_MspInit+0xcc>)
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	4a14      	ldr	r2, [pc, #80]	@ (8001e10 <HAL_I2C_MspInit+0xcc>)
 8001dbe:	f043 0308 	orr.w	r3, r3, #8
 8001dc2:	6193      	str	r3, [r2, #24]
 8001dc4:	4b12      	ldr	r3, [pc, #72]	@ (8001e10 <HAL_I2C_MspInit+0xcc>)
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	f003 0308 	and.w	r3, r3, #8
 8001dcc:	60fb      	str	r3, [r7, #12]
 8001dce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001dd0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dd6:	2312      	movs	r3, #18
 8001dd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dde:	f107 0318 	add.w	r3, r7, #24
 8001de2:	4619      	mov	r1, r3
 8001de4:	480b      	ldr	r0, [pc, #44]	@ (8001e14 <HAL_I2C_MspInit+0xd0>)
 8001de6:	f001 f82b 	bl	8002e40 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001dea:	4b09      	ldr	r3, [pc, #36]	@ (8001e10 <HAL_I2C_MspInit+0xcc>)
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	4a08      	ldr	r2, [pc, #32]	@ (8001e10 <HAL_I2C_MspInit+0xcc>)
 8001df0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001df4:	61d3      	str	r3, [r2, #28]
 8001df6:	4b06      	ldr	r3, [pc, #24]	@ (8001e10 <HAL_I2C_MspInit+0xcc>)
 8001df8:	69db      	ldr	r3, [r3, #28]
 8001dfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	68bb      	ldr	r3, [r7, #8]
}
 8001e02:	bf00      	nop
 8001e04:	3728      	adds	r7, #40	@ 0x28
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	40005400 	.word	0x40005400
 8001e10:	40021000 	.word	0x40021000
 8001e14:	40010c00 	.word	0x40010c00
 8001e18:	40005800 	.word	0x40005800

08001e1c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b088      	sub	sp, #32
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e24:	f107 0310 	add.w	r3, r7, #16
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a20      	ldr	r2, [pc, #128]	@ (8001eb8 <HAL_UART_MspInit+0x9c>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d139      	bne.n	8001eb0 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e3c:	4b1f      	ldr	r3, [pc, #124]	@ (8001ebc <HAL_UART_MspInit+0xa0>)
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	4a1e      	ldr	r2, [pc, #120]	@ (8001ebc <HAL_UART_MspInit+0xa0>)
 8001e42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e46:	6193      	str	r3, [r2, #24]
 8001e48:	4b1c      	ldr	r3, [pc, #112]	@ (8001ebc <HAL_UART_MspInit+0xa0>)
 8001e4a:	699b      	ldr	r3, [r3, #24]
 8001e4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e54:	4b19      	ldr	r3, [pc, #100]	@ (8001ebc <HAL_UART_MspInit+0xa0>)
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	4a18      	ldr	r2, [pc, #96]	@ (8001ebc <HAL_UART_MspInit+0xa0>)
 8001e5a:	f043 0304 	orr.w	r3, r3, #4
 8001e5e:	6193      	str	r3, [r2, #24]
 8001e60:	4b16      	ldr	r3, [pc, #88]	@ (8001ebc <HAL_UART_MspInit+0xa0>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	60bb      	str	r3, [r7, #8]
 8001e6a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e70:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e72:	2302      	movs	r3, #2
 8001e74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e76:	2303      	movs	r3, #3
 8001e78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e7a:	f107 0310 	add.w	r3, r7, #16
 8001e7e:	4619      	mov	r1, r3
 8001e80:	480f      	ldr	r0, [pc, #60]	@ (8001ec0 <HAL_UART_MspInit+0xa4>)
 8001e82:	f000 ffdd 	bl	8002e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e94:	f107 0310 	add.w	r3, r7, #16
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4809      	ldr	r0, [pc, #36]	@ (8001ec0 <HAL_UART_MspInit+0xa4>)
 8001e9c:	f000 ffd0 	bl	8002e40 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2105      	movs	r1, #5
 8001ea4:	2025      	movs	r0, #37	@ 0x25
 8001ea6:	f000 feee 	bl	8002c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001eaa:	2025      	movs	r0, #37	@ 0x25
 8001eac:	f000 ff07 	bl	8002cbe <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001eb0:	bf00      	nop
 8001eb2:	3720      	adds	r7, #32
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	40013800 	.word	0x40013800
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	40010800 	.word	0x40010800

08001ec4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b08e      	sub	sp, #56	@ 0x38
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001eda:	4b34      	ldr	r3, [pc, #208]	@ (8001fac <HAL_InitTick+0xe8>)
 8001edc:	69db      	ldr	r3, [r3, #28]
 8001ede:	4a33      	ldr	r2, [pc, #204]	@ (8001fac <HAL_InitTick+0xe8>)
 8001ee0:	f043 0304 	orr.w	r3, r3, #4
 8001ee4:	61d3      	str	r3, [r2, #28]
 8001ee6:	4b31      	ldr	r3, [pc, #196]	@ (8001fac <HAL_InitTick+0xe8>)
 8001ee8:	69db      	ldr	r3, [r3, #28]
 8001eea:	f003 0304 	and.w	r3, r3, #4
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ef2:	f107 0210 	add.w	r2, r7, #16
 8001ef6:	f107 0314 	add.w	r3, r7, #20
 8001efa:	4611      	mov	r1, r2
 8001efc:	4618      	mov	r0, r3
 8001efe:	f002 fd65 	bl	80049cc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001f02:	6a3b      	ldr	r3, [r7, #32]
 8001f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001f06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d103      	bne.n	8001f14 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001f0c:	f002 fd36 	bl	800497c <HAL_RCC_GetPCLK1Freq>
 8001f10:	6378      	str	r0, [r7, #52]	@ 0x34
 8001f12:	e004      	b.n	8001f1e <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001f14:	f002 fd32 	bl	800497c <HAL_RCC_GetPCLK1Freq>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f20:	4a23      	ldr	r2, [pc, #140]	@ (8001fb0 <HAL_InitTick+0xec>)
 8001f22:	fba2 2303 	umull	r2, r3, r2, r3
 8001f26:	0c9b      	lsrs	r3, r3, #18
 8001f28:	3b01      	subs	r3, #1
 8001f2a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001f2c:	4b21      	ldr	r3, [pc, #132]	@ (8001fb4 <HAL_InitTick+0xf0>)
 8001f2e:	4a22      	ldr	r2, [pc, #136]	@ (8001fb8 <HAL_InitTick+0xf4>)
 8001f30:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001f32:	4b20      	ldr	r3, [pc, #128]	@ (8001fb4 <HAL_InitTick+0xf0>)
 8001f34:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f38:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001f3a:	4a1e      	ldr	r2, [pc, #120]	@ (8001fb4 <HAL_InitTick+0xf0>)
 8001f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f3e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001f40:	4b1c      	ldr	r3, [pc, #112]	@ (8001fb4 <HAL_InitTick+0xf0>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f46:	4b1b      	ldr	r3, [pc, #108]	@ (8001fb4 <HAL_InitTick+0xf0>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f4c:	4b19      	ldr	r3, [pc, #100]	@ (8001fb4 <HAL_InitTick+0xf0>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001f52:	4818      	ldr	r0, [pc, #96]	@ (8001fb4 <HAL_InitTick+0xf0>)
 8001f54:	f002 fef4 	bl	8004d40 <HAL_TIM_Base_Init>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001f5e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d11b      	bne.n	8001f9e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001f66:	4813      	ldr	r0, [pc, #76]	@ (8001fb4 <HAL_InitTick+0xf0>)
 8001f68:	f002 ff42 	bl	8004df0 <HAL_TIM_Base_Start_IT>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001f72:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d111      	bne.n	8001f9e <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001f7a:	201e      	movs	r0, #30
 8001f7c:	f000 fe9f 	bl	8002cbe <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2b0f      	cmp	r3, #15
 8001f84:	d808      	bhi.n	8001f98 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001f86:	2200      	movs	r2, #0
 8001f88:	6879      	ldr	r1, [r7, #4]
 8001f8a:	201e      	movs	r0, #30
 8001f8c:	f000 fe7b 	bl	8002c86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f90:	4a0a      	ldr	r2, [pc, #40]	@ (8001fbc <HAL_InitTick+0xf8>)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6013      	str	r3, [r2, #0]
 8001f96:	e002      	b.n	8001f9e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001f9e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3738      	adds	r7, #56	@ 0x38
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	431bde83 	.word	0x431bde83
 8001fb4:	20000380 	.word	0x20000380
 8001fb8:	40000800 	.word	0x40000800
 8001fbc:	2000000c 	.word	0x2000000c

08001fc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fc4:	bf00      	nop
 8001fc6:	e7fd      	b.n	8001fc4 <NMI_Handler+0x4>

08001fc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fcc:	bf00      	nop
 8001fce:	e7fd      	b.n	8001fcc <HardFault_Handler+0x4>

08001fd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fd4:	bf00      	nop
 8001fd6:	e7fd      	b.n	8001fd4 <MemManage_Handler+0x4>

08001fd8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fdc:	bf00      	nop
 8001fde:	e7fd      	b.n	8001fdc <BusFault_Handler+0x4>

08001fe0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fe4:	bf00      	nop
 8001fe6:	e7fd      	b.n	8001fe4 <UsageFault_Handler+0x4>

08001fe8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fec:	bf00      	nop
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bc80      	pop	{r7}
 8001ff2:	4770      	bx	lr

08001ff4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001ff8:	4802      	ldr	r0, [pc, #8]	@ (8002004 <TIM4_IRQHandler+0x10>)
 8001ffa:	f002 ff4b 	bl	8004e94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20000380 	.word	0x20000380

08002008 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800200c:	4802      	ldr	r0, [pc, #8]	@ (8002018 <USART1_IRQHandler+0x10>)
 800200e:	f003 f9d5 	bl	80053bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	200002d4 	.word	0x200002d4

0800201c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  return 1;
 8002020:	2301      	movs	r3, #1
}
 8002022:	4618      	mov	r0, r3
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr

0800202a <_kill>:

int _kill(int pid, int sig)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	b082      	sub	sp, #8
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002034:	f008 fe32 	bl	800ac9c <__errno>
 8002038:	4603      	mov	r3, r0
 800203a:	2216      	movs	r2, #22
 800203c:	601a      	str	r2, [r3, #0]
  return -1;
 800203e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002042:	4618      	mov	r0, r3
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <_exit>:

void _exit (int status)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002052:	f04f 31ff 	mov.w	r1, #4294967295
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f7ff ffe7 	bl	800202a <_kill>
  while (1) {}    /* Make sure we hang here */
 800205c:	bf00      	nop
 800205e:	e7fd      	b.n	800205c <_exit+0x12>

08002060 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]
 8002070:	e00a      	b.n	8002088 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002072:	f3af 8000 	nop.w
 8002076:	4601      	mov	r1, r0
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	1c5a      	adds	r2, r3, #1
 800207c:	60ba      	str	r2, [r7, #8]
 800207e:	b2ca      	uxtb	r2, r1
 8002080:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	3301      	adds	r3, #1
 8002086:	617b      	str	r3, [r7, #20]
 8002088:	697a      	ldr	r2, [r7, #20]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	429a      	cmp	r2, r3
 800208e:	dbf0      	blt.n	8002072 <_read+0x12>
  }

  return len;
 8002090:	687b      	ldr	r3, [r7, #4]
}
 8002092:	4618      	mov	r0, r3
 8002094:	3718      	adds	r7, #24
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <_close>:
  }
  return len;
}

int _close(int file)
{
 800209a:	b480      	push	{r7}
 800209c:	b083      	sub	sp, #12
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	370c      	adds	r7, #12
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bc80      	pop	{r7}
 80020ae:	4770      	bx	lr

080020b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020c0:	605a      	str	r2, [r3, #4]
  return 0;
 80020c2:	2300      	movs	r3, #0
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bc80      	pop	{r7}
 80020cc:	4770      	bx	lr

080020ce <_isatty>:

int _isatty(int file)
{
 80020ce:	b480      	push	{r7}
 80020d0:	b083      	sub	sp, #12
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020d6:	2301      	movs	r3, #1
}
 80020d8:	4618      	mov	r0, r3
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	bc80      	pop	{r7}
 80020e0:	4770      	bx	lr

080020e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020e2:	b480      	push	{r7}
 80020e4:	b085      	sub	sp, #20
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	60f8      	str	r0, [r7, #12]
 80020ea:	60b9      	str	r1, [r7, #8]
 80020ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3714      	adds	r7, #20
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bc80      	pop	{r7}
 80020f8:	4770      	bx	lr
	...

080020fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002104:	4a14      	ldr	r2, [pc, #80]	@ (8002158 <_sbrk+0x5c>)
 8002106:	4b15      	ldr	r3, [pc, #84]	@ (800215c <_sbrk+0x60>)
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002110:	4b13      	ldr	r3, [pc, #76]	@ (8002160 <_sbrk+0x64>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d102      	bne.n	800211e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002118:	4b11      	ldr	r3, [pc, #68]	@ (8002160 <_sbrk+0x64>)
 800211a:	4a12      	ldr	r2, [pc, #72]	@ (8002164 <_sbrk+0x68>)
 800211c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800211e:	4b10      	ldr	r3, [pc, #64]	@ (8002160 <_sbrk+0x64>)
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4413      	add	r3, r2
 8002126:	693a      	ldr	r2, [r7, #16]
 8002128:	429a      	cmp	r2, r3
 800212a:	d207      	bcs.n	800213c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800212c:	f008 fdb6 	bl	800ac9c <__errno>
 8002130:	4603      	mov	r3, r0
 8002132:	220c      	movs	r2, #12
 8002134:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002136:	f04f 33ff 	mov.w	r3, #4294967295
 800213a:	e009      	b.n	8002150 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800213c:	4b08      	ldr	r3, [pc, #32]	@ (8002160 <_sbrk+0x64>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002142:	4b07      	ldr	r3, [pc, #28]	@ (8002160 <_sbrk+0x64>)
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4413      	add	r3, r2
 800214a:	4a05      	ldr	r2, [pc, #20]	@ (8002160 <_sbrk+0x64>)
 800214c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800214e:	68fb      	ldr	r3, [r7, #12]
}
 8002150:	4618      	mov	r0, r3
 8002152:	3718      	adds	r7, #24
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	20005000 	.word	0x20005000
 800215c:	00000400 	.word	0x00000400
 8002160:	200003c8 	.word	0x200003c8
 8002164:	20003a70 	.word	0x20003a70

08002168 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800216c:	bf00      	nop
 800216e:	46bd      	mov	sp, r7
 8002170:	bc80      	pop	{r7}
 8002172:	4770      	bx	lr

08002174 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002174:	f7ff fff8 	bl	8002168 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002178:	480b      	ldr	r0, [pc, #44]	@ (80021a8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800217a:	490c      	ldr	r1, [pc, #48]	@ (80021ac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800217c:	4a0c      	ldr	r2, [pc, #48]	@ (80021b0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800217e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002180:	e002      	b.n	8002188 <LoopCopyDataInit>

08002182 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002182:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002184:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002186:	3304      	adds	r3, #4

08002188 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002188:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800218a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800218c:	d3f9      	bcc.n	8002182 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800218e:	4a09      	ldr	r2, [pc, #36]	@ (80021b4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002190:	4c09      	ldr	r4, [pc, #36]	@ (80021b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002192:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002194:	e001      	b.n	800219a <LoopFillZerobss>

08002196 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002196:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002198:	3204      	adds	r2, #4

0800219a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800219a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800219c:	d3fb      	bcc.n	8002196 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800219e:	f008 fd83 	bl	800aca8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021a2:	f7ff f8b7 	bl	8001314 <main>
  bx lr
 80021a6:	4770      	bx	lr
  ldr r0, =_sdata
 80021a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021ac:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80021b0:	0800f10c 	.word	0x0800f10c
  ldr r2, =_sbss
 80021b4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80021b8:	20003a6c 	.word	0x20003a6c

080021bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021bc:	e7fe      	b.n	80021bc <ADC1_2_IRQHandler>
	...

080021c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021c4:	4b08      	ldr	r3, [pc, #32]	@ (80021e8 <HAL_Init+0x28>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a07      	ldr	r2, [pc, #28]	@ (80021e8 <HAL_Init+0x28>)
 80021ca:	f043 0310 	orr.w	r3, r3, #16
 80021ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021d0:	2003      	movs	r0, #3
 80021d2:	f000 fd4d 	bl	8002c70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021d6:	200f      	movs	r0, #15
 80021d8:	f7ff fe74 	bl	8001ec4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021dc:	f7ff fd3e 	bl	8001c5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	40022000 	.word	0x40022000

080021ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021f0:	4b05      	ldr	r3, [pc, #20]	@ (8002208 <HAL_IncTick+0x1c>)
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	461a      	mov	r2, r3
 80021f6:	4b05      	ldr	r3, [pc, #20]	@ (800220c <HAL_IncTick+0x20>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4413      	add	r3, r2
 80021fc:	4a03      	ldr	r2, [pc, #12]	@ (800220c <HAL_IncTick+0x20>)
 80021fe:	6013      	str	r3, [r2, #0]
}
 8002200:	bf00      	nop
 8002202:	46bd      	mov	sp, r7
 8002204:	bc80      	pop	{r7}
 8002206:	4770      	bx	lr
 8002208:	20000010 	.word	0x20000010
 800220c:	200003cc 	.word	0x200003cc

08002210 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  return uwTick;
 8002214:	4b02      	ldr	r3, [pc, #8]	@ (8002220 <HAL_GetTick+0x10>)
 8002216:	681b      	ldr	r3, [r3, #0]
}
 8002218:	4618      	mov	r0, r3
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr
 8002220:	200003cc 	.word	0x200003cc

08002224 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800222c:	f7ff fff0 	bl	8002210 <HAL_GetTick>
 8002230:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800223c:	d005      	beq.n	800224a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800223e:	4b0a      	ldr	r3, [pc, #40]	@ (8002268 <HAL_Delay+0x44>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	461a      	mov	r2, r3
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	4413      	add	r3, r2
 8002248:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800224a:	bf00      	nop
 800224c:	f7ff ffe0 	bl	8002210 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	429a      	cmp	r2, r3
 800225a:	d8f7      	bhi.n	800224c <HAL_Delay+0x28>
  {
  }
}
 800225c:	bf00      	nop
 800225e:	bf00      	nop
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000010 	.word	0x20000010

0800226c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002274:	2300      	movs	r3, #0
 8002276:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002278:	2300      	movs	r3, #0
 800227a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800227c:	2300      	movs	r3, #0
 800227e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002280:	2300      	movs	r3, #0
 8002282:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e0be      	b.n	800240c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002298:	2b00      	cmp	r3, #0
 800229a:	d109      	bne.n	80022b0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f7ff fd0e 	bl	8001ccc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f000 fbf1 	bl	8002a98 <ADC_ConversionStop_Disable>
 80022b6:	4603      	mov	r3, r0
 80022b8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022be:	f003 0310 	and.w	r3, r3, #16
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	f040 8099 	bne.w	80023fa <HAL_ADC_Init+0x18e>
 80022c8:	7dfb      	ldrb	r3, [r7, #23]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	f040 8095 	bne.w	80023fa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80022d8:	f023 0302 	bic.w	r3, r3, #2
 80022dc:	f043 0202 	orr.w	r2, r3, #2
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80022ec:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	7b1b      	ldrb	r3, [r3, #12]
 80022f2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80022f4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002304:	d003      	beq.n	800230e <HAL_ADC_Init+0xa2>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	2b01      	cmp	r3, #1
 800230c:	d102      	bne.n	8002314 <HAL_ADC_Init+0xa8>
 800230e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002312:	e000      	b.n	8002316 <HAL_ADC_Init+0xaa>
 8002314:	2300      	movs	r3, #0
 8002316:	693a      	ldr	r2, [r7, #16]
 8002318:	4313      	orrs	r3, r2
 800231a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	7d1b      	ldrb	r3, [r3, #20]
 8002320:	2b01      	cmp	r3, #1
 8002322:	d119      	bne.n	8002358 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	7b1b      	ldrb	r3, [r3, #12]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d109      	bne.n	8002340 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	3b01      	subs	r3, #1
 8002332:	035a      	lsls	r2, r3, #13
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	4313      	orrs	r3, r2
 8002338:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800233c:	613b      	str	r3, [r7, #16]
 800233e:	e00b      	b.n	8002358 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002344:	f043 0220 	orr.w	r2, r3, #32
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002350:	f043 0201 	orr.w	r2, r3, #1
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	430a      	orrs	r2, r1
 800236a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	689a      	ldr	r2, [r3, #8]
 8002372:	4b28      	ldr	r3, [pc, #160]	@ (8002414 <HAL_ADC_Init+0x1a8>)
 8002374:	4013      	ands	r3, r2
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	6812      	ldr	r2, [r2, #0]
 800237a:	68b9      	ldr	r1, [r7, #8]
 800237c:	430b      	orrs	r3, r1
 800237e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002388:	d003      	beq.n	8002392 <HAL_ADC_Init+0x126>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d104      	bne.n	800239c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	3b01      	subs	r3, #1
 8002398:	051b      	lsls	r3, r3, #20
 800239a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	430a      	orrs	r2, r1
 80023ae:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689a      	ldr	r2, [r3, #8]
 80023b6:	4b18      	ldr	r3, [pc, #96]	@ (8002418 <HAL_ADC_Init+0x1ac>)
 80023b8:	4013      	ands	r3, r2
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d10b      	bne.n	80023d8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ca:	f023 0303 	bic.w	r3, r3, #3
 80023ce:	f043 0201 	orr.w	r2, r3, #1
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80023d6:	e018      	b.n	800240a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023dc:	f023 0312 	bic.w	r3, r3, #18
 80023e0:	f043 0210 	orr.w	r2, r3, #16
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ec:	f043 0201 	orr.w	r2, r3, #1
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80023f8:	e007      	b.n	800240a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023fe:	f043 0210 	orr.w	r2, r3, #16
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800240a:	7dfb      	ldrb	r3, [r7, #23]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	ffe1f7fd 	.word	0xffe1f7fd
 8002418:	ff1f0efe 	.word	0xff1f0efe

0800241c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002424:	2300      	movs	r3, #0
 8002426:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800242e:	2b01      	cmp	r3, #1
 8002430:	d101      	bne.n	8002436 <HAL_ADC_Start+0x1a>
 8002432:	2302      	movs	r3, #2
 8002434:	e098      	b.n	8002568 <HAL_ADC_Start+0x14c>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 fad0 	bl	80029e4 <ADC_Enable>
 8002444:	4603      	mov	r3, r0
 8002446:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002448:	7bfb      	ldrb	r3, [r7, #15]
 800244a:	2b00      	cmp	r3, #0
 800244c:	f040 8087 	bne.w	800255e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002454:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002458:	f023 0301 	bic.w	r3, r3, #1
 800245c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a41      	ldr	r2, [pc, #260]	@ (8002570 <HAL_ADC_Start+0x154>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d105      	bne.n	800247a <HAL_ADC_Start+0x5e>
 800246e:	4b41      	ldr	r3, [pc, #260]	@ (8002574 <HAL_ADC_Start+0x158>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d115      	bne.n	80024a6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800247e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002490:	2b00      	cmp	r3, #0
 8002492:	d026      	beq.n	80024e2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002498:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800249c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024a4:	e01d      	b.n	80024e2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024aa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a2f      	ldr	r2, [pc, #188]	@ (8002574 <HAL_ADC_Start+0x158>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d004      	beq.n	80024c6 <HAL_ADC_Start+0xaa>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a2b      	ldr	r2, [pc, #172]	@ (8002570 <HAL_ADC_Start+0x154>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d10d      	bne.n	80024e2 <HAL_ADC_Start+0xc6>
 80024c6:	4b2b      	ldr	r3, [pc, #172]	@ (8002574 <HAL_ADC_Start+0x158>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d007      	beq.n	80024e2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80024da:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d006      	beq.n	80024fc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f2:	f023 0206 	bic.w	r2, r3, #6
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80024fa:	e002      	b.n	8002502 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2200      	movs	r2, #0
 8002500:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f06f 0202 	mvn.w	r2, #2
 8002512:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800251e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002522:	d113      	bne.n	800254c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002528:	4a11      	ldr	r2, [pc, #68]	@ (8002570 <HAL_ADC_Start+0x154>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d105      	bne.n	800253a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800252e:	4b11      	ldr	r3, [pc, #68]	@ (8002574 <HAL_ADC_Start+0x158>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002536:	2b00      	cmp	r3, #0
 8002538:	d108      	bne.n	800254c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002548:	609a      	str	r2, [r3, #8]
 800254a:	e00c      	b.n	8002566 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689a      	ldr	r2, [r3, #8]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	e003      	b.n	8002566 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002566:	7bfb      	ldrb	r3, [r7, #15]
}
 8002568:	4618      	mov	r0, r3
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40012800 	.word	0x40012800
 8002574:	40012400 	.word	0x40012400

08002578 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002580:	2300      	movs	r3, #0
 8002582:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800258a:	2b01      	cmp	r3, #1
 800258c:	d101      	bne.n	8002592 <HAL_ADC_Stop+0x1a>
 800258e:	2302      	movs	r3, #2
 8002590:	e01a      	b.n	80025c8 <HAL_ADC_Stop+0x50>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2201      	movs	r2, #1
 8002596:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f000 fa7c 	bl	8002a98 <ADC_ConversionStop_Disable>
 80025a0:	4603      	mov	r3, r0
 80025a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d109      	bne.n	80025be <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ae:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80025b2:	f023 0301 	bic.w	r3, r3, #1
 80025b6:	f043 0201 	orr.w	r2, r3, #1
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3710      	adds	r7, #16
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80025d0:	b590      	push	{r4, r7, lr}
 80025d2:	b087      	sub	sp, #28
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80025de:	2300      	movs	r3, #0
 80025e0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80025e2:	2300      	movs	r3, #0
 80025e4:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80025e6:	f7ff fe13 	bl	8002210 <HAL_GetTick>
 80025ea:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d00b      	beq.n	8002612 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025fe:	f043 0220 	orr.w	r2, r3, #32
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e0d3      	b.n	80027ba <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800261c:	2b00      	cmp	r3, #0
 800261e:	d131      	bne.n	8002684 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002626:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800262a:	2b00      	cmp	r3, #0
 800262c:	d12a      	bne.n	8002684 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800262e:	e021      	b.n	8002674 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002636:	d01d      	beq.n	8002674 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d007      	beq.n	800264e <HAL_ADC_PollForConversion+0x7e>
 800263e:	f7ff fde7 	bl	8002210 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	683a      	ldr	r2, [r7, #0]
 800264a:	429a      	cmp	r2, r3
 800264c:	d212      	bcs.n	8002674 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d10b      	bne.n	8002674 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002660:	f043 0204 	orr.w	r2, r3, #4
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002670:	2303      	movs	r3, #3
 8002672:	e0a2      	b.n	80027ba <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d0d6      	beq.n	8002630 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002682:	e070      	b.n	8002766 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002684:	4b4f      	ldr	r3, [pc, #316]	@ (80027c4 <HAL_ADC_PollForConversion+0x1f4>)
 8002686:	681c      	ldr	r4, [r3, #0]
 8002688:	2002      	movs	r0, #2
 800268a:	f002 faa3 	bl	8004bd4 <HAL_RCCEx_GetPeriphCLKFreq>
 800268e:	4603      	mov	r3, r0
 8002690:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6919      	ldr	r1, [r3, #16]
 800269a:	4b4b      	ldr	r3, [pc, #300]	@ (80027c8 <HAL_ADC_PollForConversion+0x1f8>)
 800269c:	400b      	ands	r3, r1
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d118      	bne.n	80026d4 <HAL_ADC_PollForConversion+0x104>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	68d9      	ldr	r1, [r3, #12]
 80026a8:	4b48      	ldr	r3, [pc, #288]	@ (80027cc <HAL_ADC_PollForConversion+0x1fc>)
 80026aa:	400b      	ands	r3, r1
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d111      	bne.n	80026d4 <HAL_ADC_PollForConversion+0x104>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	6919      	ldr	r1, [r3, #16]
 80026b6:	4b46      	ldr	r3, [pc, #280]	@ (80027d0 <HAL_ADC_PollForConversion+0x200>)
 80026b8:	400b      	ands	r3, r1
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d108      	bne.n	80026d0 <HAL_ADC_PollForConversion+0x100>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	68d9      	ldr	r1, [r3, #12]
 80026c4:	4b43      	ldr	r3, [pc, #268]	@ (80027d4 <HAL_ADC_PollForConversion+0x204>)
 80026c6:	400b      	ands	r3, r1
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d101      	bne.n	80026d0 <HAL_ADC_PollForConversion+0x100>
 80026cc:	2314      	movs	r3, #20
 80026ce:	e020      	b.n	8002712 <HAL_ADC_PollForConversion+0x142>
 80026d0:	2329      	movs	r3, #41	@ 0x29
 80026d2:	e01e      	b.n	8002712 <HAL_ADC_PollForConversion+0x142>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6919      	ldr	r1, [r3, #16]
 80026da:	4b3d      	ldr	r3, [pc, #244]	@ (80027d0 <HAL_ADC_PollForConversion+0x200>)
 80026dc:	400b      	ands	r3, r1
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d106      	bne.n	80026f0 <HAL_ADC_PollForConversion+0x120>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68d9      	ldr	r1, [r3, #12]
 80026e8:	4b3a      	ldr	r3, [pc, #232]	@ (80027d4 <HAL_ADC_PollForConversion+0x204>)
 80026ea:	400b      	ands	r3, r1
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d00d      	beq.n	800270c <HAL_ADC_PollForConversion+0x13c>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	6919      	ldr	r1, [r3, #16]
 80026f6:	4b38      	ldr	r3, [pc, #224]	@ (80027d8 <HAL_ADC_PollForConversion+0x208>)
 80026f8:	400b      	ands	r3, r1
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d108      	bne.n	8002710 <HAL_ADC_PollForConversion+0x140>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68d9      	ldr	r1, [r3, #12]
 8002704:	4b34      	ldr	r3, [pc, #208]	@ (80027d8 <HAL_ADC_PollForConversion+0x208>)
 8002706:	400b      	ands	r3, r1
 8002708:	2b00      	cmp	r3, #0
 800270a:	d101      	bne.n	8002710 <HAL_ADC_PollForConversion+0x140>
 800270c:	2354      	movs	r3, #84	@ 0x54
 800270e:	e000      	b.n	8002712 <HAL_ADC_PollForConversion+0x142>
 8002710:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002712:	fb02 f303 	mul.w	r3, r2, r3
 8002716:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002718:	e021      	b.n	800275e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002720:	d01a      	beq.n	8002758 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d007      	beq.n	8002738 <HAL_ADC_PollForConversion+0x168>
 8002728:	f7ff fd72 	bl	8002210 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	429a      	cmp	r2, r3
 8002736:	d20f      	bcs.n	8002758 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	693a      	ldr	r2, [r7, #16]
 800273c:	429a      	cmp	r2, r3
 800273e:	d90b      	bls.n	8002758 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002744:	f043 0204 	orr.w	r2, r3, #4
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	e030      	b.n	80027ba <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	3301      	adds	r3, #1
 800275c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	429a      	cmp	r2, r3
 8002764:	d8d9      	bhi.n	800271a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f06f 0212 	mvn.w	r2, #18
 800276e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002774:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002786:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800278a:	d115      	bne.n	80027b8 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002790:	2b00      	cmp	r3, #0
 8002792:	d111      	bne.n	80027b8 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002798:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d105      	bne.n	80027b8 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b0:	f043 0201 	orr.w	r2, r3, #1
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	371c      	adds	r7, #28
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd90      	pop	{r4, r7, pc}
 80027c2:	bf00      	nop
 80027c4:	20000008 	.word	0x20000008
 80027c8:	24924924 	.word	0x24924924
 80027cc:	00924924 	.word	0x00924924
 80027d0:	12492492 	.word	0x12492492
 80027d4:	00492492 	.word	0x00492492
 80027d8:	00249249 	.word	0x00249249

080027dc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bc80      	pop	{r7}
 80027f2:	4770      	bx	lr

080027f4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027fe:	2300      	movs	r3, #0
 8002800:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002802:	2300      	movs	r3, #0
 8002804:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800280c:	2b01      	cmp	r3, #1
 800280e:	d101      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x20>
 8002810:	2302      	movs	r3, #2
 8002812:	e0dc      	b.n	80029ce <HAL_ADC_ConfigChannel+0x1da>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	2b06      	cmp	r3, #6
 8002822:	d81c      	bhi.n	800285e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685a      	ldr	r2, [r3, #4]
 800282e:	4613      	mov	r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	4413      	add	r3, r2
 8002834:	3b05      	subs	r3, #5
 8002836:	221f      	movs	r2, #31
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	43db      	mvns	r3, r3
 800283e:	4019      	ands	r1, r3
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	6818      	ldr	r0, [r3, #0]
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	4613      	mov	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	4413      	add	r3, r2
 800284e:	3b05      	subs	r3, #5
 8002850:	fa00 f203 	lsl.w	r2, r0, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	430a      	orrs	r2, r1
 800285a:	635a      	str	r2, [r3, #52]	@ 0x34
 800285c:	e03c      	b.n	80028d8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	2b0c      	cmp	r3, #12
 8002864:	d81c      	bhi.n	80028a0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	4613      	mov	r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	4413      	add	r3, r2
 8002876:	3b23      	subs	r3, #35	@ 0x23
 8002878:	221f      	movs	r2, #31
 800287a:	fa02 f303 	lsl.w	r3, r2, r3
 800287e:	43db      	mvns	r3, r3
 8002880:	4019      	ands	r1, r3
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	6818      	ldr	r0, [r3, #0]
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685a      	ldr	r2, [r3, #4]
 800288a:	4613      	mov	r3, r2
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	4413      	add	r3, r2
 8002890:	3b23      	subs	r3, #35	@ 0x23
 8002892:	fa00 f203 	lsl.w	r2, r0, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	430a      	orrs	r2, r1
 800289c:	631a      	str	r2, [r3, #48]	@ 0x30
 800289e:	e01b      	b.n	80028d8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	685a      	ldr	r2, [r3, #4]
 80028aa:	4613      	mov	r3, r2
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	4413      	add	r3, r2
 80028b0:	3b41      	subs	r3, #65	@ 0x41
 80028b2:	221f      	movs	r2, #31
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	43db      	mvns	r3, r3
 80028ba:	4019      	ands	r1, r3
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	6818      	ldr	r0, [r3, #0]
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	4613      	mov	r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	4413      	add	r3, r2
 80028ca:	3b41      	subs	r3, #65	@ 0x41
 80028cc:	fa00 f203 	lsl.w	r2, r0, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2b09      	cmp	r3, #9
 80028de:	d91c      	bls.n	800291a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	68d9      	ldr	r1, [r3, #12]
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	4613      	mov	r3, r2
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	4413      	add	r3, r2
 80028f0:	3b1e      	subs	r3, #30
 80028f2:	2207      	movs	r2, #7
 80028f4:	fa02 f303 	lsl.w	r3, r2, r3
 80028f8:	43db      	mvns	r3, r3
 80028fa:	4019      	ands	r1, r3
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	6898      	ldr	r0, [r3, #8]
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	4613      	mov	r3, r2
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	4413      	add	r3, r2
 800290a:	3b1e      	subs	r3, #30
 800290c:	fa00 f203 	lsl.w	r2, r0, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	430a      	orrs	r2, r1
 8002916:	60da      	str	r2, [r3, #12]
 8002918:	e019      	b.n	800294e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	6919      	ldr	r1, [r3, #16]
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	4613      	mov	r3, r2
 8002926:	005b      	lsls	r3, r3, #1
 8002928:	4413      	add	r3, r2
 800292a:	2207      	movs	r2, #7
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	43db      	mvns	r3, r3
 8002932:	4019      	ands	r1, r3
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	6898      	ldr	r0, [r3, #8]
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	4613      	mov	r3, r2
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	4413      	add	r3, r2
 8002942:	fa00 f203 	lsl.w	r2, r0, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	430a      	orrs	r2, r1
 800294c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2b10      	cmp	r3, #16
 8002954:	d003      	beq.n	800295e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800295a:	2b11      	cmp	r3, #17
 800295c:	d132      	bne.n	80029c4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a1d      	ldr	r2, [pc, #116]	@ (80029d8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d125      	bne.n	80029b4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d126      	bne.n	80029c4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	689a      	ldr	r2, [r3, #8]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002984:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2b10      	cmp	r3, #16
 800298c:	d11a      	bne.n	80029c4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800298e:	4b13      	ldr	r3, [pc, #76]	@ (80029dc <HAL_ADC_ConfigChannel+0x1e8>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a13      	ldr	r2, [pc, #76]	@ (80029e0 <HAL_ADC_ConfigChannel+0x1ec>)
 8002994:	fba2 2303 	umull	r2, r3, r2, r3
 8002998:	0c9a      	lsrs	r2, r3, #18
 800299a:	4613      	mov	r3, r2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	4413      	add	r3, r2
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029a4:	e002      	b.n	80029ac <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	3b01      	subs	r3, #1
 80029aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f9      	bne.n	80029a6 <HAL_ADC_ConfigChannel+0x1b2>
 80029b2:	e007      	b.n	80029c4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b8:	f043 0220 	orr.w	r2, r3, #32
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80029cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3714      	adds	r7, #20
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr
 80029d8:	40012400 	.word	0x40012400
 80029dc:	20000008 	.word	0x20000008
 80029e0:	431bde83 	.word	0x431bde83

080029e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029ec:	2300      	movs	r3, #0
 80029ee:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80029f0:	2300      	movs	r3, #0
 80029f2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d040      	beq.n	8002a84 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f042 0201 	orr.w	r2, r2, #1
 8002a10:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a12:	4b1f      	ldr	r3, [pc, #124]	@ (8002a90 <ADC_Enable+0xac>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a1f      	ldr	r2, [pc, #124]	@ (8002a94 <ADC_Enable+0xb0>)
 8002a18:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1c:	0c9b      	lsrs	r3, r3, #18
 8002a1e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a20:	e002      	b.n	8002a28 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	3b01      	subs	r3, #1
 8002a26:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1f9      	bne.n	8002a22 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a2e:	f7ff fbef 	bl	8002210 <HAL_GetTick>
 8002a32:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a34:	e01f      	b.n	8002a76 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a36:	f7ff fbeb 	bl	8002210 <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d918      	bls.n	8002a76 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d011      	beq.n	8002a76 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a56:	f043 0210 	orr.w	r2, r3, #16
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a62:	f043 0201 	orr.w	r2, r3, #1
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e007      	b.n	8002a86 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f003 0301 	and.w	r3, r3, #1
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d1d8      	bne.n	8002a36 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3710      	adds	r7, #16
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	20000008 	.word	0x20000008
 8002a94:	431bde83 	.word	0x431bde83

08002a98 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d12e      	bne.n	8002b10 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	689a      	ldr	r2, [r3, #8]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0201 	bic.w	r2, r2, #1
 8002ac0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ac2:	f7ff fba5 	bl	8002210 <HAL_GetTick>
 8002ac6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002ac8:	e01b      	b.n	8002b02 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002aca:	f7ff fba1 	bl	8002210 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d914      	bls.n	8002b02 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d10d      	bne.n	8002b02 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aea:	f043 0210 	orr.w	r2, r3, #16
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af6:	f043 0201 	orr.w	r2, r3, #1
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e007      	b.n	8002b12 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d0dc      	beq.n	8002aca <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3710      	adds	r7, #16
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
	...

08002b1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b32:	68ba      	ldr	r2, [r7, #8]
 8002b34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b38:	4013      	ands	r3, r2
 8002b3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b4e:	4a04      	ldr	r2, [pc, #16]	@ (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	60d3      	str	r3, [r2, #12]
}
 8002b54:	bf00      	nop
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bc80      	pop	{r7}
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	e000ed00 	.word	0xe000ed00

08002b64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b68:	4b04      	ldr	r3, [pc, #16]	@ (8002b7c <__NVIC_GetPriorityGrouping+0x18>)
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	0a1b      	lsrs	r3, r3, #8
 8002b6e:	f003 0307 	and.w	r3, r3, #7
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bc80      	pop	{r7}
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	e000ed00 	.word	0xe000ed00

08002b80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	db0b      	blt.n	8002baa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b92:	79fb      	ldrb	r3, [r7, #7]
 8002b94:	f003 021f 	and.w	r2, r3, #31
 8002b98:	4906      	ldr	r1, [pc, #24]	@ (8002bb4 <__NVIC_EnableIRQ+0x34>)
 8002b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9e:	095b      	lsrs	r3, r3, #5
 8002ba0:	2001      	movs	r0, #1
 8002ba2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002baa:	bf00      	nop
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bc80      	pop	{r7}
 8002bb2:	4770      	bx	lr
 8002bb4:	e000e100 	.word	0xe000e100

08002bb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	6039      	str	r1, [r7, #0]
 8002bc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	db0a      	blt.n	8002be2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	b2da      	uxtb	r2, r3
 8002bd0:	490c      	ldr	r1, [pc, #48]	@ (8002c04 <__NVIC_SetPriority+0x4c>)
 8002bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd6:	0112      	lsls	r2, r2, #4
 8002bd8:	b2d2      	uxtb	r2, r2
 8002bda:	440b      	add	r3, r1
 8002bdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002be0:	e00a      	b.n	8002bf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	b2da      	uxtb	r2, r3
 8002be6:	4908      	ldr	r1, [pc, #32]	@ (8002c08 <__NVIC_SetPriority+0x50>)
 8002be8:	79fb      	ldrb	r3, [r7, #7]
 8002bea:	f003 030f 	and.w	r3, r3, #15
 8002bee:	3b04      	subs	r3, #4
 8002bf0:	0112      	lsls	r2, r2, #4
 8002bf2:	b2d2      	uxtb	r2, r2
 8002bf4:	440b      	add	r3, r1
 8002bf6:	761a      	strb	r2, [r3, #24]
}
 8002bf8:	bf00      	nop
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bc80      	pop	{r7}
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	e000e100 	.word	0xe000e100
 8002c08:	e000ed00 	.word	0xe000ed00

08002c0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b089      	sub	sp, #36	@ 0x24
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f003 0307 	and.w	r3, r3, #7
 8002c1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	f1c3 0307 	rsb	r3, r3, #7
 8002c26:	2b04      	cmp	r3, #4
 8002c28:	bf28      	it	cs
 8002c2a:	2304      	movcs	r3, #4
 8002c2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	3304      	adds	r3, #4
 8002c32:	2b06      	cmp	r3, #6
 8002c34:	d902      	bls.n	8002c3c <NVIC_EncodePriority+0x30>
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	3b03      	subs	r3, #3
 8002c3a:	e000      	b.n	8002c3e <NVIC_EncodePriority+0x32>
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c40:	f04f 32ff 	mov.w	r2, #4294967295
 8002c44:	69bb      	ldr	r3, [r7, #24]
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	43da      	mvns	r2, r3
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	401a      	ands	r2, r3
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c54:	f04f 31ff 	mov.w	r1, #4294967295
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c5e:	43d9      	mvns	r1, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c64:	4313      	orrs	r3, r2
         );
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3724      	adds	r7, #36	@ 0x24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bc80      	pop	{r7}
 8002c6e:	4770      	bx	lr

08002c70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f7ff ff4f 	bl	8002b1c <__NVIC_SetPriorityGrouping>
}
 8002c7e:	bf00      	nop
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c86:	b580      	push	{r7, lr}
 8002c88:	b086      	sub	sp, #24
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	60b9      	str	r1, [r7, #8]
 8002c90:	607a      	str	r2, [r7, #4]
 8002c92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c94:	2300      	movs	r3, #0
 8002c96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c98:	f7ff ff64 	bl	8002b64 <__NVIC_GetPriorityGrouping>
 8002c9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	68b9      	ldr	r1, [r7, #8]
 8002ca2:	6978      	ldr	r0, [r7, #20]
 8002ca4:	f7ff ffb2 	bl	8002c0c <NVIC_EncodePriority>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cae:	4611      	mov	r1, r2
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff ff81 	bl	8002bb8 <__NVIC_SetPriority>
}
 8002cb6:	bf00      	nop
 8002cb8:	3718      	adds	r7, #24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b082      	sub	sp, #8
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7ff ff57 	bl	8002b80 <__NVIC_EnableIRQ>
}
 8002cd2:	bf00      	nop
 8002cd4:	3708      	adds	r7, #8
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002cda:	b480      	push	{r7}
 8002cdc:	b085      	sub	sp, #20
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d008      	beq.n	8002d04 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2204      	movs	r2, #4
 8002cf6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e020      	b.n	8002d46 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f022 020e 	bic.w	r2, r2, #14
 8002d12:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f022 0201 	bic.w	r2, r2, #1
 8002d22:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d2c:	2101      	movs	r1, #1
 8002d2e:	fa01 f202 	lsl.w	r2, r1, r2
 8002d32:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2201      	movs	r2, #1
 8002d38:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3714      	adds	r7, #20
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bc80      	pop	{r7}
 8002d4e:	4770      	bx	lr

08002d50 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b084      	sub	sp, #16
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d005      	beq.n	8002d74 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2204      	movs	r2, #4
 8002d6c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	73fb      	strb	r3, [r7, #15]
 8002d72:	e051      	b.n	8002e18 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f022 020e 	bic.w	r2, r2, #14
 8002d82:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f022 0201 	bic.w	r2, r2, #1
 8002d92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a22      	ldr	r2, [pc, #136]	@ (8002e24 <HAL_DMA_Abort_IT+0xd4>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d029      	beq.n	8002df2 <HAL_DMA_Abort_IT+0xa2>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a21      	ldr	r2, [pc, #132]	@ (8002e28 <HAL_DMA_Abort_IT+0xd8>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d022      	beq.n	8002dee <HAL_DMA_Abort_IT+0x9e>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a1f      	ldr	r2, [pc, #124]	@ (8002e2c <HAL_DMA_Abort_IT+0xdc>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d01a      	beq.n	8002de8 <HAL_DMA_Abort_IT+0x98>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a1e      	ldr	r2, [pc, #120]	@ (8002e30 <HAL_DMA_Abort_IT+0xe0>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d012      	beq.n	8002de2 <HAL_DMA_Abort_IT+0x92>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a1c      	ldr	r2, [pc, #112]	@ (8002e34 <HAL_DMA_Abort_IT+0xe4>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d00a      	beq.n	8002ddc <HAL_DMA_Abort_IT+0x8c>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a1b      	ldr	r2, [pc, #108]	@ (8002e38 <HAL_DMA_Abort_IT+0xe8>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d102      	bne.n	8002dd6 <HAL_DMA_Abort_IT+0x86>
 8002dd0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002dd4:	e00e      	b.n	8002df4 <HAL_DMA_Abort_IT+0xa4>
 8002dd6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002dda:	e00b      	b.n	8002df4 <HAL_DMA_Abort_IT+0xa4>
 8002ddc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002de0:	e008      	b.n	8002df4 <HAL_DMA_Abort_IT+0xa4>
 8002de2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002de6:	e005      	b.n	8002df4 <HAL_DMA_Abort_IT+0xa4>
 8002de8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dec:	e002      	b.n	8002df4 <HAL_DMA_Abort_IT+0xa4>
 8002dee:	2310      	movs	r3, #16
 8002df0:	e000      	b.n	8002df4 <HAL_DMA_Abort_IT+0xa4>
 8002df2:	2301      	movs	r3, #1
 8002df4:	4a11      	ldr	r2, [pc, #68]	@ (8002e3c <HAL_DMA_Abort_IT+0xec>)
 8002df6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d003      	beq.n	8002e18 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	4798      	blx	r3
    } 
  }
  return status;
 8002e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3710      	adds	r7, #16
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	40020008 	.word	0x40020008
 8002e28:	4002001c 	.word	0x4002001c
 8002e2c:	40020030 	.word	0x40020030
 8002e30:	40020044 	.word	0x40020044
 8002e34:	40020058 	.word	0x40020058
 8002e38:	4002006c 	.word	0x4002006c
 8002e3c:	40020000 	.word	0x40020000

08002e40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b08b      	sub	sp, #44	@ 0x2c
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e52:	e169      	b.n	8003128 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e54:	2201      	movs	r2, #1
 8002e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	69fa      	ldr	r2, [r7, #28]
 8002e64:	4013      	ands	r3, r2
 8002e66:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	f040 8158 	bne.w	8003122 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	4a9a      	ldr	r2, [pc, #616]	@ (80030e0 <HAL_GPIO_Init+0x2a0>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d05e      	beq.n	8002f3a <HAL_GPIO_Init+0xfa>
 8002e7c:	4a98      	ldr	r2, [pc, #608]	@ (80030e0 <HAL_GPIO_Init+0x2a0>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d875      	bhi.n	8002f6e <HAL_GPIO_Init+0x12e>
 8002e82:	4a98      	ldr	r2, [pc, #608]	@ (80030e4 <HAL_GPIO_Init+0x2a4>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d058      	beq.n	8002f3a <HAL_GPIO_Init+0xfa>
 8002e88:	4a96      	ldr	r2, [pc, #600]	@ (80030e4 <HAL_GPIO_Init+0x2a4>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d86f      	bhi.n	8002f6e <HAL_GPIO_Init+0x12e>
 8002e8e:	4a96      	ldr	r2, [pc, #600]	@ (80030e8 <HAL_GPIO_Init+0x2a8>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d052      	beq.n	8002f3a <HAL_GPIO_Init+0xfa>
 8002e94:	4a94      	ldr	r2, [pc, #592]	@ (80030e8 <HAL_GPIO_Init+0x2a8>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d869      	bhi.n	8002f6e <HAL_GPIO_Init+0x12e>
 8002e9a:	4a94      	ldr	r2, [pc, #592]	@ (80030ec <HAL_GPIO_Init+0x2ac>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d04c      	beq.n	8002f3a <HAL_GPIO_Init+0xfa>
 8002ea0:	4a92      	ldr	r2, [pc, #584]	@ (80030ec <HAL_GPIO_Init+0x2ac>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d863      	bhi.n	8002f6e <HAL_GPIO_Init+0x12e>
 8002ea6:	4a92      	ldr	r2, [pc, #584]	@ (80030f0 <HAL_GPIO_Init+0x2b0>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d046      	beq.n	8002f3a <HAL_GPIO_Init+0xfa>
 8002eac:	4a90      	ldr	r2, [pc, #576]	@ (80030f0 <HAL_GPIO_Init+0x2b0>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d85d      	bhi.n	8002f6e <HAL_GPIO_Init+0x12e>
 8002eb2:	2b12      	cmp	r3, #18
 8002eb4:	d82a      	bhi.n	8002f0c <HAL_GPIO_Init+0xcc>
 8002eb6:	2b12      	cmp	r3, #18
 8002eb8:	d859      	bhi.n	8002f6e <HAL_GPIO_Init+0x12e>
 8002eba:	a201      	add	r2, pc, #4	@ (adr r2, 8002ec0 <HAL_GPIO_Init+0x80>)
 8002ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ec0:	08002f3b 	.word	0x08002f3b
 8002ec4:	08002f15 	.word	0x08002f15
 8002ec8:	08002f27 	.word	0x08002f27
 8002ecc:	08002f69 	.word	0x08002f69
 8002ed0:	08002f6f 	.word	0x08002f6f
 8002ed4:	08002f6f 	.word	0x08002f6f
 8002ed8:	08002f6f 	.word	0x08002f6f
 8002edc:	08002f6f 	.word	0x08002f6f
 8002ee0:	08002f6f 	.word	0x08002f6f
 8002ee4:	08002f6f 	.word	0x08002f6f
 8002ee8:	08002f6f 	.word	0x08002f6f
 8002eec:	08002f6f 	.word	0x08002f6f
 8002ef0:	08002f6f 	.word	0x08002f6f
 8002ef4:	08002f6f 	.word	0x08002f6f
 8002ef8:	08002f6f 	.word	0x08002f6f
 8002efc:	08002f6f 	.word	0x08002f6f
 8002f00:	08002f6f 	.word	0x08002f6f
 8002f04:	08002f1d 	.word	0x08002f1d
 8002f08:	08002f31 	.word	0x08002f31
 8002f0c:	4a79      	ldr	r2, [pc, #484]	@ (80030f4 <HAL_GPIO_Init+0x2b4>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d013      	beq.n	8002f3a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f12:	e02c      	b.n	8002f6e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	623b      	str	r3, [r7, #32]
          break;
 8002f1a:	e029      	b.n	8002f70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	3304      	adds	r3, #4
 8002f22:	623b      	str	r3, [r7, #32]
          break;
 8002f24:	e024      	b.n	8002f70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	3308      	adds	r3, #8
 8002f2c:	623b      	str	r3, [r7, #32]
          break;
 8002f2e:	e01f      	b.n	8002f70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	330c      	adds	r3, #12
 8002f36:	623b      	str	r3, [r7, #32]
          break;
 8002f38:	e01a      	b.n	8002f70 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d102      	bne.n	8002f48 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f42:	2304      	movs	r3, #4
 8002f44:	623b      	str	r3, [r7, #32]
          break;
 8002f46:	e013      	b.n	8002f70 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d105      	bne.n	8002f5c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f50:	2308      	movs	r3, #8
 8002f52:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	69fa      	ldr	r2, [r7, #28]
 8002f58:	611a      	str	r2, [r3, #16]
          break;
 8002f5a:	e009      	b.n	8002f70 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f5c:	2308      	movs	r3, #8
 8002f5e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	69fa      	ldr	r2, [r7, #28]
 8002f64:	615a      	str	r2, [r3, #20]
          break;
 8002f66:	e003      	b.n	8002f70 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	623b      	str	r3, [r7, #32]
          break;
 8002f6c:	e000      	b.n	8002f70 <HAL_GPIO_Init+0x130>
          break;
 8002f6e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	2bff      	cmp	r3, #255	@ 0xff
 8002f74:	d801      	bhi.n	8002f7a <HAL_GPIO_Init+0x13a>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	e001      	b.n	8002f7e <HAL_GPIO_Init+0x13e>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	3304      	adds	r3, #4
 8002f7e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f80:	69bb      	ldr	r3, [r7, #24]
 8002f82:	2bff      	cmp	r3, #255	@ 0xff
 8002f84:	d802      	bhi.n	8002f8c <HAL_GPIO_Init+0x14c>
 8002f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	e002      	b.n	8002f92 <HAL_GPIO_Init+0x152>
 8002f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8e:	3b08      	subs	r3, #8
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	210f      	movs	r1, #15
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa0:	43db      	mvns	r3, r3
 8002fa2:	401a      	ands	r2, r3
 8002fa4:	6a39      	ldr	r1, [r7, #32]
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fac:	431a      	orrs	r2, r3
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	f000 80b1 	beq.w	8003122 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002fc0:	4b4d      	ldr	r3, [pc, #308]	@ (80030f8 <HAL_GPIO_Init+0x2b8>)
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	4a4c      	ldr	r2, [pc, #304]	@ (80030f8 <HAL_GPIO_Init+0x2b8>)
 8002fc6:	f043 0301 	orr.w	r3, r3, #1
 8002fca:	6193      	str	r3, [r2, #24]
 8002fcc:	4b4a      	ldr	r3, [pc, #296]	@ (80030f8 <HAL_GPIO_Init+0x2b8>)
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	f003 0301 	and.w	r3, r3, #1
 8002fd4:	60bb      	str	r3, [r7, #8]
 8002fd6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002fd8:	4a48      	ldr	r2, [pc, #288]	@ (80030fc <HAL_GPIO_Init+0x2bc>)
 8002fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fdc:	089b      	lsrs	r3, r3, #2
 8002fde:	3302      	adds	r3, #2
 8002fe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fe4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe8:	f003 0303 	and.w	r3, r3, #3
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	220f      	movs	r2, #15
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	43db      	mvns	r3, r3
 8002ff6:	68fa      	ldr	r2, [r7, #12]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a40      	ldr	r2, [pc, #256]	@ (8003100 <HAL_GPIO_Init+0x2c0>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d013      	beq.n	800302c <HAL_GPIO_Init+0x1ec>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a3f      	ldr	r2, [pc, #252]	@ (8003104 <HAL_GPIO_Init+0x2c4>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d00d      	beq.n	8003028 <HAL_GPIO_Init+0x1e8>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a3e      	ldr	r2, [pc, #248]	@ (8003108 <HAL_GPIO_Init+0x2c8>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d007      	beq.n	8003024 <HAL_GPIO_Init+0x1e4>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a3d      	ldr	r2, [pc, #244]	@ (800310c <HAL_GPIO_Init+0x2cc>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d101      	bne.n	8003020 <HAL_GPIO_Init+0x1e0>
 800301c:	2303      	movs	r3, #3
 800301e:	e006      	b.n	800302e <HAL_GPIO_Init+0x1ee>
 8003020:	2304      	movs	r3, #4
 8003022:	e004      	b.n	800302e <HAL_GPIO_Init+0x1ee>
 8003024:	2302      	movs	r3, #2
 8003026:	e002      	b.n	800302e <HAL_GPIO_Init+0x1ee>
 8003028:	2301      	movs	r3, #1
 800302a:	e000      	b.n	800302e <HAL_GPIO_Init+0x1ee>
 800302c:	2300      	movs	r3, #0
 800302e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003030:	f002 0203 	and.w	r2, r2, #3
 8003034:	0092      	lsls	r2, r2, #2
 8003036:	4093      	lsls	r3, r2
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	4313      	orrs	r3, r2
 800303c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800303e:	492f      	ldr	r1, [pc, #188]	@ (80030fc <HAL_GPIO_Init+0x2bc>)
 8003040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003042:	089b      	lsrs	r3, r3, #2
 8003044:	3302      	adds	r3, #2
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d006      	beq.n	8003066 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003058:	4b2d      	ldr	r3, [pc, #180]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 800305a:	689a      	ldr	r2, [r3, #8]
 800305c:	492c      	ldr	r1, [pc, #176]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	4313      	orrs	r3, r2
 8003062:	608b      	str	r3, [r1, #8]
 8003064:	e006      	b.n	8003074 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003066:	4b2a      	ldr	r3, [pc, #168]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 8003068:	689a      	ldr	r2, [r3, #8]
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	43db      	mvns	r3, r3
 800306e:	4928      	ldr	r1, [pc, #160]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 8003070:	4013      	ands	r3, r2
 8003072:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d006      	beq.n	800308e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003080:	4b23      	ldr	r3, [pc, #140]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 8003082:	68da      	ldr	r2, [r3, #12]
 8003084:	4922      	ldr	r1, [pc, #136]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	4313      	orrs	r3, r2
 800308a:	60cb      	str	r3, [r1, #12]
 800308c:	e006      	b.n	800309c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800308e:	4b20      	ldr	r3, [pc, #128]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 8003090:	68da      	ldr	r2, [r3, #12]
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	43db      	mvns	r3, r3
 8003096:	491e      	ldr	r1, [pc, #120]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 8003098:	4013      	ands	r3, r2
 800309a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d006      	beq.n	80030b6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80030a8:	4b19      	ldr	r3, [pc, #100]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 80030aa:	685a      	ldr	r2, [r3, #4]
 80030ac:	4918      	ldr	r1, [pc, #96]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	604b      	str	r3, [r1, #4]
 80030b4:	e006      	b.n	80030c4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030b6:	4b16      	ldr	r3, [pc, #88]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 80030b8:	685a      	ldr	r2, [r3, #4]
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	43db      	mvns	r3, r3
 80030be:	4914      	ldr	r1, [pc, #80]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 80030c0:	4013      	ands	r3, r2
 80030c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d021      	beq.n	8003114 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80030d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	490e      	ldr	r1, [pc, #56]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	4313      	orrs	r3, r2
 80030da:	600b      	str	r3, [r1, #0]
 80030dc:	e021      	b.n	8003122 <HAL_GPIO_Init+0x2e2>
 80030de:	bf00      	nop
 80030e0:	10320000 	.word	0x10320000
 80030e4:	10310000 	.word	0x10310000
 80030e8:	10220000 	.word	0x10220000
 80030ec:	10210000 	.word	0x10210000
 80030f0:	10120000 	.word	0x10120000
 80030f4:	10110000 	.word	0x10110000
 80030f8:	40021000 	.word	0x40021000
 80030fc:	40010000 	.word	0x40010000
 8003100:	40010800 	.word	0x40010800
 8003104:	40010c00 	.word	0x40010c00
 8003108:	40011000 	.word	0x40011000
 800310c:	40011400 	.word	0x40011400
 8003110:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003114:	4b0b      	ldr	r3, [pc, #44]	@ (8003144 <HAL_GPIO_Init+0x304>)
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	43db      	mvns	r3, r3
 800311c:	4909      	ldr	r1, [pc, #36]	@ (8003144 <HAL_GPIO_Init+0x304>)
 800311e:	4013      	ands	r3, r2
 8003120:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003124:	3301      	adds	r3, #1
 8003126:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312e:	fa22 f303 	lsr.w	r3, r2, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	f47f ae8e 	bne.w	8002e54 <HAL_GPIO_Init+0x14>
  }
}
 8003138:	bf00      	nop
 800313a:	bf00      	nop
 800313c:	372c      	adds	r7, #44	@ 0x2c
 800313e:	46bd      	mov	sp, r7
 8003140:	bc80      	pop	{r7}
 8003142:	4770      	bx	lr
 8003144:	40010400 	.word	0x40010400

08003148 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d101      	bne.n	800315a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e12b      	b.n	80033b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b00      	cmp	r3, #0
 8003164:	d106      	bne.n	8003174 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f7fe fde8 	bl	8001d44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2224      	movs	r2, #36	@ 0x24
 8003178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f022 0201 	bic.w	r2, r2, #1
 800318a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800319a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031ac:	f001 fbe6 	bl	800497c <HAL_RCC_GetPCLK1Freq>
 80031b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	4a81      	ldr	r2, [pc, #516]	@ (80033bc <HAL_I2C_Init+0x274>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d807      	bhi.n	80031cc <HAL_I2C_Init+0x84>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	4a80      	ldr	r2, [pc, #512]	@ (80033c0 <HAL_I2C_Init+0x278>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	bf94      	ite	ls
 80031c4:	2301      	movls	r3, #1
 80031c6:	2300      	movhi	r3, #0
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	e006      	b.n	80031da <HAL_I2C_Init+0x92>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	4a7d      	ldr	r2, [pc, #500]	@ (80033c4 <HAL_I2C_Init+0x27c>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	bf94      	ite	ls
 80031d4:	2301      	movls	r3, #1
 80031d6:	2300      	movhi	r3, #0
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e0e7      	b.n	80033b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	4a78      	ldr	r2, [pc, #480]	@ (80033c8 <HAL_I2C_Init+0x280>)
 80031e6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ea:	0c9b      	lsrs	r3, r3, #18
 80031ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68ba      	ldr	r2, [r7, #8]
 80031fe:	430a      	orrs	r2, r1
 8003200:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	6a1b      	ldr	r3, [r3, #32]
 8003208:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	4a6a      	ldr	r2, [pc, #424]	@ (80033bc <HAL_I2C_Init+0x274>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d802      	bhi.n	800321c <HAL_I2C_Init+0xd4>
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	3301      	adds	r3, #1
 800321a:	e009      	b.n	8003230 <HAL_I2C_Init+0xe8>
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003222:	fb02 f303 	mul.w	r3, r2, r3
 8003226:	4a69      	ldr	r2, [pc, #420]	@ (80033cc <HAL_I2C_Init+0x284>)
 8003228:	fba2 2303 	umull	r2, r3, r2, r3
 800322c:	099b      	lsrs	r3, r3, #6
 800322e:	3301      	adds	r3, #1
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	6812      	ldr	r2, [r2, #0]
 8003234:	430b      	orrs	r3, r1
 8003236:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003242:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	495c      	ldr	r1, [pc, #368]	@ (80033bc <HAL_I2C_Init+0x274>)
 800324c:	428b      	cmp	r3, r1
 800324e:	d819      	bhi.n	8003284 <HAL_I2C_Init+0x13c>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	1e59      	subs	r1, r3, #1
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	fbb1 f3f3 	udiv	r3, r1, r3
 800325e:	1c59      	adds	r1, r3, #1
 8003260:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003264:	400b      	ands	r3, r1
 8003266:	2b00      	cmp	r3, #0
 8003268:	d00a      	beq.n	8003280 <HAL_I2C_Init+0x138>
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	1e59      	subs	r1, r3, #1
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	005b      	lsls	r3, r3, #1
 8003274:	fbb1 f3f3 	udiv	r3, r1, r3
 8003278:	3301      	adds	r3, #1
 800327a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800327e:	e051      	b.n	8003324 <HAL_I2C_Init+0x1dc>
 8003280:	2304      	movs	r3, #4
 8003282:	e04f      	b.n	8003324 <HAL_I2C_Init+0x1dc>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d111      	bne.n	80032b0 <HAL_I2C_Init+0x168>
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	1e58      	subs	r0, r3, #1
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6859      	ldr	r1, [r3, #4]
 8003294:	460b      	mov	r3, r1
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	440b      	add	r3, r1
 800329a:	fbb0 f3f3 	udiv	r3, r0, r3
 800329e:	3301      	adds	r3, #1
 80032a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	bf0c      	ite	eq
 80032a8:	2301      	moveq	r3, #1
 80032aa:	2300      	movne	r3, #0
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	e012      	b.n	80032d6 <HAL_I2C_Init+0x18e>
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	1e58      	subs	r0, r3, #1
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6859      	ldr	r1, [r3, #4]
 80032b8:	460b      	mov	r3, r1
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	440b      	add	r3, r1
 80032be:	0099      	lsls	r1, r3, #2
 80032c0:	440b      	add	r3, r1
 80032c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80032c6:	3301      	adds	r3, #1
 80032c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	bf0c      	ite	eq
 80032d0:	2301      	moveq	r3, #1
 80032d2:	2300      	movne	r3, #0
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <HAL_I2C_Init+0x196>
 80032da:	2301      	movs	r3, #1
 80032dc:	e022      	b.n	8003324 <HAL_I2C_Init+0x1dc>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10e      	bne.n	8003304 <HAL_I2C_Init+0x1bc>
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	1e58      	subs	r0, r3, #1
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6859      	ldr	r1, [r3, #4]
 80032ee:	460b      	mov	r3, r1
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	440b      	add	r3, r1
 80032f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80032f8:	3301      	adds	r3, #1
 80032fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003302:	e00f      	b.n	8003324 <HAL_I2C_Init+0x1dc>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	1e58      	subs	r0, r3, #1
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6859      	ldr	r1, [r3, #4]
 800330c:	460b      	mov	r3, r1
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	440b      	add	r3, r1
 8003312:	0099      	lsls	r1, r3, #2
 8003314:	440b      	add	r3, r1
 8003316:	fbb0 f3f3 	udiv	r3, r0, r3
 800331a:	3301      	adds	r3, #1
 800331c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003320:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003324:	6879      	ldr	r1, [r7, #4]
 8003326:	6809      	ldr	r1, [r1, #0]
 8003328:	4313      	orrs	r3, r2
 800332a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	69da      	ldr	r2, [r3, #28]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a1b      	ldr	r3, [r3, #32]
 800333e:	431a      	orrs	r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	430a      	orrs	r2, r1
 8003346:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003352:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	6911      	ldr	r1, [r2, #16]
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	68d2      	ldr	r2, [r2, #12]
 800335e:	4311      	orrs	r1, r2
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	6812      	ldr	r2, [r2, #0]
 8003364:	430b      	orrs	r3, r1
 8003366:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	695a      	ldr	r2, [r3, #20]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	699b      	ldr	r3, [r3, #24]
 800337a:	431a      	orrs	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	430a      	orrs	r2, r1
 8003382:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f042 0201 	orr.w	r2, r2, #1
 8003392:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2220      	movs	r2, #32
 800339e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2200      	movs	r2, #0
 80033a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80033b0:	2300      	movs	r3, #0
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3710      	adds	r7, #16
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	000186a0 	.word	0x000186a0
 80033c0:	001e847f 	.word	0x001e847f
 80033c4:	003d08ff 	.word	0x003d08ff
 80033c8:	431bde83 	.word	0x431bde83
 80033cc:	10624dd3 	.word	0x10624dd3

080033d0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b088      	sub	sp, #32
 80033d4:	af02      	add	r7, sp, #8
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	607a      	str	r2, [r7, #4]
 80033da:	461a      	mov	r2, r3
 80033dc:	460b      	mov	r3, r1
 80033de:	817b      	strh	r3, [r7, #10]
 80033e0:	4613      	mov	r3, r2
 80033e2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033e4:	f7fe ff14 	bl	8002210 <HAL_GetTick>
 80033e8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b20      	cmp	r3, #32
 80033f4:	f040 80e0 	bne.w	80035b8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	9300      	str	r3, [sp, #0]
 80033fc:	2319      	movs	r3, #25
 80033fe:	2201      	movs	r2, #1
 8003400:	4970      	ldr	r1, [pc, #448]	@ (80035c4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003402:	68f8      	ldr	r0, [r7, #12]
 8003404:	f000 fc9e 	bl	8003d44 <I2C_WaitOnFlagUntilTimeout>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d001      	beq.n	8003412 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800340e:	2302      	movs	r3, #2
 8003410:	e0d3      	b.n	80035ba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003418:	2b01      	cmp	r3, #1
 800341a:	d101      	bne.n	8003420 <HAL_I2C_Master_Transmit+0x50>
 800341c:	2302      	movs	r3, #2
 800341e:	e0cc      	b.n	80035ba <HAL_I2C_Master_Transmit+0x1ea>
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0301 	and.w	r3, r3, #1
 8003432:	2b01      	cmp	r3, #1
 8003434:	d007      	beq.n	8003446 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f042 0201 	orr.w	r2, r2, #1
 8003444:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003454:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2221      	movs	r2, #33	@ 0x21
 800345a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2210      	movs	r2, #16
 8003462:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2200      	movs	r2, #0
 800346a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	893a      	ldrh	r2, [r7, #8]
 8003476:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800347c:	b29a      	uxth	r2, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	4a50      	ldr	r2, [pc, #320]	@ (80035c8 <HAL_I2C_Master_Transmit+0x1f8>)
 8003486:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003488:	8979      	ldrh	r1, [r7, #10]
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	6a3a      	ldr	r2, [r7, #32]
 800348e:	68f8      	ldr	r0, [r7, #12]
 8003490:	f000 fb08 	bl	8003aa4 <I2C_MasterRequestWrite>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e08d      	b.n	80035ba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800349e:	2300      	movs	r3, #0
 80034a0:	613b      	str	r3, [r7, #16]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	695b      	ldr	r3, [r3, #20]
 80034a8:	613b      	str	r3, [r7, #16]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	613b      	str	r3, [r7, #16]
 80034b2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80034b4:	e066      	b.n	8003584 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034b6:	697a      	ldr	r2, [r7, #20]
 80034b8:	6a39      	ldr	r1, [r7, #32]
 80034ba:	68f8      	ldr	r0, [r7, #12]
 80034bc:	f000 fd5c 	bl	8003f78 <I2C_WaitOnTXEFlagUntilTimeout>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d00d      	beq.n	80034e2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ca:	2b04      	cmp	r3, #4
 80034cc:	d107      	bne.n	80034de <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034dc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e06b      	b.n	80035ba <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e6:	781a      	ldrb	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f2:	1c5a      	adds	r2, r3, #1
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	3b01      	subs	r3, #1
 8003500:	b29a      	uxth	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800350a:	3b01      	subs	r3, #1
 800350c:	b29a      	uxth	r2, r3
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	f003 0304 	and.w	r3, r3, #4
 800351c:	2b04      	cmp	r3, #4
 800351e:	d11b      	bne.n	8003558 <HAL_I2C_Master_Transmit+0x188>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003524:	2b00      	cmp	r3, #0
 8003526:	d017      	beq.n	8003558 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352c:	781a      	ldrb	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003538:	1c5a      	adds	r2, r3, #1
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003542:	b29b      	uxth	r3, r3
 8003544:	3b01      	subs	r3, #1
 8003546:	b29a      	uxth	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003550:	3b01      	subs	r3, #1
 8003552:	b29a      	uxth	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003558:	697a      	ldr	r2, [r7, #20]
 800355a:	6a39      	ldr	r1, [r7, #32]
 800355c:	68f8      	ldr	r0, [r7, #12]
 800355e:	f000 fd53 	bl	8004008 <I2C_WaitOnBTFFlagUntilTimeout>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	d00d      	beq.n	8003584 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356c:	2b04      	cmp	r3, #4
 800356e:	d107      	bne.n	8003580 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800357e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e01a      	b.n	80035ba <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003588:	2b00      	cmp	r3, #0
 800358a:	d194      	bne.n	80034b6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800359a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2220      	movs	r2, #32
 80035a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80035b4:	2300      	movs	r3, #0
 80035b6:	e000      	b.n	80035ba <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80035b8:	2302      	movs	r3, #2
  }
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3718      	adds	r7, #24
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	00100002 	.word	0x00100002
 80035c8:	ffff0000 	.word	0xffff0000

080035cc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b08c      	sub	sp, #48	@ 0x30
 80035d0:	af02      	add	r7, sp, #8
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	607a      	str	r2, [r7, #4]
 80035d6:	461a      	mov	r2, r3
 80035d8:	460b      	mov	r3, r1
 80035da:	817b      	strh	r3, [r7, #10]
 80035dc:	4613      	mov	r3, r2
 80035de:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80035e0:	2300      	movs	r3, #0
 80035e2:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035e4:	f7fe fe14 	bl	8002210 <HAL_GetTick>
 80035e8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	2b20      	cmp	r3, #32
 80035f4:	f040 824b 	bne.w	8003a8e <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035fa:	9300      	str	r3, [sp, #0]
 80035fc:	2319      	movs	r3, #25
 80035fe:	2201      	movs	r2, #1
 8003600:	497f      	ldr	r1, [pc, #508]	@ (8003800 <HAL_I2C_Master_Receive+0x234>)
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f000 fb9e 	bl	8003d44 <I2C_WaitOnFlagUntilTimeout>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d001      	beq.n	8003612 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800360e:	2302      	movs	r3, #2
 8003610:	e23e      	b.n	8003a90 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003618:	2b01      	cmp	r3, #1
 800361a:	d101      	bne.n	8003620 <HAL_I2C_Master_Receive+0x54>
 800361c:	2302      	movs	r3, #2
 800361e:	e237      	b.n	8003a90 <HAL_I2C_Master_Receive+0x4c4>
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	2b01      	cmp	r3, #1
 8003634:	d007      	beq.n	8003646 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f042 0201 	orr.w	r2, r2, #1
 8003644:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003654:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2222      	movs	r2, #34	@ 0x22
 800365a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2210      	movs	r2, #16
 8003662:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	687a      	ldr	r2, [r7, #4]
 8003670:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	893a      	ldrh	r2, [r7, #8]
 8003676:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800367c:	b29a      	uxth	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	4a5f      	ldr	r2, [pc, #380]	@ (8003804 <HAL_I2C_Master_Receive+0x238>)
 8003686:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003688:	8979      	ldrh	r1, [r7, #10]
 800368a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f000 fa8a 	bl	8003ba8 <I2C_MasterRequestRead>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d001      	beq.n	800369e <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e1f8      	b.n	8003a90 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d113      	bne.n	80036ce <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036a6:	2300      	movs	r3, #0
 80036a8:	61fb      	str	r3, [r7, #28]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	695b      	ldr	r3, [r3, #20]
 80036b0:	61fb      	str	r3, [r7, #28]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	699b      	ldr	r3, [r3, #24]
 80036b8:	61fb      	str	r3, [r7, #28]
 80036ba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036ca:	601a      	str	r2, [r3, #0]
 80036cc:	e1cc      	b.n	8003a68 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d11e      	bne.n	8003714 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036e4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80036e6:	b672      	cpsid	i
}
 80036e8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ea:	2300      	movs	r3, #0
 80036ec:	61bb      	str	r3, [r7, #24]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	695b      	ldr	r3, [r3, #20]
 80036f4:	61bb      	str	r3, [r7, #24]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	61bb      	str	r3, [r7, #24]
 80036fe:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800370e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003710:	b662      	cpsie	i
}
 8003712:	e035      	b.n	8003780 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003718:	2b02      	cmp	r3, #2
 800371a:	d11e      	bne.n	800375a <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800372a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800372c:	b672      	cpsid	i
}
 800372e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003730:	2300      	movs	r3, #0
 8003732:	617b      	str	r3, [r7, #20]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	695b      	ldr	r3, [r3, #20]
 800373a:	617b      	str	r3, [r7, #20]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	699b      	ldr	r3, [r3, #24]
 8003742:	617b      	str	r3, [r7, #20]
 8003744:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003754:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003756:	b662      	cpsie	i
}
 8003758:	e012      	b.n	8003780 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003768:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800376a:	2300      	movs	r3, #0
 800376c:	613b      	str	r3, [r7, #16]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	695b      	ldr	r3, [r3, #20]
 8003774:	613b      	str	r3, [r7, #16]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	699b      	ldr	r3, [r3, #24]
 800377c:	613b      	str	r3, [r7, #16]
 800377e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003780:	e172      	b.n	8003a68 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003786:	2b03      	cmp	r3, #3
 8003788:	f200 811f 	bhi.w	80039ca <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003790:	2b01      	cmp	r3, #1
 8003792:	d123      	bne.n	80037dc <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003794:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003796:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003798:	68f8      	ldr	r0, [r7, #12]
 800379a:	f000 fc7d 	bl	8004098 <I2C_WaitOnRXNEFlagUntilTimeout>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e173      	b.n	8003a90 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	691a      	ldr	r2, [r3, #16]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b2:	b2d2      	uxtb	r2, r2
 80037b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ba:	1c5a      	adds	r2, r3, #1
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037c4:	3b01      	subs	r3, #1
 80037c6:	b29a      	uxth	r2, r3
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	3b01      	subs	r3, #1
 80037d4:	b29a      	uxth	r2, r3
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80037da:	e145      	b.n	8003a68 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037e0:	2b02      	cmp	r3, #2
 80037e2:	d152      	bne.n	800388a <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e6:	9300      	str	r3, [sp, #0]
 80037e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ea:	2200      	movs	r2, #0
 80037ec:	4906      	ldr	r1, [pc, #24]	@ (8003808 <HAL_I2C_Master_Receive+0x23c>)
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f000 faa8 	bl	8003d44 <I2C_WaitOnFlagUntilTimeout>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d008      	beq.n	800380c <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e148      	b.n	8003a90 <HAL_I2C_Master_Receive+0x4c4>
 80037fe:	bf00      	nop
 8003800:	00100002 	.word	0x00100002
 8003804:	ffff0000 	.word	0xffff0000
 8003808:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800380c:	b672      	cpsid	i
}
 800380e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800381e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	691a      	ldr	r2, [r3, #16]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382a:	b2d2      	uxtb	r2, r2
 800382c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003832:	1c5a      	adds	r2, r3, #1
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800383c:	3b01      	subs	r3, #1
 800383e:	b29a      	uxth	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003848:	b29b      	uxth	r3, r3
 800384a:	3b01      	subs	r3, #1
 800384c:	b29a      	uxth	r2, r3
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003852:	b662      	cpsie	i
}
 8003854:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	691a      	ldr	r2, [r3, #16]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003860:	b2d2      	uxtb	r2, r2
 8003862:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003868:	1c5a      	adds	r2, r3, #1
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003872:	3b01      	subs	r3, #1
 8003874:	b29a      	uxth	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800387e:	b29b      	uxth	r3, r3
 8003880:	3b01      	subs	r3, #1
 8003882:	b29a      	uxth	r2, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003888:	e0ee      	b.n	8003a68 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800388a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800388c:	9300      	str	r3, [sp, #0]
 800388e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003890:	2200      	movs	r2, #0
 8003892:	4981      	ldr	r1, [pc, #516]	@ (8003a98 <HAL_I2C_Master_Receive+0x4cc>)
 8003894:	68f8      	ldr	r0, [r7, #12]
 8003896:	f000 fa55 	bl	8003d44 <I2C_WaitOnFlagUntilTimeout>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d001      	beq.n	80038a4 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e0f5      	b.n	8003a90 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038b2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80038b4:	b672      	cpsid	i
}
 80038b6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	691a      	ldr	r2, [r3, #16]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c2:	b2d2      	uxtb	r2, r2
 80038c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ca:	1c5a      	adds	r2, r3, #1
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038d4:	3b01      	subs	r3, #1
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	3b01      	subs	r3, #1
 80038e4:	b29a      	uxth	r2, r3
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80038ea:	4b6c      	ldr	r3, [pc, #432]	@ (8003a9c <HAL_I2C_Master_Receive+0x4d0>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	08db      	lsrs	r3, r3, #3
 80038f0:	4a6b      	ldr	r2, [pc, #428]	@ (8003aa0 <HAL_I2C_Master_Receive+0x4d4>)
 80038f2:	fba2 2303 	umull	r2, r3, r2, r3
 80038f6:	0a1a      	lsrs	r2, r3, #8
 80038f8:	4613      	mov	r3, r2
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	4413      	add	r3, r2
 80038fe:	00da      	lsls	r2, r3, #3
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003904:	6a3b      	ldr	r3, [r7, #32]
 8003906:	3b01      	subs	r3, #1
 8003908:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800390a:	6a3b      	ldr	r3, [r7, #32]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d118      	bne.n	8003942 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2200      	movs	r2, #0
 8003914:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2220      	movs	r2, #32
 800391a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392a:	f043 0220 	orr.w	r2, r3, #32
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003932:	b662      	cpsie	i
}
 8003934:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e0a6      	b.n	8003a90 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	f003 0304 	and.w	r3, r3, #4
 800394c:	2b04      	cmp	r3, #4
 800394e:	d1d9      	bne.n	8003904 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800395e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	691a      	ldr	r2, [r3, #16]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396a:	b2d2      	uxtb	r2, r2
 800396c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003972:	1c5a      	adds	r2, r3, #1
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800397c:	3b01      	subs	r3, #1
 800397e:	b29a      	uxth	r2, r3
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003988:	b29b      	uxth	r3, r3
 800398a:	3b01      	subs	r3, #1
 800398c:	b29a      	uxth	r2, r3
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003992:	b662      	cpsie	i
}
 8003994:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	691a      	ldr	r2, [r3, #16]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a0:	b2d2      	uxtb	r2, r2
 80039a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a8:	1c5a      	adds	r2, r3, #1
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039b2:	3b01      	subs	r3, #1
 80039b4:	b29a      	uxth	r2, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039be:	b29b      	uxth	r3, r3
 80039c0:	3b01      	subs	r3, #1
 80039c2:	b29a      	uxth	r2, r3
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80039c8:	e04e      	b.n	8003a68 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039cc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80039ce:	68f8      	ldr	r0, [r7, #12]
 80039d0:	f000 fb62 	bl	8004098 <I2C_WaitOnRXNEFlagUntilTimeout>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e058      	b.n	8003a90 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	691a      	ldr	r2, [r3, #16]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e8:	b2d2      	uxtb	r2, r2
 80039ea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f0:	1c5a      	adds	r2, r3, #1
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039fa:	3b01      	subs	r3, #1
 80039fc:	b29a      	uxth	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	b29a      	uxth	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	f003 0304 	and.w	r3, r3, #4
 8003a1a:	2b04      	cmp	r3, #4
 8003a1c:	d124      	bne.n	8003a68 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a22:	2b03      	cmp	r3, #3
 8003a24:	d107      	bne.n	8003a36 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a34:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	691a      	ldr	r2, [r3, #16]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a40:	b2d2      	uxtb	r2, r2
 8003a42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a48:	1c5a      	adds	r2, r3, #1
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a52:	3b01      	subs	r3, #1
 8003a54:	b29a      	uxth	r2, r3
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	3b01      	subs	r3, #1
 8003a62:	b29a      	uxth	r2, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	f47f ae88 	bne.w	8003782 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2220      	movs	r2, #32
 8003a76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	e000      	b.n	8003a90 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003a8e:	2302      	movs	r3, #2
  }
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3728      	adds	r7, #40	@ 0x28
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	00010004 	.word	0x00010004
 8003a9c:	20000008 	.word	0x20000008
 8003aa0:	14f8b589 	.word	0x14f8b589

08003aa4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b088      	sub	sp, #32
 8003aa8:	af02      	add	r7, sp, #8
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	607a      	str	r2, [r7, #4]
 8003aae:	603b      	str	r3, [r7, #0]
 8003ab0:	460b      	mov	r3, r1
 8003ab2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ab8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	2b08      	cmp	r3, #8
 8003abe:	d006      	beq.n	8003ace <I2C_MasterRequestWrite+0x2a>
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d003      	beq.n	8003ace <I2C_MasterRequestWrite+0x2a>
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003acc:	d108      	bne.n	8003ae0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003adc:	601a      	str	r2, [r3, #0]
 8003ade:	e00b      	b.n	8003af8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae4:	2b12      	cmp	r3, #18
 8003ae6:	d107      	bne.n	8003af8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003af6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	9300      	str	r3, [sp, #0]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b04:	68f8      	ldr	r0, [r7, #12]
 8003b06:	f000 f91d 	bl	8003d44 <I2C_WaitOnFlagUntilTimeout>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d00d      	beq.n	8003b2c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b1e:	d103      	bne.n	8003b28 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b26:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	e035      	b.n	8003b98 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	691b      	ldr	r3, [r3, #16]
 8003b30:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b34:	d108      	bne.n	8003b48 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b36:	897b      	ldrh	r3, [r7, #10]
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b44:	611a      	str	r2, [r3, #16]
 8003b46:	e01b      	b.n	8003b80 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b48:	897b      	ldrh	r3, [r7, #10]
 8003b4a:	11db      	asrs	r3, r3, #7
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	f003 0306 	and.w	r3, r3, #6
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	f063 030f 	orn	r3, r3, #15
 8003b58:	b2da      	uxtb	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	490e      	ldr	r1, [pc, #56]	@ (8003ba0 <I2C_MasterRequestWrite+0xfc>)
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	f000 f966 	bl	8003e38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e010      	b.n	8003b98 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b76:	897b      	ldrh	r3, [r7, #10]
 8003b78:	b2da      	uxtb	r2, r3
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	4907      	ldr	r1, [pc, #28]	@ (8003ba4 <I2C_MasterRequestWrite+0x100>)
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	f000 f956 	bl	8003e38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d001      	beq.n	8003b96 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e000      	b.n	8003b98 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3718      	adds	r7, #24
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	00010008 	.word	0x00010008
 8003ba4:	00010002 	.word	0x00010002

08003ba8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b088      	sub	sp, #32
 8003bac:	af02      	add	r7, sp, #8
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	607a      	str	r2, [r7, #4]
 8003bb2:	603b      	str	r3, [r7, #0]
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bbc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003bcc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	2b08      	cmp	r3, #8
 8003bd2:	d006      	beq.n	8003be2 <I2C_MasterRequestRead+0x3a>
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d003      	beq.n	8003be2 <I2C_MasterRequestRead+0x3a>
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003be0:	d108      	bne.n	8003bf4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bf0:	601a      	str	r2, [r3, #0]
 8003bf2:	e00b      	b.n	8003c0c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf8:	2b11      	cmp	r3, #17
 8003bfa:	d107      	bne.n	8003c0c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c0a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	9300      	str	r3, [sp, #0]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f000 f893 	bl	8003d44 <I2C_WaitOnFlagUntilTimeout>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00d      	beq.n	8003c40 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c32:	d103      	bne.n	8003c3c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c3a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e079      	b.n	8003d34 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	691b      	ldr	r3, [r3, #16]
 8003c44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c48:	d108      	bne.n	8003c5c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003c4a:	897b      	ldrh	r3, [r7, #10]
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	f043 0301 	orr.w	r3, r3, #1
 8003c52:	b2da      	uxtb	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	611a      	str	r2, [r3, #16]
 8003c5a:	e05f      	b.n	8003d1c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003c5c:	897b      	ldrh	r3, [r7, #10]
 8003c5e:	11db      	asrs	r3, r3, #7
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	f003 0306 	and.w	r3, r3, #6
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	f063 030f 	orn	r3, r3, #15
 8003c6c:	b2da      	uxtb	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	4930      	ldr	r1, [pc, #192]	@ (8003d3c <I2C_MasterRequestRead+0x194>)
 8003c7a:	68f8      	ldr	r0, [r7, #12]
 8003c7c:	f000 f8dc 	bl	8003e38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d001      	beq.n	8003c8a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e054      	b.n	8003d34 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003c8a:	897b      	ldrh	r3, [r7, #10]
 8003c8c:	b2da      	uxtb	r2, r3
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	4929      	ldr	r1, [pc, #164]	@ (8003d40 <I2C_MasterRequestRead+0x198>)
 8003c9a:	68f8      	ldr	r0, [r7, #12]
 8003c9c:	f000 f8cc 	bl	8003e38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d001      	beq.n	8003caa <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e044      	b.n	8003d34 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003caa:	2300      	movs	r3, #0
 8003cac:	613b      	str	r3, [r7, #16]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	695b      	ldr	r3, [r3, #20]
 8003cb4:	613b      	str	r3, [r7, #16]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	699b      	ldr	r3, [r3, #24]
 8003cbc:	613b      	str	r3, [r7, #16]
 8003cbe:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cce:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	9300      	str	r3, [sp, #0]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003cdc:	68f8      	ldr	r0, [r7, #12]
 8003cde:	f000 f831 	bl	8003d44 <I2C_WaitOnFlagUntilTimeout>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d00d      	beq.n	8003d04 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cf6:	d103      	bne.n	8003d00 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cfe:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e017      	b.n	8003d34 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003d04:	897b      	ldrh	r3, [r7, #10]
 8003d06:	11db      	asrs	r3, r3, #7
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	f003 0306 	and.w	r3, r3, #6
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	f063 030e 	orn	r3, r3, #14
 8003d14:	b2da      	uxtb	r2, r3
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	4907      	ldr	r1, [pc, #28]	@ (8003d40 <I2C_MasterRequestRead+0x198>)
 8003d22:	68f8      	ldr	r0, [r7, #12]
 8003d24:	f000 f888 	bl	8003e38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e000      	b.n	8003d34 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3718      	adds	r7, #24
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	00010008 	.word	0x00010008
 8003d40:	00010002 	.word	0x00010002

08003d44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	603b      	str	r3, [r7, #0]
 8003d50:	4613      	mov	r3, r2
 8003d52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d54:	e048      	b.n	8003de8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d5c:	d044      	beq.n	8003de8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d5e:	f7fe fa57 	bl	8002210 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	683a      	ldr	r2, [r7, #0]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d302      	bcc.n	8003d74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d139      	bne.n	8003de8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	0c1b      	lsrs	r3, r3, #16
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d10d      	bne.n	8003d9a <I2C_WaitOnFlagUntilTimeout+0x56>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	695b      	ldr	r3, [r3, #20]
 8003d84:	43da      	mvns	r2, r3
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	4013      	ands	r3, r2
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	bf0c      	ite	eq
 8003d90:	2301      	moveq	r3, #1
 8003d92:	2300      	movne	r3, #0
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	461a      	mov	r2, r3
 8003d98:	e00c      	b.n	8003db4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	43da      	mvns	r2, r3
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	4013      	ands	r3, r2
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	bf0c      	ite	eq
 8003dac:	2301      	moveq	r3, #1
 8003dae:	2300      	movne	r3, #0
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	461a      	mov	r2, r3
 8003db4:	79fb      	ldrb	r3, [r7, #7]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d116      	bne.n	8003de8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd4:	f043 0220 	orr.w	r2, r3, #32
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e023      	b.n	8003e30 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	0c1b      	lsrs	r3, r3, #16
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d10d      	bne.n	8003e0e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	43da      	mvns	r2, r3
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	bf0c      	ite	eq
 8003e04:	2301      	moveq	r3, #1
 8003e06:	2300      	movne	r3, #0
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	e00c      	b.n	8003e28 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	699b      	ldr	r3, [r3, #24]
 8003e14:	43da      	mvns	r2, r3
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	4013      	ands	r3, r2
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	bf0c      	ite	eq
 8003e20:	2301      	moveq	r3, #1
 8003e22:	2300      	movne	r3, #0
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	461a      	mov	r2, r3
 8003e28:	79fb      	ldrb	r3, [r7, #7]
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d093      	beq.n	8003d56 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3710      	adds	r7, #16
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	60f8      	str	r0, [r7, #12]
 8003e40:	60b9      	str	r1, [r7, #8]
 8003e42:	607a      	str	r2, [r7, #4]
 8003e44:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e46:	e071      	b.n	8003f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	695b      	ldr	r3, [r3, #20]
 8003e4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e56:	d123      	bne.n	8003ea0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e66:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e70:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2220      	movs	r2, #32
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8c:	f043 0204 	orr.w	r2, r3, #4
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e067      	b.n	8003f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ea6:	d041      	beq.n	8003f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ea8:	f7fe f9b2 	bl	8002210 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d302      	bcc.n	8003ebe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d136      	bne.n	8003f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	0c1b      	lsrs	r3, r3, #16
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d10c      	bne.n	8003ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	43da      	mvns	r2, r3
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	bf14      	ite	ne
 8003eda:	2301      	movne	r3, #1
 8003edc:	2300      	moveq	r3, #0
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	e00b      	b.n	8003efa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	699b      	ldr	r3, [r3, #24]
 8003ee8:	43da      	mvns	r2, r3
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	4013      	ands	r3, r2
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	bf14      	ite	ne
 8003ef4:	2301      	movne	r3, #1
 8003ef6:	2300      	moveq	r3, #0
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d016      	beq.n	8003f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2200      	movs	r2, #0
 8003f02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2220      	movs	r2, #32
 8003f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f18:	f043 0220 	orr.w	r2, r3, #32
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e021      	b.n	8003f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	0c1b      	lsrs	r3, r3, #16
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d10c      	bne.n	8003f50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	695b      	ldr	r3, [r3, #20]
 8003f3c:	43da      	mvns	r2, r3
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	4013      	ands	r3, r2
 8003f42:	b29b      	uxth	r3, r3
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	bf14      	ite	ne
 8003f48:	2301      	movne	r3, #1
 8003f4a:	2300      	moveq	r3, #0
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	e00b      	b.n	8003f68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	699b      	ldr	r3, [r3, #24]
 8003f56:	43da      	mvns	r2, r3
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	bf14      	ite	ne
 8003f62:	2301      	movne	r3, #1
 8003f64:	2300      	moveq	r3, #0
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	f47f af6d 	bne.w	8003e48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003f6e:	2300      	movs	r3, #0
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3710      	adds	r7, #16
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	60b9      	str	r1, [r7, #8]
 8003f82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f84:	e034      	b.n	8003ff0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f86:	68f8      	ldr	r0, [r7, #12]
 8003f88:	f000 f8e3 	bl	8004152 <I2C_IsAcknowledgeFailed>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d001      	beq.n	8003f96 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e034      	b.n	8004000 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f9c:	d028      	beq.n	8003ff0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f9e:	f7fe f937 	bl	8002210 <HAL_GetTick>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	68ba      	ldr	r2, [r7, #8]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d302      	bcc.n	8003fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d11d      	bne.n	8003ff0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	695b      	ldr	r3, [r3, #20]
 8003fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fbe:	2b80      	cmp	r3, #128	@ 0x80
 8003fc0:	d016      	beq.n	8003ff0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2220      	movs	r2, #32
 8003fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fdc:	f043 0220 	orr.w	r2, r3, #32
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e007      	b.n	8004000 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ffa:	2b80      	cmp	r3, #128	@ 0x80
 8003ffc:	d1c3      	bne.n	8003f86 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ffe:	2300      	movs	r3, #0
}
 8004000:	4618      	mov	r0, r3
 8004002:	3710      	adds	r7, #16
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004014:	e034      	b.n	8004080 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004016:	68f8      	ldr	r0, [r7, #12]
 8004018:	f000 f89b 	bl	8004152 <I2C_IsAcknowledgeFailed>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	d001      	beq.n	8004026 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e034      	b.n	8004090 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800402c:	d028      	beq.n	8004080 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800402e:	f7fe f8ef 	bl	8002210 <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	68ba      	ldr	r2, [r7, #8]
 800403a:	429a      	cmp	r2, r3
 800403c:	d302      	bcc.n	8004044 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d11d      	bne.n	8004080 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	f003 0304 	and.w	r3, r3, #4
 800404e:	2b04      	cmp	r3, #4
 8004050:	d016      	beq.n	8004080 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2220      	movs	r2, #32
 800405c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800406c:	f043 0220 	orr.w	r2, r3, #32
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e007      	b.n	8004090 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	f003 0304 	and.w	r3, r3, #4
 800408a:	2b04      	cmp	r3, #4
 800408c:	d1c3      	bne.n	8004016 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800408e:	2300      	movs	r3, #0
}
 8004090:	4618      	mov	r0, r3
 8004092:	3710      	adds	r7, #16
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}

08004098 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b084      	sub	sp, #16
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]
 80040a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80040a4:	e049      	b.n	800413a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	695b      	ldr	r3, [r3, #20]
 80040ac:	f003 0310 	and.w	r3, r3, #16
 80040b0:	2b10      	cmp	r3, #16
 80040b2:	d119      	bne.n	80040e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f06f 0210 	mvn.w	r2, #16
 80040bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2200      	movs	r2, #0
 80040c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2220      	movs	r2, #32
 80040c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e030      	b.n	800414a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040e8:	f7fe f892 	bl	8002210 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	68ba      	ldr	r2, [r7, #8]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d302      	bcc.n	80040fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d11d      	bne.n	800413a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	695b      	ldr	r3, [r3, #20]
 8004104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004108:	2b40      	cmp	r3, #64	@ 0x40
 800410a:	d016      	beq.n	800413a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2220      	movs	r2, #32
 8004116:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004126:	f043 0220 	orr.w	r2, r3, #32
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e007      	b.n	800414a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	695b      	ldr	r3, [r3, #20]
 8004140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004144:	2b40      	cmp	r3, #64	@ 0x40
 8004146:	d1ae      	bne.n	80040a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004148:	2300      	movs	r3, #0
}
 800414a:	4618      	mov	r0, r3
 800414c:	3710      	adds	r7, #16
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}

08004152 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004152:	b480      	push	{r7}
 8004154:	b083      	sub	sp, #12
 8004156:	af00      	add	r7, sp, #0
 8004158:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	695b      	ldr	r3, [r3, #20]
 8004160:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004164:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004168:	d11b      	bne.n	80041a2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004172:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2220      	movs	r2, #32
 800417e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418e:	f043 0204 	orr.w	r2, r3, #4
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e000      	b.n	80041a4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80041a2:	2300      	movs	r3, #0
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bc80      	pop	{r7}
 80041ac:	4770      	bx	lr
	...

080041b0 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	460b      	mov	r3, r1
 80041ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80041bc:	4b09      	ldr	r3, [pc, #36]	@ (80041e4 <HAL_PWR_EnterSLEEPMode+0x34>)
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	4a08      	ldr	r2, [pc, #32]	@ (80041e4 <HAL_PWR_EnterSLEEPMode+0x34>)
 80041c2:	f023 0304 	bic.w	r3, r3, #4
 80041c6:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80041c8:	78fb      	ldrb	r3, [r7, #3]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d101      	bne.n	80041d2 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80041ce:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80041d0:	e002      	b.n	80041d8 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80041d2:	bf40      	sev
    __WFE();
 80041d4:	bf20      	wfe
    __WFE();
 80041d6:	bf20      	wfe
}
 80041d8:	bf00      	nop
 80041da:	370c      	adds	r7, #12
 80041dc:	46bd      	mov	sp, r7
 80041de:	bc80      	pop	{r7}
 80041e0:	4770      	bx	lr
 80041e2:	bf00      	nop
 80041e4:	e000ed00 	.word	0xe000ed00

080041e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b086      	sub	sp, #24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d101      	bne.n	80041fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e272      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	2b00      	cmp	r3, #0
 8004204:	f000 8087 	beq.w	8004316 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004208:	4b92      	ldr	r3, [pc, #584]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f003 030c 	and.w	r3, r3, #12
 8004210:	2b04      	cmp	r3, #4
 8004212:	d00c      	beq.n	800422e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004214:	4b8f      	ldr	r3, [pc, #572]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	f003 030c 	and.w	r3, r3, #12
 800421c:	2b08      	cmp	r3, #8
 800421e:	d112      	bne.n	8004246 <HAL_RCC_OscConfig+0x5e>
 8004220:	4b8c      	ldr	r3, [pc, #560]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800422c:	d10b      	bne.n	8004246 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800422e:	4b89      	ldr	r3, [pc, #548]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d06c      	beq.n	8004314 <HAL_RCC_OscConfig+0x12c>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d168      	bne.n	8004314 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e24c      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800424e:	d106      	bne.n	800425e <HAL_RCC_OscConfig+0x76>
 8004250:	4b80      	ldr	r3, [pc, #512]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a7f      	ldr	r2, [pc, #508]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004256:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800425a:	6013      	str	r3, [r2, #0]
 800425c:	e02e      	b.n	80042bc <HAL_RCC_OscConfig+0xd4>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d10c      	bne.n	8004280 <HAL_RCC_OscConfig+0x98>
 8004266:	4b7b      	ldr	r3, [pc, #492]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a7a      	ldr	r2, [pc, #488]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 800426c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004270:	6013      	str	r3, [r2, #0]
 8004272:	4b78      	ldr	r3, [pc, #480]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a77      	ldr	r2, [pc, #476]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004278:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800427c:	6013      	str	r3, [r2, #0]
 800427e:	e01d      	b.n	80042bc <HAL_RCC_OscConfig+0xd4>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004288:	d10c      	bne.n	80042a4 <HAL_RCC_OscConfig+0xbc>
 800428a:	4b72      	ldr	r3, [pc, #456]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a71      	ldr	r2, [pc, #452]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004290:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004294:	6013      	str	r3, [r2, #0]
 8004296:	4b6f      	ldr	r3, [pc, #444]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a6e      	ldr	r2, [pc, #440]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 800429c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042a0:	6013      	str	r3, [r2, #0]
 80042a2:	e00b      	b.n	80042bc <HAL_RCC_OscConfig+0xd4>
 80042a4:	4b6b      	ldr	r3, [pc, #428]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a6a      	ldr	r2, [pc, #424]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 80042aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042ae:	6013      	str	r3, [r2, #0]
 80042b0:	4b68      	ldr	r3, [pc, #416]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a67      	ldr	r2, [pc, #412]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 80042b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042ba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d013      	beq.n	80042ec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c4:	f7fd ffa4 	bl	8002210 <HAL_GetTick>
 80042c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ca:	e008      	b.n	80042de <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042cc:	f7fd ffa0 	bl	8002210 <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	2b64      	cmp	r3, #100	@ 0x64
 80042d8:	d901      	bls.n	80042de <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e200      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042de:	4b5d      	ldr	r3, [pc, #372]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d0f0      	beq.n	80042cc <HAL_RCC_OscConfig+0xe4>
 80042ea:	e014      	b.n	8004316 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ec:	f7fd ff90 	bl	8002210 <HAL_GetTick>
 80042f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042f2:	e008      	b.n	8004306 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042f4:	f7fd ff8c 	bl	8002210 <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	2b64      	cmp	r3, #100	@ 0x64
 8004300:	d901      	bls.n	8004306 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004302:	2303      	movs	r3, #3
 8004304:	e1ec      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004306:	4b53      	ldr	r3, [pc, #332]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d1f0      	bne.n	80042f4 <HAL_RCC_OscConfig+0x10c>
 8004312:	e000      	b.n	8004316 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004314:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0302 	and.w	r3, r3, #2
 800431e:	2b00      	cmp	r3, #0
 8004320:	d063      	beq.n	80043ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004322:	4b4c      	ldr	r3, [pc, #304]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	f003 030c 	and.w	r3, r3, #12
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00b      	beq.n	8004346 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800432e:	4b49      	ldr	r3, [pc, #292]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f003 030c 	and.w	r3, r3, #12
 8004336:	2b08      	cmp	r3, #8
 8004338:	d11c      	bne.n	8004374 <HAL_RCC_OscConfig+0x18c>
 800433a:	4b46      	ldr	r3, [pc, #280]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d116      	bne.n	8004374 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004346:	4b43      	ldr	r3, [pc, #268]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0302 	and.w	r3, r3, #2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d005      	beq.n	800435e <HAL_RCC_OscConfig+0x176>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	2b01      	cmp	r3, #1
 8004358:	d001      	beq.n	800435e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e1c0      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800435e:	4b3d      	ldr	r3, [pc, #244]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	695b      	ldr	r3, [r3, #20]
 800436a:	00db      	lsls	r3, r3, #3
 800436c:	4939      	ldr	r1, [pc, #228]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 800436e:	4313      	orrs	r3, r2
 8004370:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004372:	e03a      	b.n	80043ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d020      	beq.n	80043be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800437c:	4b36      	ldr	r3, [pc, #216]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 800437e:	2201      	movs	r2, #1
 8004380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004382:	f7fd ff45 	bl	8002210 <HAL_GetTick>
 8004386:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004388:	e008      	b.n	800439c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800438a:	f7fd ff41 	bl	8002210 <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	2b02      	cmp	r3, #2
 8004396:	d901      	bls.n	800439c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e1a1      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800439c:	4b2d      	ldr	r3, [pc, #180]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0302 	and.w	r3, r3, #2
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d0f0      	beq.n	800438a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043a8:	4b2a      	ldr	r3, [pc, #168]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	695b      	ldr	r3, [r3, #20]
 80043b4:	00db      	lsls	r3, r3, #3
 80043b6:	4927      	ldr	r1, [pc, #156]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	600b      	str	r3, [r1, #0]
 80043bc:	e015      	b.n	80043ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043be:	4b26      	ldr	r3, [pc, #152]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043c4:	f7fd ff24 	bl	8002210 <HAL_GetTick>
 80043c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043ca:	e008      	b.n	80043de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043cc:	f7fd ff20 	bl	8002210 <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d901      	bls.n	80043de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e180      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043de:	4b1d      	ldr	r3, [pc, #116]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0302 	and.w	r3, r3, #2
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1f0      	bne.n	80043cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0308 	and.w	r3, r3, #8
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d03a      	beq.n	800446c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	699b      	ldr	r3, [r3, #24]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d019      	beq.n	8004432 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043fe:	4b17      	ldr	r3, [pc, #92]	@ (800445c <HAL_RCC_OscConfig+0x274>)
 8004400:	2201      	movs	r2, #1
 8004402:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004404:	f7fd ff04 	bl	8002210 <HAL_GetTick>
 8004408:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800440a:	e008      	b.n	800441e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800440c:	f7fd ff00 	bl	8002210 <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	2b02      	cmp	r3, #2
 8004418:	d901      	bls.n	800441e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e160      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800441e:	4b0d      	ldr	r3, [pc, #52]	@ (8004454 <HAL_RCC_OscConfig+0x26c>)
 8004420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004422:	f003 0302 	and.w	r3, r3, #2
 8004426:	2b00      	cmp	r3, #0
 8004428:	d0f0      	beq.n	800440c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800442a:	2001      	movs	r0, #1
 800442c:	f000 fafe 	bl	8004a2c <RCC_Delay>
 8004430:	e01c      	b.n	800446c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004432:	4b0a      	ldr	r3, [pc, #40]	@ (800445c <HAL_RCC_OscConfig+0x274>)
 8004434:	2200      	movs	r2, #0
 8004436:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004438:	f7fd feea 	bl	8002210 <HAL_GetTick>
 800443c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800443e:	e00f      	b.n	8004460 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004440:	f7fd fee6 	bl	8002210 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	2b02      	cmp	r3, #2
 800444c:	d908      	bls.n	8004460 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e146      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
 8004452:	bf00      	nop
 8004454:	40021000 	.word	0x40021000
 8004458:	42420000 	.word	0x42420000
 800445c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004460:	4b92      	ldr	r3, [pc, #584]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004464:	f003 0302 	and.w	r3, r3, #2
 8004468:	2b00      	cmp	r3, #0
 800446a:	d1e9      	bne.n	8004440 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 0304 	and.w	r3, r3, #4
 8004474:	2b00      	cmp	r3, #0
 8004476:	f000 80a6 	beq.w	80045c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800447a:	2300      	movs	r3, #0
 800447c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800447e:	4b8b      	ldr	r3, [pc, #556]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004480:	69db      	ldr	r3, [r3, #28]
 8004482:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d10d      	bne.n	80044a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800448a:	4b88      	ldr	r3, [pc, #544]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 800448c:	69db      	ldr	r3, [r3, #28]
 800448e:	4a87      	ldr	r2, [pc, #540]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004490:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004494:	61d3      	str	r3, [r2, #28]
 8004496:	4b85      	ldr	r3, [pc, #532]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004498:	69db      	ldr	r3, [r3, #28]
 800449a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800449e:	60bb      	str	r3, [r7, #8]
 80044a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044a2:	2301      	movs	r3, #1
 80044a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044a6:	4b82      	ldr	r3, [pc, #520]	@ (80046b0 <HAL_RCC_OscConfig+0x4c8>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d118      	bne.n	80044e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044b2:	4b7f      	ldr	r3, [pc, #508]	@ (80046b0 <HAL_RCC_OscConfig+0x4c8>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a7e      	ldr	r2, [pc, #504]	@ (80046b0 <HAL_RCC_OscConfig+0x4c8>)
 80044b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044be:	f7fd fea7 	bl	8002210 <HAL_GetTick>
 80044c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044c4:	e008      	b.n	80044d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044c6:	f7fd fea3 	bl	8002210 <HAL_GetTick>
 80044ca:	4602      	mov	r2, r0
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	2b64      	cmp	r3, #100	@ 0x64
 80044d2:	d901      	bls.n	80044d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80044d4:	2303      	movs	r3, #3
 80044d6:	e103      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044d8:	4b75      	ldr	r3, [pc, #468]	@ (80046b0 <HAL_RCC_OscConfig+0x4c8>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d0f0      	beq.n	80044c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d106      	bne.n	80044fa <HAL_RCC_OscConfig+0x312>
 80044ec:	4b6f      	ldr	r3, [pc, #444]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 80044ee:	6a1b      	ldr	r3, [r3, #32]
 80044f0:	4a6e      	ldr	r2, [pc, #440]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 80044f2:	f043 0301 	orr.w	r3, r3, #1
 80044f6:	6213      	str	r3, [r2, #32]
 80044f8:	e02d      	b.n	8004556 <HAL_RCC_OscConfig+0x36e>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d10c      	bne.n	800451c <HAL_RCC_OscConfig+0x334>
 8004502:	4b6a      	ldr	r3, [pc, #424]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004504:	6a1b      	ldr	r3, [r3, #32]
 8004506:	4a69      	ldr	r2, [pc, #420]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004508:	f023 0301 	bic.w	r3, r3, #1
 800450c:	6213      	str	r3, [r2, #32]
 800450e:	4b67      	ldr	r3, [pc, #412]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004510:	6a1b      	ldr	r3, [r3, #32]
 8004512:	4a66      	ldr	r2, [pc, #408]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004514:	f023 0304 	bic.w	r3, r3, #4
 8004518:	6213      	str	r3, [r2, #32]
 800451a:	e01c      	b.n	8004556 <HAL_RCC_OscConfig+0x36e>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	2b05      	cmp	r3, #5
 8004522:	d10c      	bne.n	800453e <HAL_RCC_OscConfig+0x356>
 8004524:	4b61      	ldr	r3, [pc, #388]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004526:	6a1b      	ldr	r3, [r3, #32]
 8004528:	4a60      	ldr	r2, [pc, #384]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 800452a:	f043 0304 	orr.w	r3, r3, #4
 800452e:	6213      	str	r3, [r2, #32]
 8004530:	4b5e      	ldr	r3, [pc, #376]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004532:	6a1b      	ldr	r3, [r3, #32]
 8004534:	4a5d      	ldr	r2, [pc, #372]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004536:	f043 0301 	orr.w	r3, r3, #1
 800453a:	6213      	str	r3, [r2, #32]
 800453c:	e00b      	b.n	8004556 <HAL_RCC_OscConfig+0x36e>
 800453e:	4b5b      	ldr	r3, [pc, #364]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004540:	6a1b      	ldr	r3, [r3, #32]
 8004542:	4a5a      	ldr	r2, [pc, #360]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004544:	f023 0301 	bic.w	r3, r3, #1
 8004548:	6213      	str	r3, [r2, #32]
 800454a:	4b58      	ldr	r3, [pc, #352]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 800454c:	6a1b      	ldr	r3, [r3, #32]
 800454e:	4a57      	ldr	r2, [pc, #348]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004550:	f023 0304 	bic.w	r3, r3, #4
 8004554:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d015      	beq.n	800458a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800455e:	f7fd fe57 	bl	8002210 <HAL_GetTick>
 8004562:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004564:	e00a      	b.n	800457c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004566:	f7fd fe53 	bl	8002210 <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004574:	4293      	cmp	r3, r2
 8004576:	d901      	bls.n	800457c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004578:	2303      	movs	r3, #3
 800457a:	e0b1      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800457c:	4b4b      	ldr	r3, [pc, #300]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 800457e:	6a1b      	ldr	r3, [r3, #32]
 8004580:	f003 0302 	and.w	r3, r3, #2
 8004584:	2b00      	cmp	r3, #0
 8004586:	d0ee      	beq.n	8004566 <HAL_RCC_OscConfig+0x37e>
 8004588:	e014      	b.n	80045b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800458a:	f7fd fe41 	bl	8002210 <HAL_GetTick>
 800458e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004590:	e00a      	b.n	80045a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004592:	f7fd fe3d 	bl	8002210 <HAL_GetTick>
 8004596:	4602      	mov	r2, r0
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d901      	bls.n	80045a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e09b      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045a8:	4b40      	ldr	r3, [pc, #256]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	f003 0302 	and.w	r3, r3, #2
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d1ee      	bne.n	8004592 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80045b4:	7dfb      	ldrb	r3, [r7, #23]
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d105      	bne.n	80045c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045ba:	4b3c      	ldr	r3, [pc, #240]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 80045bc:	69db      	ldr	r3, [r3, #28]
 80045be:	4a3b      	ldr	r2, [pc, #236]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 80045c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	f000 8087 	beq.w	80046de <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045d0:	4b36      	ldr	r3, [pc, #216]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f003 030c 	and.w	r3, r3, #12
 80045d8:	2b08      	cmp	r3, #8
 80045da:	d061      	beq.n	80046a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	69db      	ldr	r3, [r3, #28]
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	d146      	bne.n	8004672 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045e4:	4b33      	ldr	r3, [pc, #204]	@ (80046b4 <HAL_RCC_OscConfig+0x4cc>)
 80045e6:	2200      	movs	r2, #0
 80045e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045ea:	f7fd fe11 	bl	8002210 <HAL_GetTick>
 80045ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045f0:	e008      	b.n	8004604 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045f2:	f7fd fe0d 	bl	8002210 <HAL_GetTick>
 80045f6:	4602      	mov	r2, r0
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d901      	bls.n	8004604 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004600:	2303      	movs	r3, #3
 8004602:	e06d      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004604:	4b29      	ldr	r3, [pc, #164]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d1f0      	bne.n	80045f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a1b      	ldr	r3, [r3, #32]
 8004614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004618:	d108      	bne.n	800462c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800461a:	4b24      	ldr	r3, [pc, #144]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	4921      	ldr	r1, [pc, #132]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004628:	4313      	orrs	r3, r2
 800462a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800462c:	4b1f      	ldr	r3, [pc, #124]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6a19      	ldr	r1, [r3, #32]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800463c:	430b      	orrs	r3, r1
 800463e:	491b      	ldr	r1, [pc, #108]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004640:	4313      	orrs	r3, r2
 8004642:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004644:	4b1b      	ldr	r3, [pc, #108]	@ (80046b4 <HAL_RCC_OscConfig+0x4cc>)
 8004646:	2201      	movs	r2, #1
 8004648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800464a:	f7fd fde1 	bl	8002210 <HAL_GetTick>
 800464e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004650:	e008      	b.n	8004664 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004652:	f7fd fddd 	bl	8002210 <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	2b02      	cmp	r3, #2
 800465e:	d901      	bls.n	8004664 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	e03d      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004664:	4b11      	ldr	r3, [pc, #68]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800466c:	2b00      	cmp	r3, #0
 800466e:	d0f0      	beq.n	8004652 <HAL_RCC_OscConfig+0x46a>
 8004670:	e035      	b.n	80046de <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004672:	4b10      	ldr	r3, [pc, #64]	@ (80046b4 <HAL_RCC_OscConfig+0x4cc>)
 8004674:	2200      	movs	r2, #0
 8004676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004678:	f7fd fdca 	bl	8002210 <HAL_GetTick>
 800467c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800467e:	e008      	b.n	8004692 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004680:	f7fd fdc6 	bl	8002210 <HAL_GetTick>
 8004684:	4602      	mov	r2, r0
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	2b02      	cmp	r3, #2
 800468c:	d901      	bls.n	8004692 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e026      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004692:	4b06      	ldr	r3, [pc, #24]	@ (80046ac <HAL_RCC_OscConfig+0x4c4>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d1f0      	bne.n	8004680 <HAL_RCC_OscConfig+0x498>
 800469e:	e01e      	b.n	80046de <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	69db      	ldr	r3, [r3, #28]
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d107      	bne.n	80046b8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	e019      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
 80046ac:	40021000 	.word	0x40021000
 80046b0:	40007000 	.word	0x40007000
 80046b4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80046b8:	4b0b      	ldr	r3, [pc, #44]	@ (80046e8 <HAL_RCC_OscConfig+0x500>)
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a1b      	ldr	r3, [r3, #32]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d106      	bne.n	80046da <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d001      	beq.n	80046de <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e000      	b.n	80046e0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80046de:	2300      	movs	r3, #0
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3718      	adds	r7, #24
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	40021000 	.word	0x40021000

080046ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d101      	bne.n	8004700 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e0d0      	b.n	80048a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004700:	4b6a      	ldr	r3, [pc, #424]	@ (80048ac <HAL_RCC_ClockConfig+0x1c0>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0307 	and.w	r3, r3, #7
 8004708:	683a      	ldr	r2, [r7, #0]
 800470a:	429a      	cmp	r2, r3
 800470c:	d910      	bls.n	8004730 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800470e:	4b67      	ldr	r3, [pc, #412]	@ (80048ac <HAL_RCC_ClockConfig+0x1c0>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f023 0207 	bic.w	r2, r3, #7
 8004716:	4965      	ldr	r1, [pc, #404]	@ (80048ac <HAL_RCC_ClockConfig+0x1c0>)
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	4313      	orrs	r3, r2
 800471c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800471e:	4b63      	ldr	r3, [pc, #396]	@ (80048ac <HAL_RCC_ClockConfig+0x1c0>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0307 	and.w	r3, r3, #7
 8004726:	683a      	ldr	r2, [r7, #0]
 8004728:	429a      	cmp	r2, r3
 800472a:	d001      	beq.n	8004730 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e0b8      	b.n	80048a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0302 	and.w	r3, r3, #2
 8004738:	2b00      	cmp	r3, #0
 800473a:	d020      	beq.n	800477e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0304 	and.w	r3, r3, #4
 8004744:	2b00      	cmp	r3, #0
 8004746:	d005      	beq.n	8004754 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004748:	4b59      	ldr	r3, [pc, #356]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	4a58      	ldr	r2, [pc, #352]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 800474e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004752:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 0308 	and.w	r3, r3, #8
 800475c:	2b00      	cmp	r3, #0
 800475e:	d005      	beq.n	800476c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004760:	4b53      	ldr	r3, [pc, #332]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	4a52      	ldr	r2, [pc, #328]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004766:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800476a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800476c:	4b50      	ldr	r3, [pc, #320]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	494d      	ldr	r1, [pc, #308]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 800477a:	4313      	orrs	r3, r2
 800477c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d040      	beq.n	800480c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d107      	bne.n	80047a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004792:	4b47      	ldr	r3, [pc, #284]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d115      	bne.n	80047ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e07f      	b.n	80048a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d107      	bne.n	80047ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047aa:	4b41      	ldr	r3, [pc, #260]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d109      	bne.n	80047ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e073      	b.n	80048a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ba:	4b3d      	ldr	r3, [pc, #244]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e06b      	b.n	80048a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047ca:	4b39      	ldr	r3, [pc, #228]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	f023 0203 	bic.w	r2, r3, #3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	4936      	ldr	r1, [pc, #216]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047dc:	f7fd fd18 	bl	8002210 <HAL_GetTick>
 80047e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047e2:	e00a      	b.n	80047fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047e4:	f7fd fd14 	bl	8002210 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d901      	bls.n	80047fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	e053      	b.n	80048a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047fa:	4b2d      	ldr	r3, [pc, #180]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f003 020c 	and.w	r2, r3, #12
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	429a      	cmp	r2, r3
 800480a:	d1eb      	bne.n	80047e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800480c:	4b27      	ldr	r3, [pc, #156]	@ (80048ac <HAL_RCC_ClockConfig+0x1c0>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0307 	and.w	r3, r3, #7
 8004814:	683a      	ldr	r2, [r7, #0]
 8004816:	429a      	cmp	r2, r3
 8004818:	d210      	bcs.n	800483c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800481a:	4b24      	ldr	r3, [pc, #144]	@ (80048ac <HAL_RCC_ClockConfig+0x1c0>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f023 0207 	bic.w	r2, r3, #7
 8004822:	4922      	ldr	r1, [pc, #136]	@ (80048ac <HAL_RCC_ClockConfig+0x1c0>)
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	4313      	orrs	r3, r2
 8004828:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800482a:	4b20      	ldr	r3, [pc, #128]	@ (80048ac <HAL_RCC_ClockConfig+0x1c0>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 0307 	and.w	r3, r3, #7
 8004832:	683a      	ldr	r2, [r7, #0]
 8004834:	429a      	cmp	r2, r3
 8004836:	d001      	beq.n	800483c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e032      	b.n	80048a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0304 	and.w	r3, r3, #4
 8004844:	2b00      	cmp	r3, #0
 8004846:	d008      	beq.n	800485a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004848:	4b19      	ldr	r3, [pc, #100]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	4916      	ldr	r1, [pc, #88]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004856:	4313      	orrs	r3, r2
 8004858:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0308 	and.w	r3, r3, #8
 8004862:	2b00      	cmp	r3, #0
 8004864:	d009      	beq.n	800487a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004866:	4b12      	ldr	r3, [pc, #72]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	00db      	lsls	r3, r3, #3
 8004874:	490e      	ldr	r1, [pc, #56]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004876:	4313      	orrs	r3, r2
 8004878:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800487a:	f000 f821 	bl	80048c0 <HAL_RCC_GetSysClockFreq>
 800487e:	4602      	mov	r2, r0
 8004880:	4b0b      	ldr	r3, [pc, #44]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	091b      	lsrs	r3, r3, #4
 8004886:	f003 030f 	and.w	r3, r3, #15
 800488a:	490a      	ldr	r1, [pc, #40]	@ (80048b4 <HAL_RCC_ClockConfig+0x1c8>)
 800488c:	5ccb      	ldrb	r3, [r1, r3]
 800488e:	fa22 f303 	lsr.w	r3, r2, r3
 8004892:	4a09      	ldr	r2, [pc, #36]	@ (80048b8 <HAL_RCC_ClockConfig+0x1cc>)
 8004894:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004896:	4b09      	ldr	r3, [pc, #36]	@ (80048bc <HAL_RCC_ClockConfig+0x1d0>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4618      	mov	r0, r3
 800489c:	f7fd fb12 	bl	8001ec4 <HAL_InitTick>

  return HAL_OK;
 80048a0:	2300      	movs	r3, #0
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3710      	adds	r7, #16
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	bf00      	nop
 80048ac:	40022000 	.word	0x40022000
 80048b0:	40021000 	.word	0x40021000
 80048b4:	0800ec7c 	.word	0x0800ec7c
 80048b8:	20000008 	.word	0x20000008
 80048bc:	2000000c 	.word	0x2000000c

080048c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b087      	sub	sp, #28
 80048c4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80048c6:	2300      	movs	r3, #0
 80048c8:	60fb      	str	r3, [r7, #12]
 80048ca:	2300      	movs	r3, #0
 80048cc:	60bb      	str	r3, [r7, #8]
 80048ce:	2300      	movs	r3, #0
 80048d0:	617b      	str	r3, [r7, #20]
 80048d2:	2300      	movs	r3, #0
 80048d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80048d6:	2300      	movs	r3, #0
 80048d8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80048da:	4b1e      	ldr	r3, [pc, #120]	@ (8004954 <HAL_RCC_GetSysClockFreq+0x94>)
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f003 030c 	and.w	r3, r3, #12
 80048e6:	2b04      	cmp	r3, #4
 80048e8:	d002      	beq.n	80048f0 <HAL_RCC_GetSysClockFreq+0x30>
 80048ea:	2b08      	cmp	r3, #8
 80048ec:	d003      	beq.n	80048f6 <HAL_RCC_GetSysClockFreq+0x36>
 80048ee:	e027      	b.n	8004940 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80048f0:	4b19      	ldr	r3, [pc, #100]	@ (8004958 <HAL_RCC_GetSysClockFreq+0x98>)
 80048f2:	613b      	str	r3, [r7, #16]
      break;
 80048f4:	e027      	b.n	8004946 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	0c9b      	lsrs	r3, r3, #18
 80048fa:	f003 030f 	and.w	r3, r3, #15
 80048fe:	4a17      	ldr	r2, [pc, #92]	@ (800495c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004900:	5cd3      	ldrb	r3, [r2, r3]
 8004902:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d010      	beq.n	8004930 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800490e:	4b11      	ldr	r3, [pc, #68]	@ (8004954 <HAL_RCC_GetSysClockFreq+0x94>)
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	0c5b      	lsrs	r3, r3, #17
 8004914:	f003 0301 	and.w	r3, r3, #1
 8004918:	4a11      	ldr	r2, [pc, #68]	@ (8004960 <HAL_RCC_GetSysClockFreq+0xa0>)
 800491a:	5cd3      	ldrb	r3, [r2, r3]
 800491c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a0d      	ldr	r2, [pc, #52]	@ (8004958 <HAL_RCC_GetSysClockFreq+0x98>)
 8004922:	fb03 f202 	mul.w	r2, r3, r2
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	fbb2 f3f3 	udiv	r3, r2, r3
 800492c:	617b      	str	r3, [r7, #20]
 800492e:	e004      	b.n	800493a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a0c      	ldr	r2, [pc, #48]	@ (8004964 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004934:	fb02 f303 	mul.w	r3, r2, r3
 8004938:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	613b      	str	r3, [r7, #16]
      break;
 800493e:	e002      	b.n	8004946 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004940:	4b05      	ldr	r3, [pc, #20]	@ (8004958 <HAL_RCC_GetSysClockFreq+0x98>)
 8004942:	613b      	str	r3, [r7, #16]
      break;
 8004944:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004946:	693b      	ldr	r3, [r7, #16]
}
 8004948:	4618      	mov	r0, r3
 800494a:	371c      	adds	r7, #28
 800494c:	46bd      	mov	sp, r7
 800494e:	bc80      	pop	{r7}
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	40021000 	.word	0x40021000
 8004958:	007a1200 	.word	0x007a1200
 800495c:	0800ec94 	.word	0x0800ec94
 8004960:	0800eca4 	.word	0x0800eca4
 8004964:	003d0900 	.word	0x003d0900

08004968 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004968:	b480      	push	{r7}
 800496a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800496c:	4b02      	ldr	r3, [pc, #8]	@ (8004978 <HAL_RCC_GetHCLKFreq+0x10>)
 800496e:	681b      	ldr	r3, [r3, #0]
}
 8004970:	4618      	mov	r0, r3
 8004972:	46bd      	mov	sp, r7
 8004974:	bc80      	pop	{r7}
 8004976:	4770      	bx	lr
 8004978:	20000008 	.word	0x20000008

0800497c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004980:	f7ff fff2 	bl	8004968 <HAL_RCC_GetHCLKFreq>
 8004984:	4602      	mov	r2, r0
 8004986:	4b05      	ldr	r3, [pc, #20]	@ (800499c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	0a1b      	lsrs	r3, r3, #8
 800498c:	f003 0307 	and.w	r3, r3, #7
 8004990:	4903      	ldr	r1, [pc, #12]	@ (80049a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004992:	5ccb      	ldrb	r3, [r1, r3]
 8004994:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004998:	4618      	mov	r0, r3
 800499a:	bd80      	pop	{r7, pc}
 800499c:	40021000 	.word	0x40021000
 80049a0:	0800ec8c 	.word	0x0800ec8c

080049a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80049a8:	f7ff ffde 	bl	8004968 <HAL_RCC_GetHCLKFreq>
 80049ac:	4602      	mov	r2, r0
 80049ae:	4b05      	ldr	r3, [pc, #20]	@ (80049c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	0adb      	lsrs	r3, r3, #11
 80049b4:	f003 0307 	and.w	r3, r3, #7
 80049b8:	4903      	ldr	r1, [pc, #12]	@ (80049c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049ba:	5ccb      	ldrb	r3, [r1, r3]
 80049bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	bd80      	pop	{r7, pc}
 80049c4:	40021000 	.word	0x40021000
 80049c8:	0800ec8c 	.word	0x0800ec8c

080049cc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	220f      	movs	r2, #15
 80049da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80049dc:	4b11      	ldr	r3, [pc, #68]	@ (8004a24 <HAL_RCC_GetClockConfig+0x58>)
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f003 0203 	and.w	r2, r3, #3
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80049e8:	4b0e      	ldr	r3, [pc, #56]	@ (8004a24 <HAL_RCC_GetClockConfig+0x58>)
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80049f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004a24 <HAL_RCC_GetClockConfig+0x58>)
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004a00:	4b08      	ldr	r3, [pc, #32]	@ (8004a24 <HAL_RCC_GetClockConfig+0x58>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	08db      	lsrs	r3, r3, #3
 8004a06:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004a0e:	4b06      	ldr	r3, [pc, #24]	@ (8004a28 <HAL_RCC_GetClockConfig+0x5c>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0207 	and.w	r2, r3, #7
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004a1a:	bf00      	nop
 8004a1c:	370c      	adds	r7, #12
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bc80      	pop	{r7}
 8004a22:	4770      	bx	lr
 8004a24:	40021000 	.word	0x40021000
 8004a28:	40022000 	.word	0x40022000

08004a2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b085      	sub	sp, #20
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004a34:	4b0a      	ldr	r3, [pc, #40]	@ (8004a60 <RCC_Delay+0x34>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a0a      	ldr	r2, [pc, #40]	@ (8004a64 <RCC_Delay+0x38>)
 8004a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a3e:	0a5b      	lsrs	r3, r3, #9
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	fb02 f303 	mul.w	r3, r2, r3
 8004a46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004a48:	bf00      	nop
  }
  while (Delay --);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	1e5a      	subs	r2, r3, #1
 8004a4e:	60fa      	str	r2, [r7, #12]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d1f9      	bne.n	8004a48 <RCC_Delay+0x1c>
}
 8004a54:	bf00      	nop
 8004a56:	bf00      	nop
 8004a58:	3714      	adds	r7, #20
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bc80      	pop	{r7}
 8004a5e:	4770      	bx	lr
 8004a60:	20000008 	.word	0x20000008
 8004a64:	10624dd3 	.word	0x10624dd3

08004a68 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004a70:	2300      	movs	r3, #0
 8004a72:	613b      	str	r3, [r7, #16]
 8004a74:	2300      	movs	r3, #0
 8004a76:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0301 	and.w	r3, r3, #1
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d07d      	beq.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004a84:	2300      	movs	r3, #0
 8004a86:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a88:	4b4f      	ldr	r3, [pc, #316]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a8a:	69db      	ldr	r3, [r3, #28]
 8004a8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d10d      	bne.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a94:	4b4c      	ldr	r3, [pc, #304]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a96:	69db      	ldr	r3, [r3, #28]
 8004a98:	4a4b      	ldr	r2, [pc, #300]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a9e:	61d3      	str	r3, [r2, #28]
 8004aa0:	4b49      	ldr	r3, [pc, #292]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004aa2:	69db      	ldr	r3, [r3, #28]
 8004aa4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004aa8:	60bb      	str	r3, [r7, #8]
 8004aaa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004aac:	2301      	movs	r3, #1
 8004aae:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ab0:	4b46      	ldr	r3, [pc, #280]	@ (8004bcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d118      	bne.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004abc:	4b43      	ldr	r3, [pc, #268]	@ (8004bcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a42      	ldr	r2, [pc, #264]	@ (8004bcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ac2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ac6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ac8:	f7fd fba2 	bl	8002210 <HAL_GetTick>
 8004acc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ace:	e008      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ad0:	f7fd fb9e 	bl	8002210 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	2b64      	cmp	r3, #100	@ 0x64
 8004adc:	d901      	bls.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e06d      	b.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ae2:	4b3a      	ldr	r3, [pc, #232]	@ (8004bcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d0f0      	beq.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004aee:	4b36      	ldr	r3, [pc, #216]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004af0:	6a1b      	ldr	r3, [r3, #32]
 8004af2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004af6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d02e      	beq.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b06:	68fa      	ldr	r2, [r7, #12]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d027      	beq.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b0c:	4b2e      	ldr	r3, [pc, #184]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b14:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b16:	4b2e      	ldr	r3, [pc, #184]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004b18:	2201      	movs	r2, #1
 8004b1a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b1c:	4b2c      	ldr	r3, [pc, #176]	@ (8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004b1e:	2200      	movs	r2, #0
 8004b20:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004b22:	4a29      	ldr	r2, [pc, #164]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f003 0301 	and.w	r3, r3, #1
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d014      	beq.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b32:	f7fd fb6d 	bl	8002210 <HAL_GetTick>
 8004b36:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b38:	e00a      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b3a:	f7fd fb69 	bl	8002210 <HAL_GetTick>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	1ad3      	subs	r3, r2, r3
 8004b44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d901      	bls.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	e036      	b.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b50:	4b1d      	ldr	r3, [pc, #116]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b52:	6a1b      	ldr	r3, [r3, #32]
 8004b54:	f003 0302 	and.w	r3, r3, #2
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d0ee      	beq.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b5c:	4b1a      	ldr	r3, [pc, #104]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b5e:	6a1b      	ldr	r3, [r3, #32]
 8004b60:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	4917      	ldr	r1, [pc, #92]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004b6e:	7dfb      	ldrb	r3, [r7, #23]
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d105      	bne.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b74:	4b14      	ldr	r3, [pc, #80]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b76:	69db      	ldr	r3, [r3, #28]
 8004b78:	4a13      	ldr	r2, [pc, #76]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b7e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0302 	and.w	r3, r3, #2
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d008      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	490b      	ldr	r1, [pc, #44]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0310 	and.w	r3, r3, #16
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d008      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004baa:	4b07      	ldr	r3, [pc, #28]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	4904      	ldr	r1, [pc, #16]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3718      	adds	r7, #24
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	40021000 	.word	0x40021000
 8004bcc:	40007000 	.word	0x40007000
 8004bd0:	42420440 	.word	0x42420440

08004bd4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b088      	sub	sp, #32
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	617b      	str	r3, [r7, #20]
 8004be0:	2300      	movs	r3, #0
 8004be2:	61fb      	str	r3, [r7, #28]
 8004be4:	2300      	movs	r3, #0
 8004be6:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004be8:	2300      	movs	r3, #0
 8004bea:	60fb      	str	r3, [r7, #12]
 8004bec:	2300      	movs	r3, #0
 8004bee:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2b10      	cmp	r3, #16
 8004bf4:	d00a      	beq.n	8004c0c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2b10      	cmp	r3, #16
 8004bfa:	f200 808a 	bhi.w	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d045      	beq.n	8004c90 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d075      	beq.n	8004cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004c0a:	e082      	b.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004c0c:	4b46      	ldr	r3, [pc, #280]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004c12:	4b45      	ldr	r3, [pc, #276]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d07b      	beq.n	8004d16 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	0c9b      	lsrs	r3, r3, #18
 8004c22:	f003 030f 	and.w	r3, r3, #15
 8004c26:	4a41      	ldr	r2, [pc, #260]	@ (8004d2c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004c28:	5cd3      	ldrb	r3, [r2, r3]
 8004c2a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d015      	beq.n	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004c36:	4b3c      	ldr	r3, [pc, #240]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	0c5b      	lsrs	r3, r3, #17
 8004c3c:	f003 0301 	and.w	r3, r3, #1
 8004c40:	4a3b      	ldr	r2, [pc, #236]	@ (8004d30 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004c42:	5cd3      	ldrb	r3, [r2, r3]
 8004c44:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d00d      	beq.n	8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004c50:	4a38      	ldr	r2, [pc, #224]	@ (8004d34 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	fb02 f303 	mul.w	r3, r2, r3
 8004c5e:	61fb      	str	r3, [r7, #28]
 8004c60:	e004      	b.n	8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	4a34      	ldr	r2, [pc, #208]	@ (8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004c66:	fb02 f303 	mul.w	r3, r2, r3
 8004c6a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004c6c:	4b2e      	ldr	r3, [pc, #184]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c78:	d102      	bne.n	8004c80 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	61bb      	str	r3, [r7, #24]
      break;
 8004c7e:	e04a      	b.n	8004d16 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	005b      	lsls	r3, r3, #1
 8004c84:	4a2d      	ldr	r2, [pc, #180]	@ (8004d3c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004c86:	fba2 2303 	umull	r2, r3, r2, r3
 8004c8a:	085b      	lsrs	r3, r3, #1
 8004c8c:	61bb      	str	r3, [r7, #24]
      break;
 8004c8e:	e042      	b.n	8004d16 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004c90:	4b25      	ldr	r3, [pc, #148]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c92:	6a1b      	ldr	r3, [r3, #32]
 8004c94:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ca0:	d108      	bne.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f003 0302 	and.w	r3, r3, #2
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d003      	beq.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004cac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cb0:	61bb      	str	r3, [r7, #24]
 8004cb2:	e01f      	b.n	8004cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cbe:	d109      	bne.n	8004cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004cc0:	4b19      	ldr	r3, [pc, #100]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d003      	beq.n	8004cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004ccc:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004cd0:	61bb      	str	r3, [r7, #24]
 8004cd2:	e00f      	b.n	8004cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004cde:	d11c      	bne.n	8004d1a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004ce0:	4b11      	ldr	r3, [pc, #68]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d016      	beq.n	8004d1a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004cec:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004cf0:	61bb      	str	r3, [r7, #24]
      break;
 8004cf2:	e012      	b.n	8004d1a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004cf4:	e011      	b.n	8004d1a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004cf6:	f7ff fe55 	bl	80049a4 <HAL_RCC_GetPCLK2Freq>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	0b9b      	lsrs	r3, r3, #14
 8004d02:	f003 0303 	and.w	r3, r3, #3
 8004d06:	3301      	adds	r3, #1
 8004d08:	005b      	lsls	r3, r3, #1
 8004d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d0e:	61bb      	str	r3, [r7, #24]
      break;
 8004d10:	e004      	b.n	8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004d12:	bf00      	nop
 8004d14:	e002      	b.n	8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004d16:	bf00      	nop
 8004d18:	e000      	b.n	8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004d1a:	bf00      	nop
    }
  }
  return (frequency);
 8004d1c:	69bb      	ldr	r3, [r7, #24]
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3720      	adds	r7, #32
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	40021000 	.word	0x40021000
 8004d2c:	0800eca8 	.word	0x0800eca8
 8004d30:	0800ecb8 	.word	0x0800ecb8
 8004d34:	007a1200 	.word	0x007a1200
 8004d38:	003d0900 	.word	0x003d0900
 8004d3c:	aaaaaaab 	.word	0xaaaaaaab

08004d40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d101      	bne.n	8004d52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e041      	b.n	8004dd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d106      	bne.n	8004d6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f000 f839 	bl	8004dde <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2202      	movs	r2, #2
 8004d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	3304      	adds	r3, #4
 8004d7c:	4619      	mov	r1, r3
 8004d7e:	4610      	mov	r0, r2
 8004d80:	f000 f99c 	bl	80050bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3708      	adds	r7, #8
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}

08004dde <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004dde:	b480      	push	{r7}
 8004de0:	b083      	sub	sp, #12
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004de6:	bf00      	nop
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bc80      	pop	{r7}
 8004dee:	4770      	bx	lr

08004df0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d001      	beq.n	8004e08 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e03a      	b.n	8004e7e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2202      	movs	r2, #2
 8004e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68da      	ldr	r2, [r3, #12]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f042 0201 	orr.w	r2, r2, #1
 8004e1e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a18      	ldr	r2, [pc, #96]	@ (8004e88 <HAL_TIM_Base_Start_IT+0x98>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d00e      	beq.n	8004e48 <HAL_TIM_Base_Start_IT+0x58>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e32:	d009      	beq.n	8004e48 <HAL_TIM_Base_Start_IT+0x58>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a14      	ldr	r2, [pc, #80]	@ (8004e8c <HAL_TIM_Base_Start_IT+0x9c>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d004      	beq.n	8004e48 <HAL_TIM_Base_Start_IT+0x58>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a13      	ldr	r2, [pc, #76]	@ (8004e90 <HAL_TIM_Base_Start_IT+0xa0>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d111      	bne.n	8004e6c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	f003 0307 	and.w	r3, r3, #7
 8004e52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2b06      	cmp	r3, #6
 8004e58:	d010      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f042 0201 	orr.w	r2, r2, #1
 8004e68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e6a:	e007      	b.n	8004e7c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f042 0201 	orr.w	r2, r2, #1
 8004e7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3714      	adds	r7, #20
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bc80      	pop	{r7}
 8004e86:	4770      	bx	lr
 8004e88:	40012c00 	.word	0x40012c00
 8004e8c:	40000400 	.word	0x40000400
 8004e90:	40000800 	.word	0x40000800

08004e94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	f003 0302 	and.w	r3, r3, #2
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d020      	beq.n	8004ef8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f003 0302 	and.w	r3, r3, #2
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d01b      	beq.n	8004ef8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f06f 0202 	mvn.w	r2, #2
 8004ec8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	699b      	ldr	r3, [r3, #24]
 8004ed6:	f003 0303 	and.w	r3, r3, #3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d003      	beq.n	8004ee6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 f8d1 	bl	8005086 <HAL_TIM_IC_CaptureCallback>
 8004ee4:	e005      	b.n	8004ef2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 f8c4 	bl	8005074 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 f8d3 	bl	8005098 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	f003 0304 	and.w	r3, r3, #4
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d020      	beq.n	8004f44 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f003 0304 	and.w	r3, r3, #4
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d01b      	beq.n	8004f44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f06f 0204 	mvn.w	r2, #4
 8004f14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2202      	movs	r2, #2
 8004f1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d003      	beq.n	8004f32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f000 f8ab 	bl	8005086 <HAL_TIM_IC_CaptureCallback>
 8004f30:	e005      	b.n	8004f3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 f89e 	bl	8005074 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 f8ad 	bl	8005098 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	f003 0308 	and.w	r3, r3, #8
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d020      	beq.n	8004f90 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	f003 0308 	and.w	r3, r3, #8
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d01b      	beq.n	8004f90 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f06f 0208 	mvn.w	r2, #8
 8004f60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2204      	movs	r2, #4
 8004f66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	69db      	ldr	r3, [r3, #28]
 8004f6e:	f003 0303 	and.w	r3, r3, #3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d003      	beq.n	8004f7e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f000 f885 	bl	8005086 <HAL_TIM_IC_CaptureCallback>
 8004f7c:	e005      	b.n	8004f8a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 f878 	bl	8005074 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f000 f887 	bl	8005098 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	f003 0310 	and.w	r3, r3, #16
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d020      	beq.n	8004fdc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f003 0310 	and.w	r3, r3, #16
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d01b      	beq.n	8004fdc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f06f 0210 	mvn.w	r2, #16
 8004fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2208      	movs	r2, #8
 8004fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	69db      	ldr	r3, [r3, #28]
 8004fba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d003      	beq.n	8004fca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 f85f 	bl	8005086 <HAL_TIM_IC_CaptureCallback>
 8004fc8:	e005      	b.n	8004fd6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f000 f852 	bl	8005074 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fd0:	6878      	ldr	r0, [r7, #4]
 8004fd2:	f000 f861 	bl	8005098 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	f003 0301 	and.w	r3, r3, #1
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d00c      	beq.n	8005000 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f003 0301 	and.w	r3, r3, #1
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d007      	beq.n	8005000 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f06f 0201 	mvn.w	r2, #1
 8004ff8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f7fc fd24 	bl	8001a48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00c      	beq.n	8005024 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005010:	2b00      	cmp	r3, #0
 8005012:	d007      	beq.n	8005024 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800501c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 f8c3 	bl	80051aa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00c      	beq.n	8005048 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005034:	2b00      	cmp	r3, #0
 8005036:	d007      	beq.n	8005048 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 f831 	bl	80050aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	f003 0320 	and.w	r3, r3, #32
 800504e:	2b00      	cmp	r3, #0
 8005050:	d00c      	beq.n	800506c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f003 0320 	and.w	r3, r3, #32
 8005058:	2b00      	cmp	r3, #0
 800505a:	d007      	beq.n	800506c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f06f 0220 	mvn.w	r2, #32
 8005064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f000 f896 	bl	8005198 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800506c:	bf00      	nop
 800506e:	3710      	adds	r7, #16
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800507c:	bf00      	nop
 800507e:	370c      	adds	r7, #12
 8005080:	46bd      	mov	sp, r7
 8005082:	bc80      	pop	{r7}
 8005084:	4770      	bx	lr

08005086 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005086:	b480      	push	{r7}
 8005088:	b083      	sub	sp, #12
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800508e:	bf00      	nop
 8005090:	370c      	adds	r7, #12
 8005092:	46bd      	mov	sp, r7
 8005094:	bc80      	pop	{r7}
 8005096:	4770      	bx	lr

08005098 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050a0:	bf00      	nop
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bc80      	pop	{r7}
 80050a8:	4770      	bx	lr

080050aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050aa:	b480      	push	{r7}
 80050ac:	b083      	sub	sp, #12
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050b2:	bf00      	nop
 80050b4:	370c      	adds	r7, #12
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bc80      	pop	{r7}
 80050ba:	4770      	bx	lr

080050bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80050bc:	b480      	push	{r7}
 80050be:	b085      	sub	sp, #20
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4a2f      	ldr	r2, [pc, #188]	@ (800518c <TIM_Base_SetConfig+0xd0>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d00b      	beq.n	80050ec <TIM_Base_SetConfig+0x30>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050da:	d007      	beq.n	80050ec <TIM_Base_SetConfig+0x30>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a2c      	ldr	r2, [pc, #176]	@ (8005190 <TIM_Base_SetConfig+0xd4>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d003      	beq.n	80050ec <TIM_Base_SetConfig+0x30>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	4a2b      	ldr	r2, [pc, #172]	@ (8005194 <TIM_Base_SetConfig+0xd8>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d108      	bne.n	80050fe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	68fa      	ldr	r2, [r7, #12]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a22      	ldr	r2, [pc, #136]	@ (800518c <TIM_Base_SetConfig+0xd0>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d00b      	beq.n	800511e <TIM_Base_SetConfig+0x62>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800510c:	d007      	beq.n	800511e <TIM_Base_SetConfig+0x62>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a1f      	ldr	r2, [pc, #124]	@ (8005190 <TIM_Base_SetConfig+0xd4>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d003      	beq.n	800511e <TIM_Base_SetConfig+0x62>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a1e      	ldr	r2, [pc, #120]	@ (8005194 <TIM_Base_SetConfig+0xd8>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d108      	bne.n	8005130 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005124:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	68db      	ldr	r3, [r3, #12]
 800512a:	68fa      	ldr	r2, [r7, #12]
 800512c:	4313      	orrs	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	4313      	orrs	r3, r2
 800513c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	689a      	ldr	r2, [r3, #8]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a0d      	ldr	r2, [pc, #52]	@ (800518c <TIM_Base_SetConfig+0xd0>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d103      	bne.n	8005164 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	691a      	ldr	r2, [r3, #16]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2201      	movs	r2, #1
 8005168:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	691b      	ldr	r3, [r3, #16]
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	2b00      	cmp	r3, #0
 8005174:	d005      	beq.n	8005182 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	f023 0201 	bic.w	r2, r3, #1
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	611a      	str	r2, [r3, #16]
  }
}
 8005182:	bf00      	nop
 8005184:	3714      	adds	r7, #20
 8005186:	46bd      	mov	sp, r7
 8005188:	bc80      	pop	{r7}
 800518a:	4770      	bx	lr
 800518c:	40012c00 	.word	0x40012c00
 8005190:	40000400 	.word	0x40000400
 8005194:	40000800 	.word	0x40000800

08005198 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051a0:	bf00      	nop
 80051a2:	370c      	adds	r7, #12
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bc80      	pop	{r7}
 80051a8:	4770      	bx	lr

080051aa <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051aa:	b480      	push	{r7}
 80051ac:	b083      	sub	sp, #12
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051b2:	bf00      	nop
 80051b4:	370c      	adds	r7, #12
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bc80      	pop	{r7}
 80051ba:	4770      	bx	lr

080051bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d101      	bne.n	80051ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e042      	b.n	8005254 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d106      	bne.n	80051e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f7fc fe1a 	bl	8001e1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2224      	movs	r2, #36	@ 0x24
 80051ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68da      	ldr	r2, [r3, #12]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f000 fdb7 	bl	8005d74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	691a      	ldr	r2, [r3, #16]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005214:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	695a      	ldr	r2, [r3, #20]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005224:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	68da      	ldr	r2, [r3, #12]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005234:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2220      	movs	r2, #32
 8005240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2220      	movs	r2, #32
 8005248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005252:	2300      	movs	r3, #0
}
 8005254:	4618      	mov	r0, r3
 8005256:	3708      	adds	r7, #8
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}

0800525c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b08a      	sub	sp, #40	@ 0x28
 8005260:	af02      	add	r7, sp, #8
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	603b      	str	r3, [r7, #0]
 8005268:	4613      	mov	r3, r2
 800526a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800526c:	2300      	movs	r3, #0
 800526e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005276:	b2db      	uxtb	r3, r3
 8005278:	2b20      	cmp	r3, #32
 800527a:	d175      	bne.n	8005368 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d002      	beq.n	8005288 <HAL_UART_Transmit+0x2c>
 8005282:	88fb      	ldrh	r3, [r7, #6]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d101      	bne.n	800528c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	e06e      	b.n	800536a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2200      	movs	r2, #0
 8005290:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2221      	movs	r2, #33	@ 0x21
 8005296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800529a:	f7fc ffb9 	bl	8002210 <HAL_GetTick>
 800529e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	88fa      	ldrh	r2, [r7, #6]
 80052a4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	88fa      	ldrh	r2, [r7, #6]
 80052aa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052b4:	d108      	bne.n	80052c8 <HAL_UART_Transmit+0x6c>
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d104      	bne.n	80052c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80052be:	2300      	movs	r3, #0
 80052c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	61bb      	str	r3, [r7, #24]
 80052c6:	e003      	b.n	80052d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052cc:	2300      	movs	r3, #0
 80052ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052d0:	e02e      	b.n	8005330 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	9300      	str	r3, [sp, #0]
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	2200      	movs	r2, #0
 80052da:	2180      	movs	r1, #128	@ 0x80
 80052dc:	68f8      	ldr	r0, [r7, #12]
 80052de:	f000 fb1c 	bl	800591a <UART_WaitOnFlagUntilTimeout>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d005      	beq.n	80052f4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2220      	movs	r2, #32
 80052ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80052f0:	2303      	movs	r3, #3
 80052f2:	e03a      	b.n	800536a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d10b      	bne.n	8005312 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052fa:	69bb      	ldr	r3, [r7, #24]
 80052fc:	881b      	ldrh	r3, [r3, #0]
 80052fe:	461a      	mov	r2, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005308:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	3302      	adds	r3, #2
 800530e:	61bb      	str	r3, [r7, #24]
 8005310:	e007      	b.n	8005322 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005312:	69fb      	ldr	r3, [r7, #28]
 8005314:	781a      	ldrb	r2, [r3, #0]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	3301      	adds	r3, #1
 8005320:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005326:	b29b      	uxth	r3, r3
 8005328:	3b01      	subs	r3, #1
 800532a:	b29a      	uxth	r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005334:	b29b      	uxth	r3, r3
 8005336:	2b00      	cmp	r3, #0
 8005338:	d1cb      	bne.n	80052d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	9300      	str	r3, [sp, #0]
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	2200      	movs	r2, #0
 8005342:	2140      	movs	r1, #64	@ 0x40
 8005344:	68f8      	ldr	r0, [r7, #12]
 8005346:	f000 fae8 	bl	800591a <UART_WaitOnFlagUntilTimeout>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d005      	beq.n	800535c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2220      	movs	r2, #32
 8005354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005358:	2303      	movs	r3, #3
 800535a:	e006      	b.n	800536a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2220      	movs	r2, #32
 8005360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005364:	2300      	movs	r3, #0
 8005366:	e000      	b.n	800536a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005368:	2302      	movs	r3, #2
  }
}
 800536a:	4618      	mov	r0, r3
 800536c:	3720      	adds	r7, #32
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}

08005372 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005372:	b580      	push	{r7, lr}
 8005374:	b084      	sub	sp, #16
 8005376:	af00      	add	r7, sp, #0
 8005378:	60f8      	str	r0, [r7, #12]
 800537a:	60b9      	str	r1, [r7, #8]
 800537c:	4613      	mov	r3, r2
 800537e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005386:	b2db      	uxtb	r3, r3
 8005388:	2b20      	cmp	r3, #32
 800538a:	d112      	bne.n	80053b2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d002      	beq.n	8005398 <HAL_UART_Receive_IT+0x26>
 8005392:	88fb      	ldrh	r3, [r7, #6]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d101      	bne.n	800539c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	e00b      	b.n	80053b4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2200      	movs	r2, #0
 80053a0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80053a2:	88fb      	ldrh	r3, [r7, #6]
 80053a4:	461a      	mov	r2, r3
 80053a6:	68b9      	ldr	r1, [r7, #8]
 80053a8:	68f8      	ldr	r0, [r7, #12]
 80053aa:	f000 fb0f 	bl	80059cc <UART_Start_Receive_IT>
 80053ae:	4603      	mov	r3, r0
 80053b0:	e000      	b.n	80053b4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80053b2:	2302      	movs	r3, #2
  }
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3710      	adds	r7, #16
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}

080053bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b0ba      	sub	sp, #232	@ 0xe8
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80053e2:	2300      	movs	r3, #0
 80053e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80053e8:	2300      	movs	r3, #0
 80053ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80053ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053f2:	f003 030f 	and.w	r3, r3, #15
 80053f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80053fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d10f      	bne.n	8005422 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005406:	f003 0320 	and.w	r3, r3, #32
 800540a:	2b00      	cmp	r3, #0
 800540c:	d009      	beq.n	8005422 <HAL_UART_IRQHandler+0x66>
 800540e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005412:	f003 0320 	and.w	r3, r3, #32
 8005416:	2b00      	cmp	r3, #0
 8005418:	d003      	beq.n	8005422 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 fbec 	bl	8005bf8 <UART_Receive_IT>
      return;
 8005420:	e25b      	b.n	80058da <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005422:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005426:	2b00      	cmp	r3, #0
 8005428:	f000 80de 	beq.w	80055e8 <HAL_UART_IRQHandler+0x22c>
 800542c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005430:	f003 0301 	and.w	r3, r3, #1
 8005434:	2b00      	cmp	r3, #0
 8005436:	d106      	bne.n	8005446 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005438:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800543c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005440:	2b00      	cmp	r3, #0
 8005442:	f000 80d1 	beq.w	80055e8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800544a:	f003 0301 	and.w	r3, r3, #1
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00b      	beq.n	800546a <HAL_UART_IRQHandler+0xae>
 8005452:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005456:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800545a:	2b00      	cmp	r3, #0
 800545c:	d005      	beq.n	800546a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005462:	f043 0201 	orr.w	r2, r3, #1
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800546a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800546e:	f003 0304 	and.w	r3, r3, #4
 8005472:	2b00      	cmp	r3, #0
 8005474:	d00b      	beq.n	800548e <HAL_UART_IRQHandler+0xd2>
 8005476:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800547a:	f003 0301 	and.w	r3, r3, #1
 800547e:	2b00      	cmp	r3, #0
 8005480:	d005      	beq.n	800548e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005486:	f043 0202 	orr.w	r2, r3, #2
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800548e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005492:	f003 0302 	and.w	r3, r3, #2
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00b      	beq.n	80054b2 <HAL_UART_IRQHandler+0xf6>
 800549a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800549e:	f003 0301 	and.w	r3, r3, #1
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d005      	beq.n	80054b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054aa:	f043 0204 	orr.w	r2, r3, #4
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80054b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054b6:	f003 0308 	and.w	r3, r3, #8
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d011      	beq.n	80054e2 <HAL_UART_IRQHandler+0x126>
 80054be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054c2:	f003 0320 	and.w	r3, r3, #32
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d105      	bne.n	80054d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80054ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054ce:	f003 0301 	and.w	r3, r3, #1
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d005      	beq.n	80054e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054da:	f043 0208 	orr.w	r2, r3, #8
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f000 81f2 	beq.w	80058d0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054f0:	f003 0320 	and.w	r3, r3, #32
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d008      	beq.n	800550a <HAL_UART_IRQHandler+0x14e>
 80054f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054fc:	f003 0320 	and.w	r3, r3, #32
 8005500:	2b00      	cmp	r3, #0
 8005502:	d002      	beq.n	800550a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f000 fb77 	bl	8005bf8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	695b      	ldr	r3, [r3, #20]
 8005510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005514:	2b00      	cmp	r3, #0
 8005516:	bf14      	ite	ne
 8005518:	2301      	movne	r3, #1
 800551a:	2300      	moveq	r3, #0
 800551c:	b2db      	uxtb	r3, r3
 800551e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005526:	f003 0308 	and.w	r3, r3, #8
 800552a:	2b00      	cmp	r3, #0
 800552c:	d103      	bne.n	8005536 <HAL_UART_IRQHandler+0x17a>
 800552e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005532:	2b00      	cmp	r3, #0
 8005534:	d04f      	beq.n	80055d6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 fa81 	bl	8005a3e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	695b      	ldr	r3, [r3, #20]
 8005542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005546:	2b00      	cmp	r3, #0
 8005548:	d041      	beq.n	80055ce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	3314      	adds	r3, #20
 8005550:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005554:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005558:	e853 3f00 	ldrex	r3, [r3]
 800555c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005560:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005564:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005568:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	3314      	adds	r3, #20
 8005572:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005576:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800557a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800557e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005582:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005586:	e841 2300 	strex	r3, r2, [r1]
 800558a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800558e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005592:	2b00      	cmp	r3, #0
 8005594:	d1d9      	bne.n	800554a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800559a:	2b00      	cmp	r3, #0
 800559c:	d013      	beq.n	80055c6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055a2:	4a7e      	ldr	r2, [pc, #504]	@ (800579c <HAL_UART_IRQHandler+0x3e0>)
 80055a4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055aa:	4618      	mov	r0, r3
 80055ac:	f7fd fbd0 	bl	8002d50 <HAL_DMA_Abort_IT>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d016      	beq.n	80055e4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80055c0:	4610      	mov	r0, r2
 80055c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055c4:	e00e      	b.n	80055e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f000 f993 	bl	80058f2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055cc:	e00a      	b.n	80055e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 f98f 	bl	80058f2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055d4:	e006      	b.n	80055e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 f98b 	bl	80058f2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80055e2:	e175      	b.n	80058d0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055e4:	bf00      	nop
    return;
 80055e6:	e173      	b.n	80058d0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	f040 814f 	bne.w	8005890 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80055f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055f6:	f003 0310 	and.w	r3, r3, #16
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	f000 8148 	beq.w	8005890 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005600:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005604:	f003 0310 	and.w	r3, r3, #16
 8005608:	2b00      	cmp	r3, #0
 800560a:	f000 8141 	beq.w	8005890 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800560e:	2300      	movs	r3, #0
 8005610:	60bb      	str	r3, [r7, #8]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	60bb      	str	r3, [r7, #8]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	60bb      	str	r3, [r7, #8]
 8005622:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800562e:	2b00      	cmp	r3, #0
 8005630:	f000 80b6 	beq.w	80057a0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005640:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005644:	2b00      	cmp	r3, #0
 8005646:	f000 8145 	beq.w	80058d4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800564e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005652:	429a      	cmp	r2, r3
 8005654:	f080 813e 	bcs.w	80058d4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800565e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005664:	699b      	ldr	r3, [r3, #24]
 8005666:	2b20      	cmp	r3, #32
 8005668:	f000 8088 	beq.w	800577c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	330c      	adds	r3, #12
 8005672:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005676:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800567a:	e853 3f00 	ldrex	r3, [r3]
 800567e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005682:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005686:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800568a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	330c      	adds	r3, #12
 8005694:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005698:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800569c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80056a4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80056a8:	e841 2300 	strex	r3, r2, [r1]
 80056ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80056b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d1d9      	bne.n	800566c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	3314      	adds	r3, #20
 80056be:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056c2:	e853 3f00 	ldrex	r3, [r3]
 80056c6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80056c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80056ca:	f023 0301 	bic.w	r3, r3, #1
 80056ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	3314      	adds	r3, #20
 80056d8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80056dc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80056e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80056e4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80056e8:	e841 2300 	strex	r3, r2, [r1]
 80056ec:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80056ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1e1      	bne.n	80056b8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	3314      	adds	r3, #20
 80056fa:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056fe:	e853 3f00 	ldrex	r3, [r3]
 8005702:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005704:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005706:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800570a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	3314      	adds	r3, #20
 8005714:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005718:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800571a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800571c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800571e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005720:	e841 2300 	strex	r3, r2, [r1]
 8005724:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005726:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005728:	2b00      	cmp	r3, #0
 800572a:	d1e3      	bne.n	80056f4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2220      	movs	r2, #32
 8005730:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	330c      	adds	r3, #12
 8005740:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005742:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005744:	e853 3f00 	ldrex	r3, [r3]
 8005748:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800574a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800574c:	f023 0310 	bic.w	r3, r3, #16
 8005750:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	330c      	adds	r3, #12
 800575a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800575e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005760:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005762:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005764:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005766:	e841 2300 	strex	r3, r2, [r1]
 800576a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800576c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800576e:	2b00      	cmp	r3, #0
 8005770:	d1e3      	bne.n	800573a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005776:	4618      	mov	r0, r3
 8005778:	f7fd faaf 	bl	8002cda <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2202      	movs	r2, #2
 8005780:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800578a:	b29b      	uxth	r3, r3
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	b29b      	uxth	r3, r3
 8005790:	4619      	mov	r1, r3
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 f8b6 	bl	8005904 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005798:	e09c      	b.n	80058d4 <HAL_UART_IRQHandler+0x518>
 800579a:	bf00      	nop
 800579c:	08005b03 	.word	0x08005b03
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	1ad3      	subs	r3, r2, r3
 80057ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	f000 808e 	beq.w	80058d8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80057bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	f000 8089 	beq.w	80058d8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	330c      	adds	r3, #12
 80057cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057d0:	e853 3f00 	ldrex	r3, [r3]
 80057d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80057d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	330c      	adds	r3, #12
 80057e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80057ea:	647a      	str	r2, [r7, #68]	@ 0x44
 80057ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057f2:	e841 2300 	strex	r3, r2, [r1]
 80057f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d1e3      	bne.n	80057c6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	3314      	adds	r3, #20
 8005804:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005808:	e853 3f00 	ldrex	r3, [r3]
 800580c:	623b      	str	r3, [r7, #32]
   return(result);
 800580e:	6a3b      	ldr	r3, [r7, #32]
 8005810:	f023 0301 	bic.w	r3, r3, #1
 8005814:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	3314      	adds	r3, #20
 800581e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005822:	633a      	str	r2, [r7, #48]	@ 0x30
 8005824:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005826:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005828:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800582a:	e841 2300 	strex	r3, r2, [r1]
 800582e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005832:	2b00      	cmp	r3, #0
 8005834:	d1e3      	bne.n	80057fe <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2220      	movs	r2, #32
 800583a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	330c      	adds	r3, #12
 800584a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	e853 3f00 	ldrex	r3, [r3]
 8005852:	60fb      	str	r3, [r7, #12]
   return(result);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f023 0310 	bic.w	r3, r3, #16
 800585a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	330c      	adds	r3, #12
 8005864:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005868:	61fa      	str	r2, [r7, #28]
 800586a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800586c:	69b9      	ldr	r1, [r7, #24]
 800586e:	69fa      	ldr	r2, [r7, #28]
 8005870:	e841 2300 	strex	r3, r2, [r1]
 8005874:	617b      	str	r3, [r7, #20]
   return(result);
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d1e3      	bne.n	8005844 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2202      	movs	r2, #2
 8005880:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005882:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005886:	4619      	mov	r1, r3
 8005888:	6878      	ldr	r0, [r7, #4]
 800588a:	f000 f83b 	bl	8005904 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800588e:	e023      	b.n	80058d8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005894:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005898:	2b00      	cmp	r3, #0
 800589a:	d009      	beq.n	80058b0 <HAL_UART_IRQHandler+0x4f4>
 800589c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d003      	beq.n	80058b0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 f93e 	bl	8005b2a <UART_Transmit_IT>
    return;
 80058ae:	e014      	b.n	80058da <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80058b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d00e      	beq.n	80058da <HAL_UART_IRQHandler+0x51e>
 80058bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d008      	beq.n	80058da <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f000 f97d 	bl	8005bc8 <UART_EndTransmit_IT>
    return;
 80058ce:	e004      	b.n	80058da <HAL_UART_IRQHandler+0x51e>
    return;
 80058d0:	bf00      	nop
 80058d2:	e002      	b.n	80058da <HAL_UART_IRQHandler+0x51e>
      return;
 80058d4:	bf00      	nop
 80058d6:	e000      	b.n	80058da <HAL_UART_IRQHandler+0x51e>
      return;
 80058d8:	bf00      	nop
  }
}
 80058da:	37e8      	adds	r7, #232	@ 0xe8
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}

080058e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80058e8:	bf00      	nop
 80058ea:	370c      	adds	r7, #12
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bc80      	pop	{r7}
 80058f0:	4770      	bx	lr

080058f2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058f2:	b480      	push	{r7}
 80058f4:	b083      	sub	sp, #12
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80058fa:	bf00      	nop
 80058fc:	370c      	adds	r7, #12
 80058fe:	46bd      	mov	sp, r7
 8005900:	bc80      	pop	{r7}
 8005902:	4770      	bx	lr

08005904 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	460b      	mov	r3, r1
 800590e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005910:	bf00      	nop
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	bc80      	pop	{r7}
 8005918:	4770      	bx	lr

0800591a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800591a:	b580      	push	{r7, lr}
 800591c:	b086      	sub	sp, #24
 800591e:	af00      	add	r7, sp, #0
 8005920:	60f8      	str	r0, [r7, #12]
 8005922:	60b9      	str	r1, [r7, #8]
 8005924:	603b      	str	r3, [r7, #0]
 8005926:	4613      	mov	r3, r2
 8005928:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800592a:	e03b      	b.n	80059a4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800592c:	6a3b      	ldr	r3, [r7, #32]
 800592e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005932:	d037      	beq.n	80059a4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005934:	f7fc fc6c 	bl	8002210 <HAL_GetTick>
 8005938:	4602      	mov	r2, r0
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	6a3a      	ldr	r2, [r7, #32]
 8005940:	429a      	cmp	r2, r3
 8005942:	d302      	bcc.n	800594a <UART_WaitOnFlagUntilTimeout+0x30>
 8005944:	6a3b      	ldr	r3, [r7, #32]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d101      	bne.n	800594e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800594a:	2303      	movs	r3, #3
 800594c:	e03a      	b.n	80059c4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	f003 0304 	and.w	r3, r3, #4
 8005958:	2b00      	cmp	r3, #0
 800595a:	d023      	beq.n	80059a4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	2b80      	cmp	r3, #128	@ 0x80
 8005960:	d020      	beq.n	80059a4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	2b40      	cmp	r3, #64	@ 0x40
 8005966:	d01d      	beq.n	80059a4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0308 	and.w	r3, r3, #8
 8005972:	2b08      	cmp	r3, #8
 8005974:	d116      	bne.n	80059a4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005976:	2300      	movs	r3, #0
 8005978:	617b      	str	r3, [r7, #20]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	617b      	str	r3, [r7, #20]
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	617b      	str	r3, [r7, #20]
 800598a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800598c:	68f8      	ldr	r0, [r7, #12]
 800598e:	f000 f856 	bl	8005a3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2208      	movs	r2, #8
 8005996:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2200      	movs	r2, #0
 800599c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e00f      	b.n	80059c4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	4013      	ands	r3, r2
 80059ae:	68ba      	ldr	r2, [r7, #8]
 80059b0:	429a      	cmp	r2, r3
 80059b2:	bf0c      	ite	eq
 80059b4:	2301      	moveq	r3, #1
 80059b6:	2300      	movne	r3, #0
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	461a      	mov	r2, r3
 80059bc:	79fb      	ldrb	r3, [r7, #7]
 80059be:	429a      	cmp	r2, r3
 80059c0:	d0b4      	beq.n	800592c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059c2:	2300      	movs	r3, #0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3718      	adds	r7, #24
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b085      	sub	sp, #20
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	60f8      	str	r0, [r7, #12]
 80059d4:	60b9      	str	r1, [r7, #8]
 80059d6:	4613      	mov	r3, r2
 80059d8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	68ba      	ldr	r2, [r7, #8]
 80059de:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	88fa      	ldrh	r2, [r7, #6]
 80059e4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	88fa      	ldrh	r2, [r7, #6]
 80059ea:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2222      	movs	r2, #34	@ 0x22
 80059f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d007      	beq.n	8005a12 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	68da      	ldr	r2, [r3, #12]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a10:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	695a      	ldr	r2, [r3, #20]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f042 0201 	orr.w	r2, r2, #1
 8005a20:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68da      	ldr	r2, [r3, #12]
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f042 0220 	orr.w	r2, r2, #32
 8005a30:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a32:	2300      	movs	r3, #0
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3714      	adds	r7, #20
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bc80      	pop	{r7}
 8005a3c:	4770      	bx	lr

08005a3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a3e:	b480      	push	{r7}
 8005a40:	b095      	sub	sp, #84	@ 0x54
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	330c      	adds	r3, #12
 8005a4c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a50:	e853 3f00 	ldrex	r3, [r3]
 8005a54:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	330c      	adds	r3, #12
 8005a64:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a66:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a6a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a6c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a6e:	e841 2300 	strex	r3, r2, [r1]
 8005a72:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d1e5      	bne.n	8005a46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	3314      	adds	r3, #20
 8005a80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a82:	6a3b      	ldr	r3, [r7, #32]
 8005a84:	e853 3f00 	ldrex	r3, [r3]
 8005a88:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	f023 0301 	bic.w	r3, r3, #1
 8005a90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	3314      	adds	r3, #20
 8005a98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005aa0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005aa2:	e841 2300 	strex	r3, r2, [r1]
 8005aa6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d1e5      	bne.n	8005a7a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	d119      	bne.n	8005aea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	330c      	adds	r3, #12
 8005abc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	e853 3f00 	ldrex	r3, [r3]
 8005ac4:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	f023 0310 	bic.w	r3, r3, #16
 8005acc:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	330c      	adds	r3, #12
 8005ad4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ad6:	61ba      	str	r2, [r7, #24]
 8005ad8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ada:	6979      	ldr	r1, [r7, #20]
 8005adc:	69ba      	ldr	r2, [r7, #24]
 8005ade:	e841 2300 	strex	r3, r2, [r1]
 8005ae2:	613b      	str	r3, [r7, #16]
   return(result);
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d1e5      	bne.n	8005ab6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2220      	movs	r2, #32
 8005aee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2200      	movs	r2, #0
 8005af6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005af8:	bf00      	nop
 8005afa:	3754      	adds	r7, #84	@ 0x54
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bc80      	pop	{r7}
 8005b00:	4770      	bx	lr

08005b02 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b02:	b580      	push	{r7, lr}
 8005b04:	b084      	sub	sp, #16
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2200      	movs	r2, #0
 8005b14:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b1c:	68f8      	ldr	r0, [r7, #12]
 8005b1e:	f7ff fee8 	bl	80058f2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b22:	bf00      	nop
 8005b24:	3710      	adds	r7, #16
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}

08005b2a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b2a:	b480      	push	{r7}
 8005b2c:	b085      	sub	sp, #20
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	2b21      	cmp	r3, #33	@ 0x21
 8005b3c:	d13e      	bne.n	8005bbc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b46:	d114      	bne.n	8005b72 <UART_Transmit_IT+0x48>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	691b      	ldr	r3, [r3, #16]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d110      	bne.n	8005b72 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6a1b      	ldr	r3, [r3, #32]
 8005b54:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	881b      	ldrh	r3, [r3, #0]
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b64:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a1b      	ldr	r3, [r3, #32]
 8005b6a:	1c9a      	adds	r2, r3, #2
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	621a      	str	r2, [r3, #32]
 8005b70:	e008      	b.n	8005b84 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6a1b      	ldr	r3, [r3, #32]
 8005b76:	1c59      	adds	r1, r3, #1
 8005b78:	687a      	ldr	r2, [r7, #4]
 8005b7a:	6211      	str	r1, [r2, #32]
 8005b7c:	781a      	ldrb	r2, [r3, #0]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b88:	b29b      	uxth	r3, r3
 8005b8a:	3b01      	subs	r3, #1
 8005b8c:	b29b      	uxth	r3, r3
 8005b8e:	687a      	ldr	r2, [r7, #4]
 8005b90:	4619      	mov	r1, r3
 8005b92:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d10f      	bne.n	8005bb8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68da      	ldr	r2, [r3, #12]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005ba6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	68da      	ldr	r2, [r3, #12]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bb6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	e000      	b.n	8005bbe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005bbc:	2302      	movs	r3, #2
  }
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3714      	adds	r7, #20
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bc80      	pop	{r7}
 8005bc6:	4770      	bx	lr

08005bc8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b082      	sub	sp, #8
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68da      	ldr	r2, [r3, #12]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bde:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2220      	movs	r2, #32
 8005be4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f7ff fe79 	bl	80058e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3708      	adds	r7, #8
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b08c      	sub	sp, #48	@ 0x30
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	2b22      	cmp	r3, #34	@ 0x22
 8005c0a:	f040 80ae 	bne.w	8005d6a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c16:	d117      	bne.n	8005c48 <UART_Receive_IT+0x50>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	691b      	ldr	r3, [r3, #16]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d113      	bne.n	8005c48 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005c20:	2300      	movs	r3, #0
 8005c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c28:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c36:	b29a      	uxth	r2, r3
 8005c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c3a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c40:	1c9a      	adds	r2, r3, #2
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c46:	e026      	b.n	8005c96 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c5a:	d007      	beq.n	8005c6c <UART_Receive_IT+0x74>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d10a      	bne.n	8005c7a <UART_Receive_IT+0x82>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d106      	bne.n	8005c7a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	b2da      	uxtb	r2, r3
 8005c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c76:	701a      	strb	r2, [r3, #0]
 8005c78:	e008      	b.n	8005c8c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c86:	b2da      	uxtb	r2, r3
 8005c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c8a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c90:	1c5a      	adds	r2, r3, #1
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c9a:	b29b      	uxth	r3, r3
 8005c9c:	3b01      	subs	r3, #1
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	687a      	ldr	r2, [r7, #4]
 8005ca2:	4619      	mov	r1, r3
 8005ca4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d15d      	bne.n	8005d66 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68da      	ldr	r2, [r3, #12]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f022 0220 	bic.w	r2, r2, #32
 8005cb8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68da      	ldr	r2, [r3, #12]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005cc8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	695a      	ldr	r2, [r3, #20]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f022 0201 	bic.w	r2, r2, #1
 8005cd8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2220      	movs	r2, #32
 8005cde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d135      	bne.n	8005d5c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	330c      	adds	r3, #12
 8005cfc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	e853 3f00 	ldrex	r3, [r3]
 8005d04:	613b      	str	r3, [r7, #16]
   return(result);
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	f023 0310 	bic.w	r3, r3, #16
 8005d0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	330c      	adds	r3, #12
 8005d14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d16:	623a      	str	r2, [r7, #32]
 8005d18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1a:	69f9      	ldr	r1, [r7, #28]
 8005d1c:	6a3a      	ldr	r2, [r7, #32]
 8005d1e:	e841 2300 	strex	r3, r2, [r1]
 8005d22:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1e5      	bne.n	8005cf6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0310 	and.w	r3, r3, #16
 8005d34:	2b10      	cmp	r3, #16
 8005d36:	d10a      	bne.n	8005d4e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d38:	2300      	movs	r3, #0
 8005d3a:	60fb      	str	r3, [r7, #12]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	60fb      	str	r3, [r7, #12]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	60fb      	str	r3, [r7, #12]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d52:	4619      	mov	r1, r3
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f7ff fdd5 	bl	8005904 <HAL_UARTEx_RxEventCallback>
 8005d5a:	e002      	b.n	8005d62 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f7fb fcc7 	bl	80016f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d62:	2300      	movs	r3, #0
 8005d64:	e002      	b.n	8005d6c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005d66:	2300      	movs	r3, #0
 8005d68:	e000      	b.n	8005d6c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005d6a:	2302      	movs	r3, #2
  }
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3730      	adds	r7, #48	@ 0x30
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}

08005d74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	68da      	ldr	r2, [r3, #12]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	430a      	orrs	r2, r1
 8005d90:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	689a      	ldr	r2, [r3, #8]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	431a      	orrs	r2, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	695b      	ldr	r3, [r3, #20]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005dae:	f023 030c 	bic.w	r3, r3, #12
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	6812      	ldr	r2, [r2, #0]
 8005db6:	68b9      	ldr	r1, [r7, #8]
 8005db8:	430b      	orrs	r3, r1
 8005dba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	695b      	ldr	r3, [r3, #20]
 8005dc2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	699a      	ldr	r2, [r3, #24]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	430a      	orrs	r2, r1
 8005dd0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a2c      	ldr	r2, [pc, #176]	@ (8005e88 <UART_SetConfig+0x114>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d103      	bne.n	8005de4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005ddc:	f7fe fde2 	bl	80049a4 <HAL_RCC_GetPCLK2Freq>
 8005de0:	60f8      	str	r0, [r7, #12]
 8005de2:	e002      	b.n	8005dea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005de4:	f7fe fdca 	bl	800497c <HAL_RCC_GetPCLK1Freq>
 8005de8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	4613      	mov	r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	4413      	add	r3, r2
 8005df2:	009a      	lsls	r2, r3, #2
 8005df4:	441a      	add	r2, r3
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e00:	4a22      	ldr	r2, [pc, #136]	@ (8005e8c <UART_SetConfig+0x118>)
 8005e02:	fba2 2303 	umull	r2, r3, r2, r3
 8005e06:	095b      	lsrs	r3, r3, #5
 8005e08:	0119      	lsls	r1, r3, #4
 8005e0a:	68fa      	ldr	r2, [r7, #12]
 8005e0c:	4613      	mov	r3, r2
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	4413      	add	r3, r2
 8005e12:	009a      	lsls	r2, r3, #2
 8005e14:	441a      	add	r2, r3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e20:	4b1a      	ldr	r3, [pc, #104]	@ (8005e8c <UART_SetConfig+0x118>)
 8005e22:	fba3 0302 	umull	r0, r3, r3, r2
 8005e26:	095b      	lsrs	r3, r3, #5
 8005e28:	2064      	movs	r0, #100	@ 0x64
 8005e2a:	fb00 f303 	mul.w	r3, r0, r3
 8005e2e:	1ad3      	subs	r3, r2, r3
 8005e30:	011b      	lsls	r3, r3, #4
 8005e32:	3332      	adds	r3, #50	@ 0x32
 8005e34:	4a15      	ldr	r2, [pc, #84]	@ (8005e8c <UART_SetConfig+0x118>)
 8005e36:	fba2 2303 	umull	r2, r3, r2, r3
 8005e3a:	095b      	lsrs	r3, r3, #5
 8005e3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e40:	4419      	add	r1, r3
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	4613      	mov	r3, r2
 8005e46:	009b      	lsls	r3, r3, #2
 8005e48:	4413      	add	r3, r2
 8005e4a:	009a      	lsls	r2, r3, #2
 8005e4c:	441a      	add	r2, r3
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e58:	4b0c      	ldr	r3, [pc, #48]	@ (8005e8c <UART_SetConfig+0x118>)
 8005e5a:	fba3 0302 	umull	r0, r3, r3, r2
 8005e5e:	095b      	lsrs	r3, r3, #5
 8005e60:	2064      	movs	r0, #100	@ 0x64
 8005e62:	fb00 f303 	mul.w	r3, r0, r3
 8005e66:	1ad3      	subs	r3, r2, r3
 8005e68:	011b      	lsls	r3, r3, #4
 8005e6a:	3332      	adds	r3, #50	@ 0x32
 8005e6c:	4a07      	ldr	r2, [pc, #28]	@ (8005e8c <UART_SetConfig+0x118>)
 8005e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e72:	095b      	lsrs	r3, r3, #5
 8005e74:	f003 020f 	and.w	r2, r3, #15
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	440a      	add	r2, r1
 8005e7e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005e80:	bf00      	nop
 8005e82:	3710      	adds	r7, #16
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	40013800 	.word	0x40013800
 8005e8c:	51eb851f 	.word	0x51eb851f

08005e90 <__NVIC_SetPriority>:
{
 8005e90:	b480      	push	{r7}
 8005e92:	b083      	sub	sp, #12
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	4603      	mov	r3, r0
 8005e98:	6039      	str	r1, [r7, #0]
 8005e9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	db0a      	blt.n	8005eba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	b2da      	uxtb	r2, r3
 8005ea8:	490c      	ldr	r1, [pc, #48]	@ (8005edc <__NVIC_SetPriority+0x4c>)
 8005eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eae:	0112      	lsls	r2, r2, #4
 8005eb0:	b2d2      	uxtb	r2, r2
 8005eb2:	440b      	add	r3, r1
 8005eb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005eb8:	e00a      	b.n	8005ed0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	b2da      	uxtb	r2, r3
 8005ebe:	4908      	ldr	r1, [pc, #32]	@ (8005ee0 <__NVIC_SetPriority+0x50>)
 8005ec0:	79fb      	ldrb	r3, [r7, #7]
 8005ec2:	f003 030f 	and.w	r3, r3, #15
 8005ec6:	3b04      	subs	r3, #4
 8005ec8:	0112      	lsls	r2, r2, #4
 8005eca:	b2d2      	uxtb	r2, r2
 8005ecc:	440b      	add	r3, r1
 8005ece:	761a      	strb	r2, [r3, #24]
}
 8005ed0:	bf00      	nop
 8005ed2:	370c      	adds	r7, #12
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bc80      	pop	{r7}
 8005ed8:	4770      	bx	lr
 8005eda:	bf00      	nop
 8005edc:	e000e100 	.word	0xe000e100
 8005ee0:	e000ed00 	.word	0xe000ed00

08005ee4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005ee8:	4b05      	ldr	r3, [pc, #20]	@ (8005f00 <SysTick_Handler+0x1c>)
 8005eea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005eec:	f002 fbb6 	bl	800865c <xTaskGetSchedulerState>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d001      	beq.n	8005efa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005ef6:	f003 fa57 	bl	80093a8 <xPortSysTickHandler>
  }
}
 8005efa:	bf00      	nop
 8005efc:	bd80      	pop	{r7, pc}
 8005efe:	bf00      	nop
 8005f00:	e000e010 	.word	0xe000e010

08005f04 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005f04:	b580      	push	{r7, lr}
 8005f06:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005f08:	2100      	movs	r1, #0
 8005f0a:	f06f 0004 	mvn.w	r0, #4
 8005f0e:	f7ff ffbf 	bl	8005e90 <__NVIC_SetPriority>
#endif
}
 8005f12:	bf00      	nop
 8005f14:	bd80      	pop	{r7, pc}
	...

08005f18 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f1e:	f3ef 8305 	mrs	r3, IPSR
 8005f22:	603b      	str	r3, [r7, #0]
  return(result);
 8005f24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d003      	beq.n	8005f32 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005f2a:	f06f 0305 	mvn.w	r3, #5
 8005f2e:	607b      	str	r3, [r7, #4]
 8005f30:	e00c      	b.n	8005f4c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005f32:	4b09      	ldr	r3, [pc, #36]	@ (8005f58 <osKernelInitialize+0x40>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d105      	bne.n	8005f46 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005f3a:	4b07      	ldr	r3, [pc, #28]	@ (8005f58 <osKernelInitialize+0x40>)
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005f40:	2300      	movs	r3, #0
 8005f42:	607b      	str	r3, [r7, #4]
 8005f44:	e002      	b.n	8005f4c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005f46:	f04f 33ff 	mov.w	r3, #4294967295
 8005f4a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005f4c:	687b      	ldr	r3, [r7, #4]
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	370c      	adds	r7, #12
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bc80      	pop	{r7}
 8005f56:	4770      	bx	lr
 8005f58:	200003d0 	.word	0x200003d0

08005f5c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b082      	sub	sp, #8
 8005f60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f62:	f3ef 8305 	mrs	r3, IPSR
 8005f66:	603b      	str	r3, [r7, #0]
  return(result);
 8005f68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d003      	beq.n	8005f76 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005f6e:	f06f 0305 	mvn.w	r3, #5
 8005f72:	607b      	str	r3, [r7, #4]
 8005f74:	e010      	b.n	8005f98 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005f76:	4b0b      	ldr	r3, [pc, #44]	@ (8005fa4 <osKernelStart+0x48>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d109      	bne.n	8005f92 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005f7e:	f7ff ffc1 	bl	8005f04 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005f82:	4b08      	ldr	r3, [pc, #32]	@ (8005fa4 <osKernelStart+0x48>)
 8005f84:	2202      	movs	r2, #2
 8005f86:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005f88:	f001 fefa 	bl	8007d80 <vTaskStartScheduler>
      stat = osOK;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	607b      	str	r3, [r7, #4]
 8005f90:	e002      	b.n	8005f98 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005f92:	f04f 33ff 	mov.w	r3, #4294967295
 8005f96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005f98:	687b      	ldr	r3, [r7, #4]
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3708      	adds	r7, #8
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	200003d0 	.word	0x200003d0

08005fa8 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005fae:	f3ef 8305 	mrs	r3, IPSR
 8005fb2:	603b      	str	r3, [r7, #0]
  return(result);
 8005fb4:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d003      	beq.n	8005fc2 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8005fba:	f002 f803 	bl	8007fc4 <xTaskGetTickCountFromISR>
 8005fbe:	6078      	str	r0, [r7, #4]
 8005fc0:	e002      	b.n	8005fc8 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8005fc2:	f001 fff1 	bl	8007fa8 <xTaskGetTickCount>
 8005fc6:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8005fc8:	687b      	ldr	r3, [r7, #4]
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3708      	adds	r7, #8
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}

08005fd2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005fd2:	b580      	push	{r7, lr}
 8005fd4:	b08e      	sub	sp, #56	@ 0x38
 8005fd6:	af04      	add	r7, sp, #16
 8005fd8:	60f8      	str	r0, [r7, #12]
 8005fda:	60b9      	str	r1, [r7, #8]
 8005fdc:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005fe2:	f3ef 8305 	mrs	r3, IPSR
 8005fe6:	617b      	str	r3, [r7, #20]
  return(result);
 8005fe8:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d17e      	bne.n	80060ec <osThreadNew+0x11a>
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d07b      	beq.n	80060ec <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005ff4:	2380      	movs	r3, #128	@ 0x80
 8005ff6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005ff8:	2318      	movs	r3, #24
 8005ffa:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006000:	f04f 33ff 	mov.w	r3, #4294967295
 8006004:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d045      	beq.n	8006098 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d002      	beq.n	800601a <osThreadNew+0x48>
        name = attr->name;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d002      	beq.n	8006028 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	699b      	ldr	r3, [r3, #24]
 8006026:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d008      	beq.n	8006040 <osThreadNew+0x6e>
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	2b38      	cmp	r3, #56	@ 0x38
 8006032:	d805      	bhi.n	8006040 <osThreadNew+0x6e>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	f003 0301 	and.w	r3, r3, #1
 800603c:	2b00      	cmp	r3, #0
 800603e:	d001      	beq.n	8006044 <osThreadNew+0x72>
        return (NULL);
 8006040:	2300      	movs	r3, #0
 8006042:	e054      	b.n	80060ee <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	695b      	ldr	r3, [r3, #20]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d003      	beq.n	8006054 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	695b      	ldr	r3, [r3, #20]
 8006050:	089b      	lsrs	r3, r3, #2
 8006052:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d00e      	beq.n	800607a <osThreadNew+0xa8>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	68db      	ldr	r3, [r3, #12]
 8006060:	2b5b      	cmp	r3, #91	@ 0x5b
 8006062:	d90a      	bls.n	800607a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006068:	2b00      	cmp	r3, #0
 800606a:	d006      	beq.n	800607a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	695b      	ldr	r3, [r3, #20]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d002      	beq.n	800607a <osThreadNew+0xa8>
        mem = 1;
 8006074:	2301      	movs	r3, #1
 8006076:	61bb      	str	r3, [r7, #24]
 8006078:	e010      	b.n	800609c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	689b      	ldr	r3, [r3, #8]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d10c      	bne.n	800609c <osThreadNew+0xca>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d108      	bne.n	800609c <osThreadNew+0xca>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d104      	bne.n	800609c <osThreadNew+0xca>
          mem = 0;
 8006092:	2300      	movs	r3, #0
 8006094:	61bb      	str	r3, [r7, #24]
 8006096:	e001      	b.n	800609c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006098:	2300      	movs	r3, #0
 800609a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800609c:	69bb      	ldr	r3, [r7, #24]
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d110      	bne.n	80060c4 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80060aa:	9202      	str	r2, [sp, #8]
 80060ac:	9301      	str	r3, [sp, #4]
 80060ae:	69fb      	ldr	r3, [r7, #28]
 80060b0:	9300      	str	r3, [sp, #0]
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	6a3a      	ldr	r2, [r7, #32]
 80060b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80060b8:	68f8      	ldr	r0, [r7, #12]
 80060ba:	f001 fc3b 	bl	8007934 <xTaskCreateStatic>
 80060be:	4603      	mov	r3, r0
 80060c0:	613b      	str	r3, [r7, #16]
 80060c2:	e013      	b.n	80060ec <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80060c4:	69bb      	ldr	r3, [r7, #24]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d110      	bne.n	80060ec <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80060ca:	6a3b      	ldr	r3, [r7, #32]
 80060cc:	b29a      	uxth	r2, r3
 80060ce:	f107 0310 	add.w	r3, r7, #16
 80060d2:	9301      	str	r3, [sp, #4]
 80060d4:	69fb      	ldr	r3, [r7, #28]
 80060d6:	9300      	str	r3, [sp, #0]
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80060dc:	68f8      	ldr	r0, [r7, #12]
 80060de:	f001 fc89 	bl	80079f4 <xTaskCreate>
 80060e2:	4603      	mov	r3, r0
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d001      	beq.n	80060ec <osThreadNew+0x11a>
            hTask = NULL;
 80060e8:	2300      	movs	r3, #0
 80060ea:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80060ec:	693b      	ldr	r3, [r7, #16]
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3728      	adds	r7, #40	@ 0x28
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}

080060f6 <osDelayUntil>:
  }

  return (stat);
}

osStatus_t osDelayUntil (uint32_t ticks) {
 80060f6:	b580      	push	{r7, lr}
 80060f8:	b086      	sub	sp, #24
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060fe:	f3ef 8305 	mrs	r3, IPSR
 8006102:	60fb      	str	r3, [r7, #12]
  return(result);
 8006104:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8006106:	2b00      	cmp	r3, #0
 8006108:	d003      	beq.n	8006112 <osDelayUntil+0x1c>
    stat = osErrorISR;
 800610a:	f06f 0305 	mvn.w	r3, #5
 800610e:	617b      	str	r3, [r7, #20]
 8006110:	e019      	b.n	8006146 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8006112:	2300      	movs	r3, #0
 8006114:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8006116:	f001 ff47 	bl	8007fa8 <xTaskGetTickCount>
 800611a:	4603      	mov	r3, r0
 800611c:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	687a      	ldr	r2, [r7, #4]
 8006122:	1ad3      	subs	r3, r2, r3
 8006124:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d009      	beq.n	8006140 <osDelayUntil+0x4a>
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	2b00      	cmp	r3, #0
 8006130:	db06      	blt.n	8006140 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8006132:	f107 0308 	add.w	r3, r7, #8
 8006136:	6939      	ldr	r1, [r7, #16]
 8006138:	4618      	mov	r0, r3
 800613a:	f001 fda1 	bl	8007c80 <vTaskDelayUntil>
 800613e:	e002      	b.n	8006146 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8006140:	f06f 0303 	mvn.w	r3, #3
 8006144:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006146:	697b      	ldr	r3, [r7, #20]
}
 8006148:	4618      	mov	r0, r3
 800614a:	3718      	adds	r7, #24
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8006150:	b580      	push	{r7, lr}
 8006152:	b088      	sub	sp, #32
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006158:	2300      	movs	r3, #0
 800615a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800615c:	f3ef 8305 	mrs	r3, IPSR
 8006160:	60bb      	str	r3, [r7, #8]
  return(result);
 8006162:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8006164:	2b00      	cmp	r3, #0
 8006166:	d174      	bne.n	8006252 <osMutexNew+0x102>
    if (attr != NULL) {
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d003      	beq.n	8006176 <osMutexNew+0x26>
      type = attr->attr_bits;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	61bb      	str	r3, [r7, #24]
 8006174:	e001      	b.n	800617a <osMutexNew+0x2a>
    } else {
      type = 0U;
 8006176:	2300      	movs	r3, #0
 8006178:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800617a:	69bb      	ldr	r3, [r7, #24]
 800617c:	f003 0301 	and.w	r3, r3, #1
 8006180:	2b00      	cmp	r3, #0
 8006182:	d002      	beq.n	800618a <osMutexNew+0x3a>
      rmtx = 1U;
 8006184:	2301      	movs	r3, #1
 8006186:	617b      	str	r3, [r7, #20]
 8006188:	e001      	b.n	800618e <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800618a:	2300      	movs	r3, #0
 800618c:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	f003 0308 	and.w	r3, r3, #8
 8006194:	2b00      	cmp	r3, #0
 8006196:	d15c      	bne.n	8006252 <osMutexNew+0x102>
      mem = -1;
 8006198:	f04f 33ff 	mov.w	r3, #4294967295
 800619c:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d015      	beq.n	80061d0 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d006      	beq.n	80061ba <osMutexNew+0x6a>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	2b4f      	cmp	r3, #79	@ 0x4f
 80061b2:	d902      	bls.n	80061ba <osMutexNew+0x6a>
          mem = 1;
 80061b4:	2301      	movs	r3, #1
 80061b6:	613b      	str	r3, [r7, #16]
 80061b8:	e00c      	b.n	80061d4 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d108      	bne.n	80061d4 <osMutexNew+0x84>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d104      	bne.n	80061d4 <osMutexNew+0x84>
            mem = 0;
 80061ca:	2300      	movs	r3, #0
 80061cc:	613b      	str	r3, [r7, #16]
 80061ce:	e001      	b.n	80061d4 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80061d0:	2300      	movs	r3, #0
 80061d2:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d112      	bne.n	8006200 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d007      	beq.n	80061f0 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	4619      	mov	r1, r3
 80061e6:	2004      	movs	r0, #4
 80061e8:	f000 fc39 	bl	8006a5e <xQueueCreateMutexStatic>
 80061ec:	61f8      	str	r0, [r7, #28]
 80061ee:	e016      	b.n	800621e <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	4619      	mov	r1, r3
 80061f6:	2001      	movs	r0, #1
 80061f8:	f000 fc31 	bl	8006a5e <xQueueCreateMutexStatic>
 80061fc:	61f8      	str	r0, [r7, #28]
 80061fe:	e00e      	b.n	800621e <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d10b      	bne.n	800621e <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d004      	beq.n	8006216 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800620c:	2004      	movs	r0, #4
 800620e:	f000 fc0e 	bl	8006a2e <xQueueCreateMutex>
 8006212:	61f8      	str	r0, [r7, #28]
 8006214:	e003      	b.n	800621e <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8006216:	2001      	movs	r0, #1
 8006218:	f000 fc09 	bl	8006a2e <xQueueCreateMutex>
 800621c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d00c      	beq.n	800623e <osMutexNew+0xee>
        if (attr != NULL) {
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d003      	beq.n	8006232 <osMutexNew+0xe2>
          name = attr->name;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	60fb      	str	r3, [r7, #12]
 8006230:	e001      	b.n	8006236 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8006232:	2300      	movs	r3, #0
 8006234:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8006236:	68f9      	ldr	r1, [r7, #12]
 8006238:	69f8      	ldr	r0, [r7, #28]
 800623a:	f001 faf5 	bl	8007828 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d006      	beq.n	8006252 <osMutexNew+0x102>
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d003      	beq.n	8006252 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	f043 0301 	orr.w	r3, r3, #1
 8006250:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8006252:	69fb      	ldr	r3, [r7, #28]
}
 8006254:	4618      	mov	r0, r3
 8006256:	3720      	adds	r7, #32
 8006258:	46bd      	mov	sp, r7
 800625a:	bd80      	pop	{r7, pc}

0800625c <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800625c:	b580      	push	{r7, lr}
 800625e:	b086      	sub	sp, #24
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
 8006264:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f023 0301 	bic.w	r3, r3, #1
 800626c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f003 0301 	and.w	r3, r3, #1
 8006274:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006276:	2300      	movs	r3, #0
 8006278:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800627a:	f3ef 8305 	mrs	r3, IPSR
 800627e:	60bb      	str	r3, [r7, #8]
  return(result);
 8006280:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006282:	2b00      	cmp	r3, #0
 8006284:	d003      	beq.n	800628e <osMutexAcquire+0x32>
    stat = osErrorISR;
 8006286:	f06f 0305 	mvn.w	r3, #5
 800628a:	617b      	str	r3, [r7, #20]
 800628c:	e02c      	b.n	80062e8 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d103      	bne.n	800629c <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8006294:	f06f 0303 	mvn.w	r3, #3
 8006298:	617b      	str	r3, [r7, #20]
 800629a:	e025      	b.n	80062e8 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d011      	beq.n	80062c6 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80062a2:	6839      	ldr	r1, [r7, #0]
 80062a4:	6938      	ldr	r0, [r7, #16]
 80062a6:	f000 fc2a 	bl	8006afe <xQueueTakeMutexRecursive>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d01b      	beq.n	80062e8 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d003      	beq.n	80062be <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 80062b6:	f06f 0301 	mvn.w	r3, #1
 80062ba:	617b      	str	r3, [r7, #20]
 80062bc:	e014      	b.n	80062e8 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80062be:	f06f 0302 	mvn.w	r3, #2
 80062c2:	617b      	str	r3, [r7, #20]
 80062c4:	e010      	b.n	80062e8 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80062c6:	6839      	ldr	r1, [r7, #0]
 80062c8:	6938      	ldr	r0, [r7, #16]
 80062ca:	f000 ffcf 	bl	800726c <xQueueSemaphoreTake>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d009      	beq.n	80062e8 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d003      	beq.n	80062e2 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 80062da:	f06f 0301 	mvn.w	r3, #1
 80062de:	617b      	str	r3, [r7, #20]
 80062e0:	e002      	b.n	80062e8 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80062e2:	f06f 0302 	mvn.w	r3, #2
 80062e6:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80062e8:	697b      	ldr	r3, [r7, #20]
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3718      	adds	r7, #24
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80062f2:	b580      	push	{r7, lr}
 80062f4:	b086      	sub	sp, #24
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f023 0301 	bic.w	r3, r3, #1
 8006300:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f003 0301 	and.w	r3, r3, #1
 8006308:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800630a:	2300      	movs	r3, #0
 800630c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800630e:	f3ef 8305 	mrs	r3, IPSR
 8006312:	60bb      	str	r3, [r7, #8]
  return(result);
 8006314:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006316:	2b00      	cmp	r3, #0
 8006318:	d003      	beq.n	8006322 <osMutexRelease+0x30>
    stat = osErrorISR;
 800631a:	f06f 0305 	mvn.w	r3, #5
 800631e:	617b      	str	r3, [r7, #20]
 8006320:	e01f      	b.n	8006362 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d103      	bne.n	8006330 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8006328:	f06f 0303 	mvn.w	r3, #3
 800632c:	617b      	str	r3, [r7, #20]
 800632e:	e018      	b.n	8006362 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d009      	beq.n	800634a <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8006336:	6938      	ldr	r0, [r7, #16]
 8006338:	f000 fbac 	bl	8006a94 <xQueueGiveMutexRecursive>
 800633c:	4603      	mov	r3, r0
 800633e:	2b01      	cmp	r3, #1
 8006340:	d00f      	beq.n	8006362 <osMutexRelease+0x70>
        stat = osErrorResource;
 8006342:	f06f 0302 	mvn.w	r3, #2
 8006346:	617b      	str	r3, [r7, #20]
 8006348:	e00b      	b.n	8006362 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800634a:	2300      	movs	r3, #0
 800634c:	2200      	movs	r2, #0
 800634e:	2100      	movs	r1, #0
 8006350:	6938      	ldr	r0, [r7, #16]
 8006352:	f000 fc79 	bl	8006c48 <xQueueGenericSend>
 8006356:	4603      	mov	r3, r0
 8006358:	2b01      	cmp	r3, #1
 800635a:	d002      	beq.n	8006362 <osMutexRelease+0x70>
        stat = osErrorResource;
 800635c:	f06f 0302 	mvn.w	r3, #2
 8006360:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006362:	697b      	ldr	r3, [r7, #20]
}
 8006364:	4618      	mov	r0, r3
 8006366:	3718      	adds	r7, #24
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800636c:	b580      	push	{r7, lr}
 800636e:	b08a      	sub	sp, #40	@ 0x28
 8006370:	af02      	add	r7, sp, #8
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8006378:	2300      	movs	r3, #0
 800637a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800637c:	f3ef 8305 	mrs	r3, IPSR
 8006380:	613b      	str	r3, [r7, #16]
  return(result);
 8006382:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006384:	2b00      	cmp	r3, #0
 8006386:	d175      	bne.n	8006474 <osSemaphoreNew+0x108>
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d072      	beq.n	8006474 <osSemaphoreNew+0x108>
 800638e:	68ba      	ldr	r2, [r7, #8]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	429a      	cmp	r2, r3
 8006394:	d86e      	bhi.n	8006474 <osSemaphoreNew+0x108>
    mem = -1;
 8006396:	f04f 33ff 	mov.w	r3, #4294967295
 800639a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d015      	beq.n	80063ce <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d006      	beq.n	80063b8 <osSemaphoreNew+0x4c>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	2b4f      	cmp	r3, #79	@ 0x4f
 80063b0:	d902      	bls.n	80063b8 <osSemaphoreNew+0x4c>
        mem = 1;
 80063b2:	2301      	movs	r3, #1
 80063b4:	61bb      	str	r3, [r7, #24]
 80063b6:	e00c      	b.n	80063d2 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d108      	bne.n	80063d2 <osSemaphoreNew+0x66>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d104      	bne.n	80063d2 <osSemaphoreNew+0x66>
          mem = 0;
 80063c8:	2300      	movs	r3, #0
 80063ca:	61bb      	str	r3, [r7, #24]
 80063cc:	e001      	b.n	80063d2 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80063ce:	2300      	movs	r3, #0
 80063d0:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063d8:	d04c      	beq.n	8006474 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d128      	bne.n	8006432 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80063e0:	69bb      	ldr	r3, [r7, #24]
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d10a      	bne.n	80063fc <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	689b      	ldr	r3, [r3, #8]
 80063ea:	2203      	movs	r2, #3
 80063ec:	9200      	str	r2, [sp, #0]
 80063ee:	2200      	movs	r2, #0
 80063f0:	2100      	movs	r1, #0
 80063f2:	2001      	movs	r0, #1
 80063f4:	f000 fa26 	bl	8006844 <xQueueGenericCreateStatic>
 80063f8:	61f8      	str	r0, [r7, #28]
 80063fa:	e005      	b.n	8006408 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80063fc:	2203      	movs	r2, #3
 80063fe:	2100      	movs	r1, #0
 8006400:	2001      	movs	r0, #1
 8006402:	f000 fa9c 	bl	800693e <xQueueGenericCreate>
 8006406:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006408:	69fb      	ldr	r3, [r7, #28]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d022      	beq.n	8006454 <osSemaphoreNew+0xe8>
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d01f      	beq.n	8006454 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006414:	2300      	movs	r3, #0
 8006416:	2200      	movs	r2, #0
 8006418:	2100      	movs	r1, #0
 800641a:	69f8      	ldr	r0, [r7, #28]
 800641c:	f000 fc14 	bl	8006c48 <xQueueGenericSend>
 8006420:	4603      	mov	r3, r0
 8006422:	2b01      	cmp	r3, #1
 8006424:	d016      	beq.n	8006454 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8006426:	69f8      	ldr	r0, [r7, #28]
 8006428:	f001 f8b2 	bl	8007590 <vQueueDelete>
            hSemaphore = NULL;
 800642c:	2300      	movs	r3, #0
 800642e:	61fb      	str	r3, [r7, #28]
 8006430:	e010      	b.n	8006454 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8006432:	69bb      	ldr	r3, [r7, #24]
 8006434:	2b01      	cmp	r3, #1
 8006436:	d108      	bne.n	800644a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	461a      	mov	r2, r3
 800643e:	68b9      	ldr	r1, [r7, #8]
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f000 fb93 	bl	8006b6c <xQueueCreateCountingSemaphoreStatic>
 8006446:	61f8      	str	r0, [r7, #28]
 8006448:	e004      	b.n	8006454 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800644a:	68b9      	ldr	r1, [r7, #8]
 800644c:	68f8      	ldr	r0, [r7, #12]
 800644e:	f000 fbc6 	bl	8006bde <xQueueCreateCountingSemaphore>
 8006452:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d00c      	beq.n	8006474 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d003      	beq.n	8006468 <osSemaphoreNew+0xfc>
          name = attr->name;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	617b      	str	r3, [r7, #20]
 8006466:	e001      	b.n	800646c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8006468:	2300      	movs	r3, #0
 800646a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800646c:	6979      	ldr	r1, [r7, #20]
 800646e:	69f8      	ldr	r0, [r7, #28]
 8006470:	f001 f9da 	bl	8007828 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8006474:	69fb      	ldr	r3, [r7, #28]
}
 8006476:	4618      	mov	r0, r3
 8006478:	3720      	adds	r7, #32
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
	...

08006480 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8006480:	b580      	push	{r7, lr}
 8006482:	b086      	sub	sp, #24
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800648e:	2300      	movs	r3, #0
 8006490:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d103      	bne.n	80064a0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8006498:	f06f 0303 	mvn.w	r3, #3
 800649c:	617b      	str	r3, [r7, #20]
 800649e:	e039      	b.n	8006514 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064a0:	f3ef 8305 	mrs	r3, IPSR
 80064a4:	60fb      	str	r3, [r7, #12]
  return(result);
 80064a6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d022      	beq.n	80064f2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d003      	beq.n	80064ba <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80064b2:	f06f 0303 	mvn.w	r3, #3
 80064b6:	617b      	str	r3, [r7, #20]
 80064b8:	e02c      	b.n	8006514 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80064ba:	2300      	movs	r3, #0
 80064bc:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80064be:	f107 0308 	add.w	r3, r7, #8
 80064c2:	461a      	mov	r2, r3
 80064c4:	2100      	movs	r1, #0
 80064c6:	6938      	ldr	r0, [r7, #16]
 80064c8:	f000 ffe0 	bl	800748c <xQueueReceiveFromISR>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d003      	beq.n	80064da <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80064d2:	f06f 0302 	mvn.w	r3, #2
 80064d6:	617b      	str	r3, [r7, #20]
 80064d8:	e01c      	b.n	8006514 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d019      	beq.n	8006514 <osSemaphoreAcquire+0x94>
 80064e0:	4b0f      	ldr	r3, [pc, #60]	@ (8006520 <osSemaphoreAcquire+0xa0>)
 80064e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064e6:	601a      	str	r2, [r3, #0]
 80064e8:	f3bf 8f4f 	dsb	sy
 80064ec:	f3bf 8f6f 	isb	sy
 80064f0:	e010      	b.n	8006514 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80064f2:	6839      	ldr	r1, [r7, #0]
 80064f4:	6938      	ldr	r0, [r7, #16]
 80064f6:	f000 feb9 	bl	800726c <xQueueSemaphoreTake>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b01      	cmp	r3, #1
 80064fe:	d009      	beq.n	8006514 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d003      	beq.n	800650e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8006506:	f06f 0301 	mvn.w	r3, #1
 800650a:	617b      	str	r3, [r7, #20]
 800650c:	e002      	b.n	8006514 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800650e:	f06f 0302 	mvn.w	r3, #2
 8006512:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006514:	697b      	ldr	r3, [r7, #20]
}
 8006516:	4618      	mov	r0, r3
 8006518:	3718      	adds	r7, #24
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	e000ed04 	.word	0xe000ed04

08006524 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8006524:	b580      	push	{r7, lr}
 8006526:	b086      	sub	sp, #24
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006530:	2300      	movs	r3, #0
 8006532:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d103      	bne.n	8006542 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800653a:	f06f 0303 	mvn.w	r3, #3
 800653e:	617b      	str	r3, [r7, #20]
 8006540:	e02c      	b.n	800659c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006542:	f3ef 8305 	mrs	r3, IPSR
 8006546:	60fb      	str	r3, [r7, #12]
  return(result);
 8006548:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800654a:	2b00      	cmp	r3, #0
 800654c:	d01a      	beq.n	8006584 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800654e:	2300      	movs	r3, #0
 8006550:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006552:	f107 0308 	add.w	r3, r7, #8
 8006556:	4619      	mov	r1, r3
 8006558:	6938      	ldr	r0, [r7, #16]
 800655a:	f000 fd15 	bl	8006f88 <xQueueGiveFromISR>
 800655e:	4603      	mov	r3, r0
 8006560:	2b01      	cmp	r3, #1
 8006562:	d003      	beq.n	800656c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8006564:	f06f 0302 	mvn.w	r3, #2
 8006568:	617b      	str	r3, [r7, #20]
 800656a:	e017      	b.n	800659c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d014      	beq.n	800659c <osSemaphoreRelease+0x78>
 8006572:	4b0d      	ldr	r3, [pc, #52]	@ (80065a8 <osSemaphoreRelease+0x84>)
 8006574:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006578:	601a      	str	r2, [r3, #0]
 800657a:	f3bf 8f4f 	dsb	sy
 800657e:	f3bf 8f6f 	isb	sy
 8006582:	e00b      	b.n	800659c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006584:	2300      	movs	r3, #0
 8006586:	2200      	movs	r2, #0
 8006588:	2100      	movs	r1, #0
 800658a:	6938      	ldr	r0, [r7, #16]
 800658c:	f000 fb5c 	bl	8006c48 <xQueueGenericSend>
 8006590:	4603      	mov	r3, r0
 8006592:	2b01      	cmp	r3, #1
 8006594:	d002      	beq.n	800659c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8006596:	f06f 0302 	mvn.w	r3, #2
 800659a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800659c:	697b      	ldr	r3, [r7, #20]
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3718      	adds	r7, #24
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop
 80065a8:	e000ed04 	.word	0xe000ed04

080065ac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80065ac:	b480      	push	{r7}
 80065ae:	b085      	sub	sp, #20
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	60b9      	str	r1, [r7, #8]
 80065b6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	4a06      	ldr	r2, [pc, #24]	@ (80065d4 <vApplicationGetIdleTaskMemory+0x28>)
 80065bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	4a05      	ldr	r2, [pc, #20]	@ (80065d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80065c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2280      	movs	r2, #128	@ 0x80
 80065c8:	601a      	str	r2, [r3, #0]
}
 80065ca:	bf00      	nop
 80065cc:	3714      	adds	r7, #20
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bc80      	pop	{r7}
 80065d2:	4770      	bx	lr
 80065d4:	200003d4 	.word	0x200003d4
 80065d8:	20000430 	.word	0x20000430

080065dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80065dc:	b480      	push	{r7}
 80065de:	b085      	sub	sp, #20
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60f8      	str	r0, [r7, #12]
 80065e4:	60b9      	str	r1, [r7, #8]
 80065e6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	4a07      	ldr	r2, [pc, #28]	@ (8006608 <vApplicationGetTimerTaskMemory+0x2c>)
 80065ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	4a06      	ldr	r2, [pc, #24]	@ (800660c <vApplicationGetTimerTaskMemory+0x30>)
 80065f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80065fa:	601a      	str	r2, [r3, #0]
}
 80065fc:	bf00      	nop
 80065fe:	3714      	adds	r7, #20
 8006600:	46bd      	mov	sp, r7
 8006602:	bc80      	pop	{r7}
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	20000630 	.word	0x20000630
 800660c:	2000068c 	.word	0x2000068c

08006610 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006610:	b480      	push	{r7}
 8006612:	b083      	sub	sp, #12
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f103 0208 	add.w	r2, r3, #8
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f04f 32ff 	mov.w	r2, #4294967295
 8006628:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f103 0208 	add.w	r2, r3, #8
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f103 0208 	add.w	r2, r3, #8
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2200      	movs	r2, #0
 8006642:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006644:	bf00      	nop
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	bc80      	pop	{r7}
 800664c:	4770      	bx	lr

0800664e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800664e:	b480      	push	{r7}
 8006650:	b083      	sub	sp, #12
 8006652:	af00      	add	r7, sp, #0
 8006654:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	bc80      	pop	{r7}
 8006664:	4770      	bx	lr

08006666 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006666:	b480      	push	{r7}
 8006668:	b085      	sub	sp, #20
 800666a:	af00      	add	r7, sp, #0
 800666c:	6078      	str	r0, [r7, #4]
 800666e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	68fa      	ldr	r2, [r7, #12]
 800667a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	689a      	ldr	r2, [r3, #8]
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	683a      	ldr	r2, [r7, #0]
 800668a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	683a      	ldr	r2, [r7, #0]
 8006690:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	687a      	ldr	r2, [r7, #4]
 8006696:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	1c5a      	adds	r2, r3, #1
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	601a      	str	r2, [r3, #0]
}
 80066a2:	bf00      	nop
 80066a4:	3714      	adds	r7, #20
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bc80      	pop	{r7}
 80066aa:	4770      	bx	lr

080066ac <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80066ac:	b480      	push	{r7}
 80066ae:	b085      	sub	sp, #20
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c2:	d103      	bne.n	80066cc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	691b      	ldr	r3, [r3, #16]
 80066c8:	60fb      	str	r3, [r7, #12]
 80066ca:	e00c      	b.n	80066e6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	3308      	adds	r3, #8
 80066d0:	60fb      	str	r3, [r7, #12]
 80066d2:	e002      	b.n	80066da <vListInsert+0x2e>
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	60fb      	str	r3, [r7, #12]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	68ba      	ldr	r2, [r7, #8]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d2f6      	bcs.n	80066d4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	685a      	ldr	r2, [r3, #4]
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	683a      	ldr	r2, [r7, #0]
 80066f4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	683a      	ldr	r2, [r7, #0]
 8006700:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	687a      	ldr	r2, [r7, #4]
 8006706:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	1c5a      	adds	r2, r3, #1
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	601a      	str	r2, [r3, #0]
}
 8006712:	bf00      	nop
 8006714:	3714      	adds	r7, #20
 8006716:	46bd      	mov	sp, r7
 8006718:	bc80      	pop	{r7}
 800671a:	4770      	bx	lr

0800671c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800671c:	b480      	push	{r7}
 800671e:	b085      	sub	sp, #20
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	691b      	ldr	r3, [r3, #16]
 8006728:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	687a      	ldr	r2, [r7, #4]
 8006730:	6892      	ldr	r2, [r2, #8]
 8006732:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	6852      	ldr	r2, [r2, #4]
 800673c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	687a      	ldr	r2, [r7, #4]
 8006744:	429a      	cmp	r2, r3
 8006746:	d103      	bne.n	8006750 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	689a      	ldr	r2, [r3, #8]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	1e5a      	subs	r2, r3, #1
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
}
 8006764:	4618      	mov	r0, r3
 8006766:	3714      	adds	r7, #20
 8006768:	46bd      	mov	sp, r7
 800676a:	bc80      	pop	{r7}
 800676c:	4770      	bx	lr
	...

08006770 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b084      	sub	sp, #16
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d10b      	bne.n	800679c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006788:	f383 8811 	msr	BASEPRI, r3
 800678c:	f3bf 8f6f 	isb	sy
 8006790:	f3bf 8f4f 	dsb	sy
 8006794:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006796:	bf00      	nop
 8006798:	bf00      	nop
 800679a:	e7fd      	b.n	8006798 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800679c:	f002 fd86 	bl	80092ac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067a8:	68f9      	ldr	r1, [r7, #12]
 80067aa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80067ac:	fb01 f303 	mul.w	r3, r1, r3
 80067b0:	441a      	add	r2, r3
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2200      	movs	r2, #0
 80067ba:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681a      	ldr	r2, [r3, #0]
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067cc:	3b01      	subs	r3, #1
 80067ce:	68f9      	ldr	r1, [r7, #12]
 80067d0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80067d2:	fb01 f303 	mul.w	r3, r1, r3
 80067d6:	441a      	add	r2, r3
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	22ff      	movs	r2, #255	@ 0xff
 80067e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	22ff      	movs	r2, #255	@ 0xff
 80067e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d114      	bne.n	800681c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	691b      	ldr	r3, [r3, #16]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d01a      	beq.n	8006830 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	3310      	adds	r3, #16
 80067fe:	4618      	mov	r0, r3
 8006800:	f001 fd5c 	bl	80082bc <xTaskRemoveFromEventList>
 8006804:	4603      	mov	r3, r0
 8006806:	2b00      	cmp	r3, #0
 8006808:	d012      	beq.n	8006830 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800680a:	4b0d      	ldr	r3, [pc, #52]	@ (8006840 <xQueueGenericReset+0xd0>)
 800680c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006810:	601a      	str	r2, [r3, #0]
 8006812:	f3bf 8f4f 	dsb	sy
 8006816:	f3bf 8f6f 	isb	sy
 800681a:	e009      	b.n	8006830 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	3310      	adds	r3, #16
 8006820:	4618      	mov	r0, r3
 8006822:	f7ff fef5 	bl	8006610 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	3324      	adds	r3, #36	@ 0x24
 800682a:	4618      	mov	r0, r3
 800682c:	f7ff fef0 	bl	8006610 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006830:	f002 fd6c 	bl	800930c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006834:	2301      	movs	r3, #1
}
 8006836:	4618      	mov	r0, r3
 8006838:	3710      	adds	r7, #16
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
 800683e:	bf00      	nop
 8006840:	e000ed04 	.word	0xe000ed04

08006844 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006844:	b580      	push	{r7, lr}
 8006846:	b08e      	sub	sp, #56	@ 0x38
 8006848:	af02      	add	r7, sp, #8
 800684a:	60f8      	str	r0, [r7, #12]
 800684c:	60b9      	str	r1, [r7, #8]
 800684e:	607a      	str	r2, [r7, #4]
 8006850:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d10b      	bne.n	8006870 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800685c:	f383 8811 	msr	BASEPRI, r3
 8006860:	f3bf 8f6f 	isb	sy
 8006864:	f3bf 8f4f 	dsb	sy
 8006868:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800686a:	bf00      	nop
 800686c:	bf00      	nop
 800686e:	e7fd      	b.n	800686c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d10b      	bne.n	800688e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800687a:	f383 8811 	msr	BASEPRI, r3
 800687e:	f3bf 8f6f 	isb	sy
 8006882:	f3bf 8f4f 	dsb	sy
 8006886:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006888:	bf00      	nop
 800688a:	bf00      	nop
 800688c:	e7fd      	b.n	800688a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d002      	beq.n	800689a <xQueueGenericCreateStatic+0x56>
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d001      	beq.n	800689e <xQueueGenericCreateStatic+0x5a>
 800689a:	2301      	movs	r3, #1
 800689c:	e000      	b.n	80068a0 <xQueueGenericCreateStatic+0x5c>
 800689e:	2300      	movs	r3, #0
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d10b      	bne.n	80068bc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80068a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a8:	f383 8811 	msr	BASEPRI, r3
 80068ac:	f3bf 8f6f 	isb	sy
 80068b0:	f3bf 8f4f 	dsb	sy
 80068b4:	623b      	str	r3, [r7, #32]
}
 80068b6:	bf00      	nop
 80068b8:	bf00      	nop
 80068ba:	e7fd      	b.n	80068b8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d102      	bne.n	80068c8 <xQueueGenericCreateStatic+0x84>
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d101      	bne.n	80068cc <xQueueGenericCreateStatic+0x88>
 80068c8:	2301      	movs	r3, #1
 80068ca:	e000      	b.n	80068ce <xQueueGenericCreateStatic+0x8a>
 80068cc:	2300      	movs	r3, #0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d10b      	bne.n	80068ea <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80068d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d6:	f383 8811 	msr	BASEPRI, r3
 80068da:	f3bf 8f6f 	isb	sy
 80068de:	f3bf 8f4f 	dsb	sy
 80068e2:	61fb      	str	r3, [r7, #28]
}
 80068e4:	bf00      	nop
 80068e6:	bf00      	nop
 80068e8:	e7fd      	b.n	80068e6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80068ea:	2350      	movs	r3, #80	@ 0x50
 80068ec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	2b50      	cmp	r3, #80	@ 0x50
 80068f2:	d00b      	beq.n	800690c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80068f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068f8:	f383 8811 	msr	BASEPRI, r3
 80068fc:	f3bf 8f6f 	isb	sy
 8006900:	f3bf 8f4f 	dsb	sy
 8006904:	61bb      	str	r3, [r7, #24]
}
 8006906:	bf00      	nop
 8006908:	bf00      	nop
 800690a:	e7fd      	b.n	8006908 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800690c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006914:	2b00      	cmp	r3, #0
 8006916:	d00d      	beq.n	8006934 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800691a:	2201      	movs	r2, #1
 800691c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006920:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006926:	9300      	str	r3, [sp, #0]
 8006928:	4613      	mov	r3, r2
 800692a:	687a      	ldr	r2, [r7, #4]
 800692c:	68b9      	ldr	r1, [r7, #8]
 800692e:	68f8      	ldr	r0, [r7, #12]
 8006930:	f000 f840 	bl	80069b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006936:	4618      	mov	r0, r3
 8006938:	3730      	adds	r7, #48	@ 0x30
 800693a:	46bd      	mov	sp, r7
 800693c:	bd80      	pop	{r7, pc}

0800693e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800693e:	b580      	push	{r7, lr}
 8006940:	b08a      	sub	sp, #40	@ 0x28
 8006942:	af02      	add	r7, sp, #8
 8006944:	60f8      	str	r0, [r7, #12]
 8006946:	60b9      	str	r1, [r7, #8]
 8006948:	4613      	mov	r3, r2
 800694a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d10b      	bne.n	800696a <xQueueGenericCreate+0x2c>
	__asm volatile
 8006952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006956:	f383 8811 	msr	BASEPRI, r3
 800695a:	f3bf 8f6f 	isb	sy
 800695e:	f3bf 8f4f 	dsb	sy
 8006962:	613b      	str	r3, [r7, #16]
}
 8006964:	bf00      	nop
 8006966:	bf00      	nop
 8006968:	e7fd      	b.n	8006966 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	68ba      	ldr	r2, [r7, #8]
 800696e:	fb02 f303 	mul.w	r3, r2, r3
 8006972:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006974:	69fb      	ldr	r3, [r7, #28]
 8006976:	3350      	adds	r3, #80	@ 0x50
 8006978:	4618      	mov	r0, r3
 800697a:	f002 fd99 	bl	80094b0 <pvPortMalloc>
 800697e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d011      	beq.n	80069aa <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	3350      	adds	r3, #80	@ 0x50
 800698e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006990:	69bb      	ldr	r3, [r7, #24]
 8006992:	2200      	movs	r2, #0
 8006994:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006998:	79fa      	ldrb	r2, [r7, #7]
 800699a:	69bb      	ldr	r3, [r7, #24]
 800699c:	9300      	str	r3, [sp, #0]
 800699e:	4613      	mov	r3, r2
 80069a0:	697a      	ldr	r2, [r7, #20]
 80069a2:	68b9      	ldr	r1, [r7, #8]
 80069a4:	68f8      	ldr	r0, [r7, #12]
 80069a6:	f000 f805 	bl	80069b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80069aa:	69bb      	ldr	r3, [r7, #24]
	}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3720      	adds	r7, #32
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}

080069b4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b084      	sub	sp, #16
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	60f8      	str	r0, [r7, #12]
 80069bc:	60b9      	str	r1, [r7, #8]
 80069be:	607a      	str	r2, [r7, #4]
 80069c0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d103      	bne.n	80069d0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80069c8:	69bb      	ldr	r3, [r7, #24]
 80069ca:	69ba      	ldr	r2, [r7, #24]
 80069cc:	601a      	str	r2, [r3, #0]
 80069ce:	e002      	b.n	80069d6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80069d0:	69bb      	ldr	r3, [r7, #24]
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80069d6:	69bb      	ldr	r3, [r7, #24]
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80069dc:	69bb      	ldr	r3, [r7, #24]
 80069de:	68ba      	ldr	r2, [r7, #8]
 80069e0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80069e2:	2101      	movs	r1, #1
 80069e4:	69b8      	ldr	r0, [r7, #24]
 80069e6:	f7ff fec3 	bl	8006770 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80069ea:	69bb      	ldr	r3, [r7, #24]
 80069ec:	78fa      	ldrb	r2, [r7, #3]
 80069ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80069f2:	bf00      	nop
 80069f4:	3710      	adds	r7, #16
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bd80      	pop	{r7, pc}

080069fa <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80069fa:	b580      	push	{r7, lr}
 80069fc:	b082      	sub	sp, #8
 80069fe:	af00      	add	r7, sp, #0
 8006a00:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d00e      	beq.n	8006a26 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	2100      	movs	r1, #0
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 f911 	bl	8006c48 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006a26:	bf00      	nop
 8006a28:	3708      	adds	r7, #8
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}

08006a2e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006a2e:	b580      	push	{r7, lr}
 8006a30:	b086      	sub	sp, #24
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	4603      	mov	r3, r0
 8006a36:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	617b      	str	r3, [r7, #20]
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006a40:	79fb      	ldrb	r3, [r7, #7]
 8006a42:	461a      	mov	r2, r3
 8006a44:	6939      	ldr	r1, [r7, #16]
 8006a46:	6978      	ldr	r0, [r7, #20]
 8006a48:	f7ff ff79 	bl	800693e <xQueueGenericCreate>
 8006a4c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006a4e:	68f8      	ldr	r0, [r7, #12]
 8006a50:	f7ff ffd3 	bl	80069fa <prvInitialiseMutex>

		return xNewQueue;
 8006a54:	68fb      	ldr	r3, [r7, #12]
	}
 8006a56:	4618      	mov	r0, r3
 8006a58:	3718      	adds	r7, #24
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}

08006a5e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8006a5e:	b580      	push	{r7, lr}
 8006a60:	b088      	sub	sp, #32
 8006a62:	af02      	add	r7, sp, #8
 8006a64:	4603      	mov	r3, r0
 8006a66:	6039      	str	r1, [r7, #0]
 8006a68:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	617b      	str	r3, [r7, #20]
 8006a6e:	2300      	movs	r3, #0
 8006a70:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006a72:	79fb      	ldrb	r3, [r7, #7]
 8006a74:	9300      	str	r3, [sp, #0]
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	6939      	ldr	r1, [r7, #16]
 8006a7c:	6978      	ldr	r0, [r7, #20]
 8006a7e:	f7ff fee1 	bl	8006844 <xQueueGenericCreateStatic>
 8006a82:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006a84:	68f8      	ldr	r0, [r7, #12]
 8006a86:	f7ff ffb8 	bl	80069fa <prvInitialiseMutex>

		return xNewQueue;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
	}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3718      	adds	r7, #24
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8006a94:	b590      	push	{r4, r7, lr}
 8006a96:	b087      	sub	sp, #28
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d10b      	bne.n	8006abe <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8006aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aaa:	f383 8811 	msr	BASEPRI, r3
 8006aae:	f3bf 8f6f 	isb	sy
 8006ab2:	f3bf 8f4f 	dsb	sy
 8006ab6:	60fb      	str	r3, [r7, #12]
}
 8006ab8:	bf00      	nop
 8006aba:	bf00      	nop
 8006abc:	e7fd      	b.n	8006aba <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	689c      	ldr	r4, [r3, #8]
 8006ac2:	f001 fdbd 	bl	8008640 <xTaskGetCurrentTaskHandle>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	429c      	cmp	r4, r3
 8006aca:	d111      	bne.n	8006af0 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	1e5a      	subs	r2, r3, #1
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d105      	bne.n	8006aea <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8006ade:	2300      	movs	r3, #0
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	2100      	movs	r1, #0
 8006ae4:	6938      	ldr	r0, [r7, #16]
 8006ae6:	f000 f8af 	bl	8006c48 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8006aea:	2301      	movs	r3, #1
 8006aec:	617b      	str	r3, [r7, #20]
 8006aee:	e001      	b.n	8006af4 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8006af0:	2300      	movs	r3, #0
 8006af2:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006af4:	697b      	ldr	r3, [r7, #20]
	}
 8006af6:	4618      	mov	r0, r3
 8006af8:	371c      	adds	r7, #28
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd90      	pop	{r4, r7, pc}

08006afe <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006afe:	b590      	push	{r4, r7, lr}
 8006b00:	b087      	sub	sp, #28
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]
 8006b06:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d10b      	bne.n	8006b2a <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8006b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b16:	f383 8811 	msr	BASEPRI, r3
 8006b1a:	f3bf 8f6f 	isb	sy
 8006b1e:	f3bf 8f4f 	dsb	sy
 8006b22:	60fb      	str	r3, [r7, #12]
}
 8006b24:	bf00      	nop
 8006b26:	bf00      	nop
 8006b28:	e7fd      	b.n	8006b26 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	689c      	ldr	r4, [r3, #8]
 8006b2e:	f001 fd87 	bl	8008640 <xTaskGetCurrentTaskHandle>
 8006b32:	4603      	mov	r3, r0
 8006b34:	429c      	cmp	r4, r3
 8006b36:	d107      	bne.n	8006b48 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	68db      	ldr	r3, [r3, #12]
 8006b3c:	1c5a      	adds	r2, r3, #1
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8006b42:	2301      	movs	r3, #1
 8006b44:	617b      	str	r3, [r7, #20]
 8006b46:	e00c      	b.n	8006b62 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006b48:	6839      	ldr	r1, [r7, #0]
 8006b4a:	6938      	ldr	r0, [r7, #16]
 8006b4c:	f000 fb8e 	bl	800726c <xQueueSemaphoreTake>
 8006b50:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d004      	beq.n	8006b62 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	68db      	ldr	r3, [r3, #12]
 8006b5c:	1c5a      	adds	r2, r3, #1
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8006b62:	697b      	ldr	r3, [r7, #20]
	}
 8006b64:	4618      	mov	r0, r3
 8006b66:	371c      	adds	r7, #28
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd90      	pop	{r4, r7, pc}

08006b6c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b08a      	sub	sp, #40	@ 0x28
 8006b70:	af02      	add	r7, sp, #8
 8006b72:	60f8      	str	r0, [r7, #12]
 8006b74:	60b9      	str	r1, [r7, #8]
 8006b76:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d10b      	bne.n	8006b96 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8006b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b82:	f383 8811 	msr	BASEPRI, r3
 8006b86:	f3bf 8f6f 	isb	sy
 8006b8a:	f3bf 8f4f 	dsb	sy
 8006b8e:	61bb      	str	r3, [r7, #24]
}
 8006b90:	bf00      	nop
 8006b92:	bf00      	nop
 8006b94:	e7fd      	b.n	8006b92 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006b96:	68ba      	ldr	r2, [r7, #8]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d90b      	bls.n	8006bb6 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8006b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ba2:	f383 8811 	msr	BASEPRI, r3
 8006ba6:	f3bf 8f6f 	isb	sy
 8006baa:	f3bf 8f4f 	dsb	sy
 8006bae:	617b      	str	r3, [r7, #20]
}
 8006bb0:	bf00      	nop
 8006bb2:	bf00      	nop
 8006bb4:	e7fd      	b.n	8006bb2 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006bb6:	2302      	movs	r3, #2
 8006bb8:	9300      	str	r3, [sp, #0]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	2100      	movs	r1, #0
 8006bc0:	68f8      	ldr	r0, [r7, #12]
 8006bc2:	f7ff fe3f 	bl	8006844 <xQueueGenericCreateStatic>
 8006bc6:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8006bc8:	69fb      	ldr	r3, [r7, #28]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d002      	beq.n	8006bd4 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006bce:	69fb      	ldr	r3, [r7, #28]
 8006bd0:	68ba      	ldr	r2, [r7, #8]
 8006bd2:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006bd4:	69fb      	ldr	r3, [r7, #28]
	}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3720      	adds	r7, #32
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}

08006bde <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8006bde:	b580      	push	{r7, lr}
 8006be0:	b086      	sub	sp, #24
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	6078      	str	r0, [r7, #4]
 8006be6:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d10b      	bne.n	8006c06 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8006bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bf2:	f383 8811 	msr	BASEPRI, r3
 8006bf6:	f3bf 8f6f 	isb	sy
 8006bfa:	f3bf 8f4f 	dsb	sy
 8006bfe:	613b      	str	r3, [r7, #16]
}
 8006c00:	bf00      	nop
 8006c02:	bf00      	nop
 8006c04:	e7fd      	b.n	8006c02 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006c06:	683a      	ldr	r2, [r7, #0]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d90b      	bls.n	8006c26 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8006c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c12:	f383 8811 	msr	BASEPRI, r3
 8006c16:	f3bf 8f6f 	isb	sy
 8006c1a:	f3bf 8f4f 	dsb	sy
 8006c1e:	60fb      	str	r3, [r7, #12]
}
 8006c20:	bf00      	nop
 8006c22:	bf00      	nop
 8006c24:	e7fd      	b.n	8006c22 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006c26:	2202      	movs	r2, #2
 8006c28:	2100      	movs	r1, #0
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f7ff fe87 	bl	800693e <xQueueGenericCreate>
 8006c30:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d002      	beq.n	8006c3e <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	683a      	ldr	r2, [r7, #0]
 8006c3c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006c3e:	697b      	ldr	r3, [r7, #20]
	}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3718      	adds	r7, #24
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b08e      	sub	sp, #56	@ 0x38
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	60f8      	str	r0, [r7, #12]
 8006c50:	60b9      	str	r1, [r7, #8]
 8006c52:	607a      	str	r2, [r7, #4]
 8006c54:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006c56:	2300      	movs	r3, #0
 8006c58:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d10b      	bne.n	8006c7c <xQueueGenericSend+0x34>
	__asm volatile
 8006c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c68:	f383 8811 	msr	BASEPRI, r3
 8006c6c:	f3bf 8f6f 	isb	sy
 8006c70:	f3bf 8f4f 	dsb	sy
 8006c74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006c76:	bf00      	nop
 8006c78:	bf00      	nop
 8006c7a:	e7fd      	b.n	8006c78 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d103      	bne.n	8006c8a <xQueueGenericSend+0x42>
 8006c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d101      	bne.n	8006c8e <xQueueGenericSend+0x46>
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	e000      	b.n	8006c90 <xQueueGenericSend+0x48>
 8006c8e:	2300      	movs	r3, #0
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d10b      	bne.n	8006cac <xQueueGenericSend+0x64>
	__asm volatile
 8006c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c98:	f383 8811 	msr	BASEPRI, r3
 8006c9c:	f3bf 8f6f 	isb	sy
 8006ca0:	f3bf 8f4f 	dsb	sy
 8006ca4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006ca6:	bf00      	nop
 8006ca8:	bf00      	nop
 8006caa:	e7fd      	b.n	8006ca8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	2b02      	cmp	r3, #2
 8006cb0:	d103      	bne.n	8006cba <xQueueGenericSend+0x72>
 8006cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	d101      	bne.n	8006cbe <xQueueGenericSend+0x76>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e000      	b.n	8006cc0 <xQueueGenericSend+0x78>
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d10b      	bne.n	8006cdc <xQueueGenericSend+0x94>
	__asm volatile
 8006cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc8:	f383 8811 	msr	BASEPRI, r3
 8006ccc:	f3bf 8f6f 	isb	sy
 8006cd0:	f3bf 8f4f 	dsb	sy
 8006cd4:	623b      	str	r3, [r7, #32]
}
 8006cd6:	bf00      	nop
 8006cd8:	bf00      	nop
 8006cda:	e7fd      	b.n	8006cd8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006cdc:	f001 fcbe 	bl	800865c <xTaskGetSchedulerState>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d102      	bne.n	8006cec <xQueueGenericSend+0xa4>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d101      	bne.n	8006cf0 <xQueueGenericSend+0xa8>
 8006cec:	2301      	movs	r3, #1
 8006cee:	e000      	b.n	8006cf2 <xQueueGenericSend+0xaa>
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d10b      	bne.n	8006d0e <xQueueGenericSend+0xc6>
	__asm volatile
 8006cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cfa:	f383 8811 	msr	BASEPRI, r3
 8006cfe:	f3bf 8f6f 	isb	sy
 8006d02:	f3bf 8f4f 	dsb	sy
 8006d06:	61fb      	str	r3, [r7, #28]
}
 8006d08:	bf00      	nop
 8006d0a:	bf00      	nop
 8006d0c:	e7fd      	b.n	8006d0a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006d0e:	f002 facd 	bl	80092ac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d302      	bcc.n	8006d24 <xQueueGenericSend+0xdc>
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	2b02      	cmp	r3, #2
 8006d22:	d129      	bne.n	8006d78 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d24:	683a      	ldr	r2, [r7, #0]
 8006d26:	68b9      	ldr	r1, [r7, #8]
 8006d28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006d2a:	f000 fc6c 	bl	8007606 <prvCopyDataToQueue>
 8006d2e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d010      	beq.n	8006d5a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d3a:	3324      	adds	r3, #36	@ 0x24
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f001 fabd 	bl	80082bc <xTaskRemoveFromEventList>
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d013      	beq.n	8006d70 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006d48:	4b3f      	ldr	r3, [pc, #252]	@ (8006e48 <xQueueGenericSend+0x200>)
 8006d4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d4e:	601a      	str	r2, [r3, #0]
 8006d50:	f3bf 8f4f 	dsb	sy
 8006d54:	f3bf 8f6f 	isb	sy
 8006d58:	e00a      	b.n	8006d70 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d007      	beq.n	8006d70 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006d60:	4b39      	ldr	r3, [pc, #228]	@ (8006e48 <xQueueGenericSend+0x200>)
 8006d62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d66:	601a      	str	r2, [r3, #0]
 8006d68:	f3bf 8f4f 	dsb	sy
 8006d6c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006d70:	f002 facc 	bl	800930c <vPortExitCritical>
				return pdPASS;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e063      	b.n	8006e40 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d103      	bne.n	8006d86 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006d7e:	f002 fac5 	bl	800930c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006d82:	2300      	movs	r3, #0
 8006d84:	e05c      	b.n	8006e40 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006d86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d106      	bne.n	8006d9a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d8c:	f107 0314 	add.w	r3, r7, #20
 8006d90:	4618      	mov	r0, r3
 8006d92:	f001 faf7 	bl	8008384 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006d96:	2301      	movs	r3, #1
 8006d98:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006d9a:	f002 fab7 	bl	800930c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006d9e:	f001 f857 	bl	8007e50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006da2:	f002 fa83 	bl	80092ac <vPortEnterCritical>
 8006da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006dac:	b25b      	sxtb	r3, r3
 8006dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006db2:	d103      	bne.n	8006dbc <xQueueGenericSend+0x174>
 8006db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db6:	2200      	movs	r2, #0
 8006db8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dbe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006dc2:	b25b      	sxtb	r3, r3
 8006dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dc8:	d103      	bne.n	8006dd2 <xQueueGenericSend+0x18a>
 8006dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006dd2:	f002 fa9b 	bl	800930c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006dd6:	1d3a      	adds	r2, r7, #4
 8006dd8:	f107 0314 	add.w	r3, r7, #20
 8006ddc:	4611      	mov	r1, r2
 8006dde:	4618      	mov	r0, r3
 8006de0:	f001 fae6 	bl	80083b0 <xTaskCheckForTimeOut>
 8006de4:	4603      	mov	r3, r0
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d124      	bne.n	8006e34 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006dea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006dec:	f000 fd03 	bl	80077f6 <prvIsQueueFull>
 8006df0:	4603      	mov	r3, r0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d018      	beq.n	8006e28 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df8:	3310      	adds	r3, #16
 8006dfa:	687a      	ldr	r2, [r7, #4]
 8006dfc:	4611      	mov	r1, r2
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f001 fa0a 	bl	8008218 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006e04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006e06:	f000 fc8e 	bl	8007726 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006e0a:	f001 f82f 	bl	8007e6c <xTaskResumeAll>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	f47f af7c 	bne.w	8006d0e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006e16:	4b0c      	ldr	r3, [pc, #48]	@ (8006e48 <xQueueGenericSend+0x200>)
 8006e18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e1c:	601a      	str	r2, [r3, #0]
 8006e1e:	f3bf 8f4f 	dsb	sy
 8006e22:	f3bf 8f6f 	isb	sy
 8006e26:	e772      	b.n	8006d0e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006e28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006e2a:	f000 fc7c 	bl	8007726 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006e2e:	f001 f81d 	bl	8007e6c <xTaskResumeAll>
 8006e32:	e76c      	b.n	8006d0e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006e34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006e36:	f000 fc76 	bl	8007726 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006e3a:	f001 f817 	bl	8007e6c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006e3e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3738      	adds	r7, #56	@ 0x38
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}
 8006e48:	e000ed04 	.word	0xe000ed04

08006e4c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b090      	sub	sp, #64	@ 0x40
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	607a      	str	r2, [r7, #4]
 8006e58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d10b      	bne.n	8006e7c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e68:	f383 8811 	msr	BASEPRI, r3
 8006e6c:	f3bf 8f6f 	isb	sy
 8006e70:	f3bf 8f4f 	dsb	sy
 8006e74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006e76:	bf00      	nop
 8006e78:	bf00      	nop
 8006e7a:	e7fd      	b.n	8006e78 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d103      	bne.n	8006e8a <xQueueGenericSendFromISR+0x3e>
 8006e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d101      	bne.n	8006e8e <xQueueGenericSendFromISR+0x42>
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e000      	b.n	8006e90 <xQueueGenericSendFromISR+0x44>
 8006e8e:	2300      	movs	r3, #0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d10b      	bne.n	8006eac <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e98:	f383 8811 	msr	BASEPRI, r3
 8006e9c:	f3bf 8f6f 	isb	sy
 8006ea0:	f3bf 8f4f 	dsb	sy
 8006ea4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006ea6:	bf00      	nop
 8006ea8:	bf00      	nop
 8006eaa:	e7fd      	b.n	8006ea8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	2b02      	cmp	r3, #2
 8006eb0:	d103      	bne.n	8006eba <xQueueGenericSendFromISR+0x6e>
 8006eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eb6:	2b01      	cmp	r3, #1
 8006eb8:	d101      	bne.n	8006ebe <xQueueGenericSendFromISR+0x72>
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e000      	b.n	8006ec0 <xQueueGenericSendFromISR+0x74>
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d10b      	bne.n	8006edc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec8:	f383 8811 	msr	BASEPRI, r3
 8006ecc:	f3bf 8f6f 	isb	sy
 8006ed0:	f3bf 8f4f 	dsb	sy
 8006ed4:	623b      	str	r3, [r7, #32]
}
 8006ed6:	bf00      	nop
 8006ed8:	bf00      	nop
 8006eda:	e7fd      	b.n	8006ed8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006edc:	f002 faa8 	bl	8009430 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006ee0:	f3ef 8211 	mrs	r2, BASEPRI
 8006ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ee8:	f383 8811 	msr	BASEPRI, r3
 8006eec:	f3bf 8f6f 	isb	sy
 8006ef0:	f3bf 8f4f 	dsb	sy
 8006ef4:	61fa      	str	r2, [r7, #28]
 8006ef6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006ef8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006efa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006efe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d302      	bcc.n	8006f0e <xQueueGenericSendFromISR+0xc2>
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	2b02      	cmp	r3, #2
 8006f0c:	d12f      	bne.n	8006f6e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f10:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f14:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006f1e:	683a      	ldr	r2, [r7, #0]
 8006f20:	68b9      	ldr	r1, [r7, #8]
 8006f22:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006f24:	f000 fb6f 	bl	8007606 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006f28:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f30:	d112      	bne.n	8006f58 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d016      	beq.n	8006f68 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f3c:	3324      	adds	r3, #36	@ 0x24
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f001 f9bc 	bl	80082bc <xTaskRemoveFromEventList>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00e      	beq.n	8006f68 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d00b      	beq.n	8006f68 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2201      	movs	r2, #1
 8006f54:	601a      	str	r2, [r3, #0]
 8006f56:	e007      	b.n	8006f68 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006f58:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006f5c:	3301      	adds	r3, #1
 8006f5e:	b2db      	uxtb	r3, r3
 8006f60:	b25a      	sxtb	r2, r3
 8006f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006f6c:	e001      	b.n	8006f72 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006f6e:	2300      	movs	r3, #0
 8006f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f74:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006f7c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006f7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	3740      	adds	r7, #64	@ 0x40
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}

08006f88 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b08e      	sub	sp, #56	@ 0x38
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
 8006f90:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d10b      	bne.n	8006fb4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8006f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fa0:	f383 8811 	msr	BASEPRI, r3
 8006fa4:	f3bf 8f6f 	isb	sy
 8006fa8:	f3bf 8f4f 	dsb	sy
 8006fac:	623b      	str	r3, [r7, #32]
}
 8006fae:	bf00      	nop
 8006fb0:	bf00      	nop
 8006fb2:	e7fd      	b.n	8006fb0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d00b      	beq.n	8006fd4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8006fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fc0:	f383 8811 	msr	BASEPRI, r3
 8006fc4:	f3bf 8f6f 	isb	sy
 8006fc8:	f3bf 8f4f 	dsb	sy
 8006fcc:	61fb      	str	r3, [r7, #28]
}
 8006fce:	bf00      	nop
 8006fd0:	bf00      	nop
 8006fd2:	e7fd      	b.n	8006fd0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d103      	bne.n	8006fe4 <xQueueGiveFromISR+0x5c>
 8006fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d101      	bne.n	8006fe8 <xQueueGiveFromISR+0x60>
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e000      	b.n	8006fea <xQueueGiveFromISR+0x62>
 8006fe8:	2300      	movs	r3, #0
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d10b      	bne.n	8007006 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8006fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff2:	f383 8811 	msr	BASEPRI, r3
 8006ff6:	f3bf 8f6f 	isb	sy
 8006ffa:	f3bf 8f4f 	dsb	sy
 8006ffe:	61bb      	str	r3, [r7, #24]
}
 8007000:	bf00      	nop
 8007002:	bf00      	nop
 8007004:	e7fd      	b.n	8007002 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007006:	f002 fa13 	bl	8009430 <vPortValidateInterruptPriority>
	__asm volatile
 800700a:	f3ef 8211 	mrs	r2, BASEPRI
 800700e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007012:	f383 8811 	msr	BASEPRI, r3
 8007016:	f3bf 8f6f 	isb	sy
 800701a:	f3bf 8f4f 	dsb	sy
 800701e:	617a      	str	r2, [r7, #20]
 8007020:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007022:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007024:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800702a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800702c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800702e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007030:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007032:	429a      	cmp	r2, r3
 8007034:	d22b      	bcs.n	800708e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007038:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800703c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007042:	1c5a      	adds	r2, r3, #1
 8007044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007046:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007048:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800704c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007050:	d112      	bne.n	8007078 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007056:	2b00      	cmp	r3, #0
 8007058:	d016      	beq.n	8007088 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800705a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800705c:	3324      	adds	r3, #36	@ 0x24
 800705e:	4618      	mov	r0, r3
 8007060:	f001 f92c 	bl	80082bc <xTaskRemoveFromEventList>
 8007064:	4603      	mov	r3, r0
 8007066:	2b00      	cmp	r3, #0
 8007068:	d00e      	beq.n	8007088 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d00b      	beq.n	8007088 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	2201      	movs	r2, #1
 8007074:	601a      	str	r2, [r3, #0]
 8007076:	e007      	b.n	8007088 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007078:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800707c:	3301      	adds	r3, #1
 800707e:	b2db      	uxtb	r3, r3
 8007080:	b25a      	sxtb	r2, r3
 8007082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007084:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007088:	2301      	movs	r3, #1
 800708a:	637b      	str	r3, [r7, #52]	@ 0x34
 800708c:	e001      	b.n	8007092 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800708e:	2300      	movs	r3, #0
 8007090:	637b      	str	r3, [r7, #52]	@ 0x34
 8007092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007094:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f383 8811 	msr	BASEPRI, r3
}
 800709c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800709e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3738      	adds	r7, #56	@ 0x38
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b08c      	sub	sp, #48	@ 0x30
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80070b4:	2300      	movs	r3, #0
 80070b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80070bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d10b      	bne.n	80070da <xQueueReceive+0x32>
	__asm volatile
 80070c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c6:	f383 8811 	msr	BASEPRI, r3
 80070ca:	f3bf 8f6f 	isb	sy
 80070ce:	f3bf 8f4f 	dsb	sy
 80070d2:	623b      	str	r3, [r7, #32]
}
 80070d4:	bf00      	nop
 80070d6:	bf00      	nop
 80070d8:	e7fd      	b.n	80070d6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d103      	bne.n	80070e8 <xQueueReceive+0x40>
 80070e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d101      	bne.n	80070ec <xQueueReceive+0x44>
 80070e8:	2301      	movs	r3, #1
 80070ea:	e000      	b.n	80070ee <xQueueReceive+0x46>
 80070ec:	2300      	movs	r3, #0
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d10b      	bne.n	800710a <xQueueReceive+0x62>
	__asm volatile
 80070f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f6:	f383 8811 	msr	BASEPRI, r3
 80070fa:	f3bf 8f6f 	isb	sy
 80070fe:	f3bf 8f4f 	dsb	sy
 8007102:	61fb      	str	r3, [r7, #28]
}
 8007104:	bf00      	nop
 8007106:	bf00      	nop
 8007108:	e7fd      	b.n	8007106 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800710a:	f001 faa7 	bl	800865c <xTaskGetSchedulerState>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d102      	bne.n	800711a <xQueueReceive+0x72>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d101      	bne.n	800711e <xQueueReceive+0x76>
 800711a:	2301      	movs	r3, #1
 800711c:	e000      	b.n	8007120 <xQueueReceive+0x78>
 800711e:	2300      	movs	r3, #0
 8007120:	2b00      	cmp	r3, #0
 8007122:	d10b      	bne.n	800713c <xQueueReceive+0x94>
	__asm volatile
 8007124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007128:	f383 8811 	msr	BASEPRI, r3
 800712c:	f3bf 8f6f 	isb	sy
 8007130:	f3bf 8f4f 	dsb	sy
 8007134:	61bb      	str	r3, [r7, #24]
}
 8007136:	bf00      	nop
 8007138:	bf00      	nop
 800713a:	e7fd      	b.n	8007138 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800713c:	f002 f8b6 	bl	80092ac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007144:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007148:	2b00      	cmp	r3, #0
 800714a:	d01f      	beq.n	800718c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800714c:	68b9      	ldr	r1, [r7, #8]
 800714e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007150:	f000 fac3 	bl	80076da <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007156:	1e5a      	subs	r2, r3, #1
 8007158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800715a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800715c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800715e:	691b      	ldr	r3, [r3, #16]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d00f      	beq.n	8007184 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007166:	3310      	adds	r3, #16
 8007168:	4618      	mov	r0, r3
 800716a:	f001 f8a7 	bl	80082bc <xTaskRemoveFromEventList>
 800716e:	4603      	mov	r3, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	d007      	beq.n	8007184 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007174:	4b3c      	ldr	r3, [pc, #240]	@ (8007268 <xQueueReceive+0x1c0>)
 8007176:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800717a:	601a      	str	r2, [r3, #0]
 800717c:	f3bf 8f4f 	dsb	sy
 8007180:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007184:	f002 f8c2 	bl	800930c <vPortExitCritical>
				return pdPASS;
 8007188:	2301      	movs	r3, #1
 800718a:	e069      	b.n	8007260 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d103      	bne.n	800719a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007192:	f002 f8bb 	bl	800930c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007196:	2300      	movs	r3, #0
 8007198:	e062      	b.n	8007260 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800719a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800719c:	2b00      	cmp	r3, #0
 800719e:	d106      	bne.n	80071ae <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80071a0:	f107 0310 	add.w	r3, r7, #16
 80071a4:	4618      	mov	r0, r3
 80071a6:	f001 f8ed 	bl	8008384 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80071aa:	2301      	movs	r3, #1
 80071ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80071ae:	f002 f8ad 	bl	800930c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80071b2:	f000 fe4d 	bl	8007e50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80071b6:	f002 f879 	bl	80092ac <vPortEnterCritical>
 80071ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80071c0:	b25b      	sxtb	r3, r3
 80071c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c6:	d103      	bne.n	80071d0 <xQueueReceive+0x128>
 80071c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ca:	2200      	movs	r2, #0
 80071cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80071d6:	b25b      	sxtb	r3, r3
 80071d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071dc:	d103      	bne.n	80071e6 <xQueueReceive+0x13e>
 80071de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071e0:	2200      	movs	r2, #0
 80071e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071e6:	f002 f891 	bl	800930c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071ea:	1d3a      	adds	r2, r7, #4
 80071ec:	f107 0310 	add.w	r3, r7, #16
 80071f0:	4611      	mov	r1, r2
 80071f2:	4618      	mov	r0, r3
 80071f4:	f001 f8dc 	bl	80083b0 <xTaskCheckForTimeOut>
 80071f8:	4603      	mov	r3, r0
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d123      	bne.n	8007246 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80071fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007200:	f000 fae3 	bl	80077ca <prvIsQueueEmpty>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d017      	beq.n	800723a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800720a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800720c:	3324      	adds	r3, #36	@ 0x24
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	4611      	mov	r1, r2
 8007212:	4618      	mov	r0, r3
 8007214:	f001 f800 	bl	8008218 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007218:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800721a:	f000 fa84 	bl	8007726 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800721e:	f000 fe25 	bl	8007e6c <xTaskResumeAll>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	d189      	bne.n	800713c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007228:	4b0f      	ldr	r3, [pc, #60]	@ (8007268 <xQueueReceive+0x1c0>)
 800722a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800722e:	601a      	str	r2, [r3, #0]
 8007230:	f3bf 8f4f 	dsb	sy
 8007234:	f3bf 8f6f 	isb	sy
 8007238:	e780      	b.n	800713c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800723a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800723c:	f000 fa73 	bl	8007726 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007240:	f000 fe14 	bl	8007e6c <xTaskResumeAll>
 8007244:	e77a      	b.n	800713c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007246:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007248:	f000 fa6d 	bl	8007726 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800724c:	f000 fe0e 	bl	8007e6c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007250:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007252:	f000 faba 	bl	80077ca <prvIsQueueEmpty>
 8007256:	4603      	mov	r3, r0
 8007258:	2b00      	cmp	r3, #0
 800725a:	f43f af6f 	beq.w	800713c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800725e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007260:	4618      	mov	r0, r3
 8007262:	3730      	adds	r7, #48	@ 0x30
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}
 8007268:	e000ed04 	.word	0xe000ed04

0800726c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b08e      	sub	sp, #56	@ 0x38
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007276:	2300      	movs	r3, #0
 8007278:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800727e:	2300      	movs	r3, #0
 8007280:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007284:	2b00      	cmp	r3, #0
 8007286:	d10b      	bne.n	80072a0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800728c:	f383 8811 	msr	BASEPRI, r3
 8007290:	f3bf 8f6f 	isb	sy
 8007294:	f3bf 8f4f 	dsb	sy
 8007298:	623b      	str	r3, [r7, #32]
}
 800729a:	bf00      	nop
 800729c:	bf00      	nop
 800729e:	e7fd      	b.n	800729c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80072a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d00b      	beq.n	80072c0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80072a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ac:	f383 8811 	msr	BASEPRI, r3
 80072b0:	f3bf 8f6f 	isb	sy
 80072b4:	f3bf 8f4f 	dsb	sy
 80072b8:	61fb      	str	r3, [r7, #28]
}
 80072ba:	bf00      	nop
 80072bc:	bf00      	nop
 80072be:	e7fd      	b.n	80072bc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80072c0:	f001 f9cc 	bl	800865c <xTaskGetSchedulerState>
 80072c4:	4603      	mov	r3, r0
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d102      	bne.n	80072d0 <xQueueSemaphoreTake+0x64>
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d101      	bne.n	80072d4 <xQueueSemaphoreTake+0x68>
 80072d0:	2301      	movs	r3, #1
 80072d2:	e000      	b.n	80072d6 <xQueueSemaphoreTake+0x6a>
 80072d4:	2300      	movs	r3, #0
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d10b      	bne.n	80072f2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80072da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072de:	f383 8811 	msr	BASEPRI, r3
 80072e2:	f3bf 8f6f 	isb	sy
 80072e6:	f3bf 8f4f 	dsb	sy
 80072ea:	61bb      	str	r3, [r7, #24]
}
 80072ec:	bf00      	nop
 80072ee:	bf00      	nop
 80072f0:	e7fd      	b.n	80072ee <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80072f2:	f001 ffdb 	bl	80092ac <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80072f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072fa:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80072fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d024      	beq.n	800734c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007304:	1e5a      	subs	r2, r3, #1
 8007306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007308:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800730a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d104      	bne.n	800731c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007312:	f001 fb1d 	bl	8008950 <pvTaskIncrementMutexHeldCount>
 8007316:	4602      	mov	r2, r0
 8007318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800731a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800731c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800731e:	691b      	ldr	r3, [r3, #16]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00f      	beq.n	8007344 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007326:	3310      	adds	r3, #16
 8007328:	4618      	mov	r0, r3
 800732a:	f000 ffc7 	bl	80082bc <xTaskRemoveFromEventList>
 800732e:	4603      	mov	r3, r0
 8007330:	2b00      	cmp	r3, #0
 8007332:	d007      	beq.n	8007344 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007334:	4b54      	ldr	r3, [pc, #336]	@ (8007488 <xQueueSemaphoreTake+0x21c>)
 8007336:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800733a:	601a      	str	r2, [r3, #0]
 800733c:	f3bf 8f4f 	dsb	sy
 8007340:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007344:	f001 ffe2 	bl	800930c <vPortExitCritical>
				return pdPASS;
 8007348:	2301      	movs	r3, #1
 800734a:	e098      	b.n	800747e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d112      	bne.n	8007378 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007354:	2b00      	cmp	r3, #0
 8007356:	d00b      	beq.n	8007370 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800735c:	f383 8811 	msr	BASEPRI, r3
 8007360:	f3bf 8f6f 	isb	sy
 8007364:	f3bf 8f4f 	dsb	sy
 8007368:	617b      	str	r3, [r7, #20]
}
 800736a:	bf00      	nop
 800736c:	bf00      	nop
 800736e:	e7fd      	b.n	800736c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007370:	f001 ffcc 	bl	800930c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007374:	2300      	movs	r3, #0
 8007376:	e082      	b.n	800747e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800737a:	2b00      	cmp	r3, #0
 800737c:	d106      	bne.n	800738c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800737e:	f107 030c 	add.w	r3, r7, #12
 8007382:	4618      	mov	r0, r3
 8007384:	f000 fffe 	bl	8008384 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007388:	2301      	movs	r3, #1
 800738a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800738c:	f001 ffbe 	bl	800930c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007390:	f000 fd5e 	bl	8007e50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007394:	f001 ff8a 	bl	80092ac <vPortEnterCritical>
 8007398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800739a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800739e:	b25b      	sxtb	r3, r3
 80073a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073a4:	d103      	bne.n	80073ae <xQueueSemaphoreTake+0x142>
 80073a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073a8:	2200      	movs	r2, #0
 80073aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80073ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80073b4:	b25b      	sxtb	r3, r3
 80073b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073ba:	d103      	bne.n	80073c4 <xQueueSemaphoreTake+0x158>
 80073bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073be:	2200      	movs	r2, #0
 80073c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80073c4:	f001 ffa2 	bl	800930c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80073c8:	463a      	mov	r2, r7
 80073ca:	f107 030c 	add.w	r3, r7, #12
 80073ce:	4611      	mov	r1, r2
 80073d0:	4618      	mov	r0, r3
 80073d2:	f000 ffed 	bl	80083b0 <xTaskCheckForTimeOut>
 80073d6:	4603      	mov	r3, r0
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d132      	bne.n	8007442 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80073dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80073de:	f000 f9f4 	bl	80077ca <prvIsQueueEmpty>
 80073e2:	4603      	mov	r3, r0
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d026      	beq.n	8007436 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80073e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d109      	bne.n	8007404 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80073f0:	f001 ff5c 	bl	80092ac <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80073f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	4618      	mov	r0, r3
 80073fa:	f001 f94d 	bl	8008698 <xTaskPriorityInherit>
 80073fe:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007400:	f001 ff84 	bl	800930c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007406:	3324      	adds	r3, #36	@ 0x24
 8007408:	683a      	ldr	r2, [r7, #0]
 800740a:	4611      	mov	r1, r2
 800740c:	4618      	mov	r0, r3
 800740e:	f000 ff03 	bl	8008218 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007412:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007414:	f000 f987 	bl	8007726 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007418:	f000 fd28 	bl	8007e6c <xTaskResumeAll>
 800741c:	4603      	mov	r3, r0
 800741e:	2b00      	cmp	r3, #0
 8007420:	f47f af67 	bne.w	80072f2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007424:	4b18      	ldr	r3, [pc, #96]	@ (8007488 <xQueueSemaphoreTake+0x21c>)
 8007426:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800742a:	601a      	str	r2, [r3, #0]
 800742c:	f3bf 8f4f 	dsb	sy
 8007430:	f3bf 8f6f 	isb	sy
 8007434:	e75d      	b.n	80072f2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007436:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007438:	f000 f975 	bl	8007726 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800743c:	f000 fd16 	bl	8007e6c <xTaskResumeAll>
 8007440:	e757      	b.n	80072f2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007442:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007444:	f000 f96f 	bl	8007726 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007448:	f000 fd10 	bl	8007e6c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800744c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800744e:	f000 f9bc 	bl	80077ca <prvIsQueueEmpty>
 8007452:	4603      	mov	r3, r0
 8007454:	2b00      	cmp	r3, #0
 8007456:	f43f af4c 	beq.w	80072f2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800745a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745c:	2b00      	cmp	r3, #0
 800745e:	d00d      	beq.n	800747c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007460:	f001 ff24 	bl	80092ac <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007464:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007466:	f000 f8b7 	bl	80075d8 <prvGetDisinheritPriorityAfterTimeout>
 800746a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800746c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007472:	4618      	mov	r0, r3
 8007474:	f001 f9e8 	bl	8008848 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007478:	f001 ff48 	bl	800930c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800747c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800747e:	4618      	mov	r0, r3
 8007480:	3738      	adds	r7, #56	@ 0x38
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}
 8007486:	bf00      	nop
 8007488:	e000ed04 	.word	0xe000ed04

0800748c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b08e      	sub	sp, #56	@ 0x38
 8007490:	af00      	add	r7, sp, #0
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800749c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d10b      	bne.n	80074ba <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80074a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074a6:	f383 8811 	msr	BASEPRI, r3
 80074aa:	f3bf 8f6f 	isb	sy
 80074ae:	f3bf 8f4f 	dsb	sy
 80074b2:	623b      	str	r3, [r7, #32]
}
 80074b4:	bf00      	nop
 80074b6:	bf00      	nop
 80074b8:	e7fd      	b.n	80074b6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d103      	bne.n	80074c8 <xQueueReceiveFromISR+0x3c>
 80074c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d101      	bne.n	80074cc <xQueueReceiveFromISR+0x40>
 80074c8:	2301      	movs	r3, #1
 80074ca:	e000      	b.n	80074ce <xQueueReceiveFromISR+0x42>
 80074cc:	2300      	movs	r3, #0
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d10b      	bne.n	80074ea <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80074d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074d6:	f383 8811 	msr	BASEPRI, r3
 80074da:	f3bf 8f6f 	isb	sy
 80074de:	f3bf 8f4f 	dsb	sy
 80074e2:	61fb      	str	r3, [r7, #28]
}
 80074e4:	bf00      	nop
 80074e6:	bf00      	nop
 80074e8:	e7fd      	b.n	80074e6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80074ea:	f001 ffa1 	bl	8009430 <vPortValidateInterruptPriority>
	__asm volatile
 80074ee:	f3ef 8211 	mrs	r2, BASEPRI
 80074f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f6:	f383 8811 	msr	BASEPRI, r3
 80074fa:	f3bf 8f6f 	isb	sy
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	61ba      	str	r2, [r7, #24]
 8007504:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007506:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007508:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800750a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800750e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007512:	2b00      	cmp	r3, #0
 8007514:	d02f      	beq.n	8007576 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007518:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800751c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007520:	68b9      	ldr	r1, [r7, #8]
 8007522:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007524:	f000 f8d9 	bl	80076da <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800752a:	1e5a      	subs	r2, r3, #1
 800752c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800752e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007530:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007538:	d112      	bne.n	8007560 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800753a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800753c:	691b      	ldr	r3, [r3, #16]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d016      	beq.n	8007570 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007544:	3310      	adds	r3, #16
 8007546:	4618      	mov	r0, r3
 8007548:	f000 feb8 	bl	80082bc <xTaskRemoveFromEventList>
 800754c:	4603      	mov	r3, r0
 800754e:	2b00      	cmp	r3, #0
 8007550:	d00e      	beq.n	8007570 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d00b      	beq.n	8007570 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	601a      	str	r2, [r3, #0]
 800755e:	e007      	b.n	8007570 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007560:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007564:	3301      	adds	r3, #1
 8007566:	b2db      	uxtb	r3, r3
 8007568:	b25a      	sxtb	r2, r3
 800756a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800756c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007570:	2301      	movs	r3, #1
 8007572:	637b      	str	r3, [r7, #52]	@ 0x34
 8007574:	e001      	b.n	800757a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8007576:	2300      	movs	r3, #0
 8007578:	637b      	str	r3, [r7, #52]	@ 0x34
 800757a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800757c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	f383 8811 	msr	BASEPRI, r3
}
 8007584:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007588:	4618      	mov	r0, r3
 800758a:	3738      	adds	r7, #56	@ 0x38
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}

08007590 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d10b      	bne.n	80075ba <vQueueDelete+0x2a>
	__asm volatile
 80075a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a6:	f383 8811 	msr	BASEPRI, r3
 80075aa:	f3bf 8f6f 	isb	sy
 80075ae:	f3bf 8f4f 	dsb	sy
 80075b2:	60bb      	str	r3, [r7, #8]
}
 80075b4:	bf00      	nop
 80075b6:	bf00      	nop
 80075b8:	e7fd      	b.n	80075b6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80075ba:	68f8      	ldr	r0, [r7, #12]
 80075bc:	f000 f95c 	bl	8007878 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d102      	bne.n	80075d0 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80075ca:	68f8      	ldr	r0, [r7, #12]
 80075cc:	f002 f83e 	bl	800964c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80075d0:	bf00      	nop
 80075d2:	3710      	adds	r7, #16
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}

080075d8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80075d8:	b480      	push	{r7}
 80075da:	b085      	sub	sp, #20
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d006      	beq.n	80075f6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80075f2:	60fb      	str	r3, [r7, #12]
 80075f4:	e001      	b.n	80075fa <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80075f6:	2300      	movs	r3, #0
 80075f8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80075fa:	68fb      	ldr	r3, [r7, #12]
	}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3714      	adds	r7, #20
 8007600:	46bd      	mov	sp, r7
 8007602:	bc80      	pop	{r7}
 8007604:	4770      	bx	lr

08007606 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007606:	b580      	push	{r7, lr}
 8007608:	b086      	sub	sp, #24
 800760a:	af00      	add	r7, sp, #0
 800760c:	60f8      	str	r0, [r7, #12]
 800760e:	60b9      	str	r1, [r7, #8]
 8007610:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007612:	2300      	movs	r3, #0
 8007614:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800761a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007620:	2b00      	cmp	r3, #0
 8007622:	d10d      	bne.n	8007640 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d14d      	bne.n	80076c8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	689b      	ldr	r3, [r3, #8]
 8007630:	4618      	mov	r0, r3
 8007632:	f001 f899 	bl	8008768 <xTaskPriorityDisinherit>
 8007636:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2200      	movs	r2, #0
 800763c:	609a      	str	r2, [r3, #8]
 800763e:	e043      	b.n	80076c8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d119      	bne.n	800767a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6858      	ldr	r0, [r3, #4]
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800764e:	461a      	mov	r2, r3
 8007650:	68b9      	ldr	r1, [r7, #8]
 8007652:	f003 fb5e 	bl	800ad12 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	685a      	ldr	r2, [r3, #4]
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800765e:	441a      	add	r2, r3
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	685a      	ldr	r2, [r3, #4]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	429a      	cmp	r2, r3
 800766e:	d32b      	bcc.n	80076c8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	605a      	str	r2, [r3, #4]
 8007678:	e026      	b.n	80076c8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	68d8      	ldr	r0, [r3, #12]
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007682:	461a      	mov	r2, r3
 8007684:	68b9      	ldr	r1, [r7, #8]
 8007686:	f003 fb44 	bl	800ad12 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	68da      	ldr	r2, [r3, #12]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007692:	425b      	negs	r3, r3
 8007694:	441a      	add	r2, r3
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	68da      	ldr	r2, [r3, #12]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	429a      	cmp	r2, r3
 80076a4:	d207      	bcs.n	80076b6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	689a      	ldr	r2, [r3, #8]
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ae:	425b      	negs	r3, r3
 80076b0:	441a      	add	r2, r3
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2b02      	cmp	r3, #2
 80076ba:	d105      	bne.n	80076c8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d002      	beq.n	80076c8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	3b01      	subs	r3, #1
 80076c6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	1c5a      	adds	r2, r3, #1
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80076d0:	697b      	ldr	r3, [r7, #20]
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	3718      	adds	r7, #24
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}

080076da <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80076da:	b580      	push	{r7, lr}
 80076dc:	b082      	sub	sp, #8
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
 80076e2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d018      	beq.n	800771e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	68da      	ldr	r2, [r3, #12]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076f4:	441a      	add	r2, r3
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	68da      	ldr	r2, [r3, #12]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	429a      	cmp	r2, r3
 8007704:	d303      	bcc.n	800770e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681a      	ldr	r2, [r3, #0]
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	68d9      	ldr	r1, [r3, #12]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007716:	461a      	mov	r2, r3
 8007718:	6838      	ldr	r0, [r7, #0]
 800771a:	f003 fafa 	bl	800ad12 <memcpy>
	}
}
 800771e:	bf00      	nop
 8007720:	3708      	adds	r7, #8
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}

08007726 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007726:	b580      	push	{r7, lr}
 8007728:	b084      	sub	sp, #16
 800772a:	af00      	add	r7, sp, #0
 800772c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800772e:	f001 fdbd 	bl	80092ac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007738:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800773a:	e011      	b.n	8007760 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007740:	2b00      	cmp	r3, #0
 8007742:	d012      	beq.n	800776a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	3324      	adds	r3, #36	@ 0x24
 8007748:	4618      	mov	r0, r3
 800774a:	f000 fdb7 	bl	80082bc <xTaskRemoveFromEventList>
 800774e:	4603      	mov	r3, r0
 8007750:	2b00      	cmp	r3, #0
 8007752:	d001      	beq.n	8007758 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007754:	f000 fe90 	bl	8008478 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007758:	7bfb      	ldrb	r3, [r7, #15]
 800775a:	3b01      	subs	r3, #1
 800775c:	b2db      	uxtb	r3, r3
 800775e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007760:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007764:	2b00      	cmp	r3, #0
 8007766:	dce9      	bgt.n	800773c <prvUnlockQueue+0x16>
 8007768:	e000      	b.n	800776c <prvUnlockQueue+0x46>
					break;
 800776a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	22ff      	movs	r2, #255	@ 0xff
 8007770:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007774:	f001 fdca 	bl	800930c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007778:	f001 fd98 	bl	80092ac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007782:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007784:	e011      	b.n	80077aa <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	691b      	ldr	r3, [r3, #16]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d012      	beq.n	80077b4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	3310      	adds	r3, #16
 8007792:	4618      	mov	r0, r3
 8007794:	f000 fd92 	bl	80082bc <xTaskRemoveFromEventList>
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d001      	beq.n	80077a2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800779e:	f000 fe6b 	bl	8008478 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80077a2:	7bbb      	ldrb	r3, [r7, #14]
 80077a4:	3b01      	subs	r3, #1
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80077aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	dce9      	bgt.n	8007786 <prvUnlockQueue+0x60>
 80077b2:	e000      	b.n	80077b6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80077b4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	22ff      	movs	r2, #255	@ 0xff
 80077ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80077be:	f001 fda5 	bl	800930c <vPortExitCritical>
}
 80077c2:	bf00      	nop
 80077c4:	3710      	adds	r7, #16
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}

080077ca <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80077ca:	b580      	push	{r7, lr}
 80077cc:	b084      	sub	sp, #16
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80077d2:	f001 fd6b 	bl	80092ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d102      	bne.n	80077e4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80077de:	2301      	movs	r3, #1
 80077e0:	60fb      	str	r3, [r7, #12]
 80077e2:	e001      	b.n	80077e8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80077e4:	2300      	movs	r3, #0
 80077e6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80077e8:	f001 fd90 	bl	800930c <vPortExitCritical>

	return xReturn;
 80077ec:	68fb      	ldr	r3, [r7, #12]
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3710      	adds	r7, #16
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}

080077f6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80077f6:	b580      	push	{r7, lr}
 80077f8:	b084      	sub	sp, #16
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80077fe:	f001 fd55 	bl	80092ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800780a:	429a      	cmp	r2, r3
 800780c:	d102      	bne.n	8007814 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800780e:	2301      	movs	r3, #1
 8007810:	60fb      	str	r3, [r7, #12]
 8007812:	e001      	b.n	8007818 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007814:	2300      	movs	r3, #0
 8007816:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007818:	f001 fd78 	bl	800930c <vPortExitCritical>

	return xReturn;
 800781c:	68fb      	ldr	r3, [r7, #12]
}
 800781e:	4618      	mov	r0, r3
 8007820:	3710      	adds	r7, #16
 8007822:	46bd      	mov	sp, r7
 8007824:	bd80      	pop	{r7, pc}
	...

08007828 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007828:	b480      	push	{r7}
 800782a:	b085      	sub	sp, #20
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007832:	2300      	movs	r3, #0
 8007834:	60fb      	str	r3, [r7, #12]
 8007836:	e014      	b.n	8007862 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007838:	4a0e      	ldr	r2, [pc, #56]	@ (8007874 <vQueueAddToRegistry+0x4c>)
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d10b      	bne.n	800785c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007844:	490b      	ldr	r1, [pc, #44]	@ (8007874 <vQueueAddToRegistry+0x4c>)
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	683a      	ldr	r2, [r7, #0]
 800784a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800784e:	4a09      	ldr	r2, [pc, #36]	@ (8007874 <vQueueAddToRegistry+0x4c>)
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	00db      	lsls	r3, r3, #3
 8007854:	4413      	add	r3, r2
 8007856:	687a      	ldr	r2, [r7, #4]
 8007858:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800785a:	e006      	b.n	800786a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	3301      	adds	r3, #1
 8007860:	60fb      	str	r3, [r7, #12]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2b07      	cmp	r3, #7
 8007866:	d9e7      	bls.n	8007838 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007868:	bf00      	nop
 800786a:	bf00      	nop
 800786c:	3714      	adds	r7, #20
 800786e:	46bd      	mov	sp, r7
 8007870:	bc80      	pop	{r7}
 8007872:	4770      	bx	lr
 8007874:	20000a8c 	.word	0x20000a8c

08007878 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007878:	b480      	push	{r7}
 800787a:	b085      	sub	sp, #20
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007880:	2300      	movs	r3, #0
 8007882:	60fb      	str	r3, [r7, #12]
 8007884:	e016      	b.n	80078b4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007886:	4a10      	ldr	r2, [pc, #64]	@ (80078c8 <vQueueUnregisterQueue+0x50>)
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	00db      	lsls	r3, r3, #3
 800788c:	4413      	add	r3, r2
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	687a      	ldr	r2, [r7, #4]
 8007892:	429a      	cmp	r2, r3
 8007894:	d10b      	bne.n	80078ae <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007896:	4a0c      	ldr	r2, [pc, #48]	@ (80078c8 <vQueueUnregisterQueue+0x50>)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	2100      	movs	r1, #0
 800789c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80078a0:	4a09      	ldr	r2, [pc, #36]	@ (80078c8 <vQueueUnregisterQueue+0x50>)
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	00db      	lsls	r3, r3, #3
 80078a6:	4413      	add	r3, r2
 80078a8:	2200      	movs	r2, #0
 80078aa:	605a      	str	r2, [r3, #4]
				break;
 80078ac:	e006      	b.n	80078bc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	3301      	adds	r3, #1
 80078b2:	60fb      	str	r3, [r7, #12]
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2b07      	cmp	r3, #7
 80078b8:	d9e5      	bls.n	8007886 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80078ba:	bf00      	nop
 80078bc:	bf00      	nop
 80078be:	3714      	adds	r7, #20
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bc80      	pop	{r7}
 80078c4:	4770      	bx	lr
 80078c6:	bf00      	nop
 80078c8:	20000a8c 	.word	0x20000a8c

080078cc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b086      	sub	sp, #24
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	60f8      	str	r0, [r7, #12]
 80078d4:	60b9      	str	r1, [r7, #8]
 80078d6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80078dc:	f001 fce6 	bl	80092ac <vPortEnterCritical>
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80078e6:	b25b      	sxtb	r3, r3
 80078e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078ec:	d103      	bne.n	80078f6 <vQueueWaitForMessageRestricted+0x2a>
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	2200      	movs	r2, #0
 80078f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80078fc:	b25b      	sxtb	r3, r3
 80078fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007902:	d103      	bne.n	800790c <vQueueWaitForMessageRestricted+0x40>
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	2200      	movs	r2, #0
 8007908:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800790c:	f001 fcfe 	bl	800930c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007914:	2b00      	cmp	r3, #0
 8007916:	d106      	bne.n	8007926 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	3324      	adds	r3, #36	@ 0x24
 800791c:	687a      	ldr	r2, [r7, #4]
 800791e:	68b9      	ldr	r1, [r7, #8]
 8007920:	4618      	mov	r0, r3
 8007922:	f000 fc9f 	bl	8008264 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007926:	6978      	ldr	r0, [r7, #20]
 8007928:	f7ff fefd 	bl	8007726 <prvUnlockQueue>
	}
 800792c:	bf00      	nop
 800792e:	3718      	adds	r7, #24
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007934:	b580      	push	{r7, lr}
 8007936:	b08e      	sub	sp, #56	@ 0x38
 8007938:	af04      	add	r7, sp, #16
 800793a:	60f8      	str	r0, [r7, #12]
 800793c:	60b9      	str	r1, [r7, #8]
 800793e:	607a      	str	r2, [r7, #4]
 8007940:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007944:	2b00      	cmp	r3, #0
 8007946:	d10b      	bne.n	8007960 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800794c:	f383 8811 	msr	BASEPRI, r3
 8007950:	f3bf 8f6f 	isb	sy
 8007954:	f3bf 8f4f 	dsb	sy
 8007958:	623b      	str	r3, [r7, #32]
}
 800795a:	bf00      	nop
 800795c:	bf00      	nop
 800795e:	e7fd      	b.n	800795c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007962:	2b00      	cmp	r3, #0
 8007964:	d10b      	bne.n	800797e <xTaskCreateStatic+0x4a>
	__asm volatile
 8007966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796a:	f383 8811 	msr	BASEPRI, r3
 800796e:	f3bf 8f6f 	isb	sy
 8007972:	f3bf 8f4f 	dsb	sy
 8007976:	61fb      	str	r3, [r7, #28]
}
 8007978:	bf00      	nop
 800797a:	bf00      	nop
 800797c:	e7fd      	b.n	800797a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800797e:	235c      	movs	r3, #92	@ 0x5c
 8007980:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	2b5c      	cmp	r3, #92	@ 0x5c
 8007986:	d00b      	beq.n	80079a0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800798c:	f383 8811 	msr	BASEPRI, r3
 8007990:	f3bf 8f6f 	isb	sy
 8007994:	f3bf 8f4f 	dsb	sy
 8007998:	61bb      	str	r3, [r7, #24]
}
 800799a:	bf00      	nop
 800799c:	bf00      	nop
 800799e:	e7fd      	b.n	800799c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80079a0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80079a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d01e      	beq.n	80079e6 <xTaskCreateStatic+0xb2>
 80079a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d01b      	beq.n	80079e6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80079ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079b0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80079b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80079b6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80079b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ba:	2202      	movs	r2, #2
 80079bc:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80079c0:	2300      	movs	r3, #0
 80079c2:	9303      	str	r3, [sp, #12]
 80079c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c6:	9302      	str	r3, [sp, #8]
 80079c8:	f107 0314 	add.w	r3, r7, #20
 80079cc:	9301      	str	r3, [sp, #4]
 80079ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d0:	9300      	str	r3, [sp, #0]
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	687a      	ldr	r2, [r7, #4]
 80079d6:	68b9      	ldr	r1, [r7, #8]
 80079d8:	68f8      	ldr	r0, [r7, #12]
 80079da:	f000 f850 	bl	8007a7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80079de:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80079e0:	f000 f8de 	bl	8007ba0 <prvAddNewTaskToReadyList>
 80079e4:	e001      	b.n	80079ea <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80079e6:	2300      	movs	r3, #0
 80079e8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80079ea:	697b      	ldr	r3, [r7, #20]
	}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3728      	adds	r7, #40	@ 0x28
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}

080079f4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b08c      	sub	sp, #48	@ 0x30
 80079f8:	af04      	add	r7, sp, #16
 80079fa:	60f8      	str	r0, [r7, #12]
 80079fc:	60b9      	str	r1, [r7, #8]
 80079fe:	603b      	str	r3, [r7, #0]
 8007a00:	4613      	mov	r3, r2
 8007a02:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007a04:	88fb      	ldrh	r3, [r7, #6]
 8007a06:	009b      	lsls	r3, r3, #2
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f001 fd51 	bl	80094b0 <pvPortMalloc>
 8007a0e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00e      	beq.n	8007a34 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007a16:	205c      	movs	r0, #92	@ 0x5c
 8007a18:	f001 fd4a 	bl	80094b0 <pvPortMalloc>
 8007a1c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007a1e:	69fb      	ldr	r3, [r7, #28]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d003      	beq.n	8007a2c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007a24:	69fb      	ldr	r3, [r7, #28]
 8007a26:	697a      	ldr	r2, [r7, #20]
 8007a28:	631a      	str	r2, [r3, #48]	@ 0x30
 8007a2a:	e005      	b.n	8007a38 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007a2c:	6978      	ldr	r0, [r7, #20]
 8007a2e:	f001 fe0d 	bl	800964c <vPortFree>
 8007a32:	e001      	b.n	8007a38 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007a34:	2300      	movs	r3, #0
 8007a36:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007a38:	69fb      	ldr	r3, [r7, #28]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d017      	beq.n	8007a6e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007a3e:	69fb      	ldr	r3, [r7, #28]
 8007a40:	2200      	movs	r2, #0
 8007a42:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007a46:	88fa      	ldrh	r2, [r7, #6]
 8007a48:	2300      	movs	r3, #0
 8007a4a:	9303      	str	r3, [sp, #12]
 8007a4c:	69fb      	ldr	r3, [r7, #28]
 8007a4e:	9302      	str	r3, [sp, #8]
 8007a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a52:	9301      	str	r3, [sp, #4]
 8007a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a56:	9300      	str	r3, [sp, #0]
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	68b9      	ldr	r1, [r7, #8]
 8007a5c:	68f8      	ldr	r0, [r7, #12]
 8007a5e:	f000 f80e 	bl	8007a7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a62:	69f8      	ldr	r0, [r7, #28]
 8007a64:	f000 f89c 	bl	8007ba0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	61bb      	str	r3, [r7, #24]
 8007a6c:	e002      	b.n	8007a74 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8007a72:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007a74:	69bb      	ldr	r3, [r7, #24]
	}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3720      	adds	r7, #32
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}

08007a7e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007a7e:	b580      	push	{r7, lr}
 8007a80:	b088      	sub	sp, #32
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	60f8      	str	r0, [r7, #12]
 8007a86:	60b9      	str	r1, [r7, #8]
 8007a88:	607a      	str	r2, [r7, #4]
 8007a8a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a8e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	009b      	lsls	r3, r3, #2
 8007a94:	461a      	mov	r2, r3
 8007a96:	21a5      	movs	r1, #165	@ 0xa5
 8007a98:	f003 f898 	bl	800abcc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007aa6:	3b01      	subs	r3, #1
 8007aa8:	009b      	lsls	r3, r3, #2
 8007aaa:	4413      	add	r3, r2
 8007aac:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007aae:	69bb      	ldr	r3, [r7, #24]
 8007ab0:	f023 0307 	bic.w	r3, r3, #7
 8007ab4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007ab6:	69bb      	ldr	r3, [r7, #24]
 8007ab8:	f003 0307 	and.w	r3, r3, #7
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d00b      	beq.n	8007ad8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac4:	f383 8811 	msr	BASEPRI, r3
 8007ac8:	f3bf 8f6f 	isb	sy
 8007acc:	f3bf 8f4f 	dsb	sy
 8007ad0:	617b      	str	r3, [r7, #20]
}
 8007ad2:	bf00      	nop
 8007ad4:	bf00      	nop
 8007ad6:	e7fd      	b.n	8007ad4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d01f      	beq.n	8007b1e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ade:	2300      	movs	r3, #0
 8007ae0:	61fb      	str	r3, [r7, #28]
 8007ae2:	e012      	b.n	8007b0a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007ae4:	68ba      	ldr	r2, [r7, #8]
 8007ae6:	69fb      	ldr	r3, [r7, #28]
 8007ae8:	4413      	add	r3, r2
 8007aea:	7819      	ldrb	r1, [r3, #0]
 8007aec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007aee:	69fb      	ldr	r3, [r7, #28]
 8007af0:	4413      	add	r3, r2
 8007af2:	3334      	adds	r3, #52	@ 0x34
 8007af4:	460a      	mov	r2, r1
 8007af6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007af8:	68ba      	ldr	r2, [r7, #8]
 8007afa:	69fb      	ldr	r3, [r7, #28]
 8007afc:	4413      	add	r3, r2
 8007afe:	781b      	ldrb	r3, [r3, #0]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d006      	beq.n	8007b12 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007b04:	69fb      	ldr	r3, [r7, #28]
 8007b06:	3301      	adds	r3, #1
 8007b08:	61fb      	str	r3, [r7, #28]
 8007b0a:	69fb      	ldr	r3, [r7, #28]
 8007b0c:	2b0f      	cmp	r3, #15
 8007b0e:	d9e9      	bls.n	8007ae4 <prvInitialiseNewTask+0x66>
 8007b10:	e000      	b.n	8007b14 <prvInitialiseNewTask+0x96>
			{
				break;
 8007b12:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b16:	2200      	movs	r2, #0
 8007b18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007b1c:	e003      	b.n	8007b26 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b20:	2200      	movs	r2, #0
 8007b22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b28:	2b37      	cmp	r3, #55	@ 0x37
 8007b2a:	d901      	bls.n	8007b30 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007b2c:	2337      	movs	r3, #55	@ 0x37
 8007b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b34:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b3a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3e:	2200      	movs	r2, #0
 8007b40:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b44:	3304      	adds	r3, #4
 8007b46:	4618      	mov	r0, r3
 8007b48:	f7fe fd81 	bl	800664e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4e:	3318      	adds	r3, #24
 8007b50:	4618      	mov	r0, r3
 8007b52:	f7fe fd7c 	bl	800664e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b5a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b5e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b64:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b6a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b6e:	2200      	movs	r2, #0
 8007b70:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b74:	2200      	movs	r2, #0
 8007b76:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007b7a:	683a      	ldr	r2, [r7, #0]
 8007b7c:	68f9      	ldr	r1, [r7, #12]
 8007b7e:	69b8      	ldr	r0, [r7, #24]
 8007b80:	f001 faa6 	bl	80090d0 <pxPortInitialiseStack>
 8007b84:	4602      	mov	r2, r0
 8007b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b88:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d002      	beq.n	8007b96 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b96:	bf00      	nop
 8007b98:	3720      	adds	r7, #32
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
	...

08007ba0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b082      	sub	sp, #8
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007ba8:	f001 fb80 	bl	80092ac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007bac:	4b2d      	ldr	r3, [pc, #180]	@ (8007c64 <prvAddNewTaskToReadyList+0xc4>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	3301      	adds	r3, #1
 8007bb2:	4a2c      	ldr	r2, [pc, #176]	@ (8007c64 <prvAddNewTaskToReadyList+0xc4>)
 8007bb4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007bb6:	4b2c      	ldr	r3, [pc, #176]	@ (8007c68 <prvAddNewTaskToReadyList+0xc8>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d109      	bne.n	8007bd2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007bbe:	4a2a      	ldr	r2, [pc, #168]	@ (8007c68 <prvAddNewTaskToReadyList+0xc8>)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007bc4:	4b27      	ldr	r3, [pc, #156]	@ (8007c64 <prvAddNewTaskToReadyList+0xc4>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d110      	bne.n	8007bee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007bcc:	f000 fc7a 	bl	80084c4 <prvInitialiseTaskLists>
 8007bd0:	e00d      	b.n	8007bee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007bd2:	4b26      	ldr	r3, [pc, #152]	@ (8007c6c <prvAddNewTaskToReadyList+0xcc>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d109      	bne.n	8007bee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007bda:	4b23      	ldr	r3, [pc, #140]	@ (8007c68 <prvAddNewTaskToReadyList+0xc8>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d802      	bhi.n	8007bee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007be8:	4a1f      	ldr	r2, [pc, #124]	@ (8007c68 <prvAddNewTaskToReadyList+0xc8>)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007bee:	4b20      	ldr	r3, [pc, #128]	@ (8007c70 <prvAddNewTaskToReadyList+0xd0>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	3301      	adds	r3, #1
 8007bf4:	4a1e      	ldr	r2, [pc, #120]	@ (8007c70 <prvAddNewTaskToReadyList+0xd0>)
 8007bf6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8007c70 <prvAddNewTaskToReadyList+0xd0>)
 8007bfa:	681a      	ldr	r2, [r3, #0]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c04:	4b1b      	ldr	r3, [pc, #108]	@ (8007c74 <prvAddNewTaskToReadyList+0xd4>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d903      	bls.n	8007c14 <prvAddNewTaskToReadyList+0x74>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c10:	4a18      	ldr	r2, [pc, #96]	@ (8007c74 <prvAddNewTaskToReadyList+0xd4>)
 8007c12:	6013      	str	r3, [r2, #0]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c18:	4613      	mov	r3, r2
 8007c1a:	009b      	lsls	r3, r3, #2
 8007c1c:	4413      	add	r3, r2
 8007c1e:	009b      	lsls	r3, r3, #2
 8007c20:	4a15      	ldr	r2, [pc, #84]	@ (8007c78 <prvAddNewTaskToReadyList+0xd8>)
 8007c22:	441a      	add	r2, r3
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	3304      	adds	r3, #4
 8007c28:	4619      	mov	r1, r3
 8007c2a:	4610      	mov	r0, r2
 8007c2c:	f7fe fd1b 	bl	8006666 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007c30:	f001 fb6c 	bl	800930c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007c34:	4b0d      	ldr	r3, [pc, #52]	@ (8007c6c <prvAddNewTaskToReadyList+0xcc>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d00e      	beq.n	8007c5a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8007c68 <prvAddNewTaskToReadyList+0xc8>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d207      	bcs.n	8007c5a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8007c7c <prvAddNewTaskToReadyList+0xdc>)
 8007c4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c50:	601a      	str	r2, [r3, #0]
 8007c52:	f3bf 8f4f 	dsb	sy
 8007c56:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c5a:	bf00      	nop
 8007c5c:	3708      	adds	r7, #8
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}
 8007c62:	bf00      	nop
 8007c64:	20000fa0 	.word	0x20000fa0
 8007c68:	20000acc 	.word	0x20000acc
 8007c6c:	20000fac 	.word	0x20000fac
 8007c70:	20000fbc 	.word	0x20000fbc
 8007c74:	20000fa8 	.word	0x20000fa8
 8007c78:	20000ad0 	.word	0x20000ad0
 8007c7c:	e000ed04 	.word	0xe000ed04

08007c80 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b08a      	sub	sp, #40	@ 0x28
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d10b      	bne.n	8007cac <vTaskDelayUntil+0x2c>
	__asm volatile
 8007c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c98:	f383 8811 	msr	BASEPRI, r3
 8007c9c:	f3bf 8f6f 	isb	sy
 8007ca0:	f3bf 8f4f 	dsb	sy
 8007ca4:	617b      	str	r3, [r7, #20]
}
 8007ca6:	bf00      	nop
 8007ca8:	bf00      	nop
 8007caa:	e7fd      	b.n	8007ca8 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d10b      	bne.n	8007cca <vTaskDelayUntil+0x4a>
	__asm volatile
 8007cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cb6:	f383 8811 	msr	BASEPRI, r3
 8007cba:	f3bf 8f6f 	isb	sy
 8007cbe:	f3bf 8f4f 	dsb	sy
 8007cc2:	613b      	str	r3, [r7, #16]
}
 8007cc4:	bf00      	nop
 8007cc6:	bf00      	nop
 8007cc8:	e7fd      	b.n	8007cc6 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8007cca:	4b2a      	ldr	r3, [pc, #168]	@ (8007d74 <vTaskDelayUntil+0xf4>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d00b      	beq.n	8007cea <vTaskDelayUntil+0x6a>
	__asm volatile
 8007cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd6:	f383 8811 	msr	BASEPRI, r3
 8007cda:	f3bf 8f6f 	isb	sy
 8007cde:	f3bf 8f4f 	dsb	sy
 8007ce2:	60fb      	str	r3, [r7, #12]
}
 8007ce4:	bf00      	nop
 8007ce6:	bf00      	nop
 8007ce8:	e7fd      	b.n	8007ce6 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8007cea:	f000 f8b1 	bl	8007e50 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8007cee:	4b22      	ldr	r3, [pc, #136]	@ (8007d78 <vTaskDelayUntil+0xf8>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	683a      	ldr	r2, [r7, #0]
 8007cfa:	4413      	add	r3, r2
 8007cfc:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	6a3a      	ldr	r2, [r7, #32]
 8007d04:	429a      	cmp	r2, r3
 8007d06:	d20b      	bcs.n	8007d20 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	69fa      	ldr	r2, [r7, #28]
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d211      	bcs.n	8007d36 <vTaskDelayUntil+0xb6>
 8007d12:	69fa      	ldr	r2, [r7, #28]
 8007d14:	6a3b      	ldr	r3, [r7, #32]
 8007d16:	429a      	cmp	r2, r3
 8007d18:	d90d      	bls.n	8007d36 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d1e:	e00a      	b.n	8007d36 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	69fa      	ldr	r2, [r7, #28]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d303      	bcc.n	8007d32 <vTaskDelayUntil+0xb2>
 8007d2a:	69fa      	ldr	r2, [r7, #28]
 8007d2c:	6a3b      	ldr	r3, [r7, #32]
 8007d2e:	429a      	cmp	r2, r3
 8007d30:	d901      	bls.n	8007d36 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8007d32:	2301      	movs	r3, #1
 8007d34:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	69fa      	ldr	r2, [r7, #28]
 8007d3a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8007d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d006      	beq.n	8007d50 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8007d42:	69fa      	ldr	r2, [r7, #28]
 8007d44:	6a3b      	ldr	r3, [r7, #32]
 8007d46:	1ad3      	subs	r3, r2, r3
 8007d48:	2100      	movs	r1, #0
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f000 fe14 	bl	8008978 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8007d50:	f000 f88c 	bl	8007e6c <xTaskResumeAll>
 8007d54:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007d56:	69bb      	ldr	r3, [r7, #24]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d107      	bne.n	8007d6c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8007d5c:	4b07      	ldr	r3, [pc, #28]	@ (8007d7c <vTaskDelayUntil+0xfc>)
 8007d5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d62:	601a      	str	r2, [r3, #0]
 8007d64:	f3bf 8f4f 	dsb	sy
 8007d68:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007d6c:	bf00      	nop
 8007d6e:	3728      	adds	r7, #40	@ 0x28
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}
 8007d74:	20000fc8 	.word	0x20000fc8
 8007d78:	20000fa4 	.word	0x20000fa4
 8007d7c:	e000ed04 	.word	0xe000ed04

08007d80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b08a      	sub	sp, #40	@ 0x28
 8007d84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007d86:	2300      	movs	r3, #0
 8007d88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007d8e:	463a      	mov	r2, r7
 8007d90:	1d39      	adds	r1, r7, #4
 8007d92:	f107 0308 	add.w	r3, r7, #8
 8007d96:	4618      	mov	r0, r3
 8007d98:	f7fe fc08 	bl	80065ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007d9c:	6839      	ldr	r1, [r7, #0]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	68ba      	ldr	r2, [r7, #8]
 8007da2:	9202      	str	r2, [sp, #8]
 8007da4:	9301      	str	r3, [sp, #4]
 8007da6:	2300      	movs	r3, #0
 8007da8:	9300      	str	r3, [sp, #0]
 8007daa:	2300      	movs	r3, #0
 8007dac:	460a      	mov	r2, r1
 8007dae:	4922      	ldr	r1, [pc, #136]	@ (8007e38 <vTaskStartScheduler+0xb8>)
 8007db0:	4822      	ldr	r0, [pc, #136]	@ (8007e3c <vTaskStartScheduler+0xbc>)
 8007db2:	f7ff fdbf 	bl	8007934 <xTaskCreateStatic>
 8007db6:	4603      	mov	r3, r0
 8007db8:	4a21      	ldr	r2, [pc, #132]	@ (8007e40 <vTaskStartScheduler+0xc0>)
 8007dba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007dbc:	4b20      	ldr	r3, [pc, #128]	@ (8007e40 <vTaskStartScheduler+0xc0>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d002      	beq.n	8007dca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	617b      	str	r3, [r7, #20]
 8007dc8:	e001      	b.n	8007dce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	2b01      	cmp	r3, #1
 8007dd2:	d102      	bne.n	8007dda <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007dd4:	f000 fe24 	bl	8008a20 <xTimerCreateTimerTask>
 8007dd8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d116      	bne.n	8007e0e <vTaskStartScheduler+0x8e>
	__asm volatile
 8007de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de4:	f383 8811 	msr	BASEPRI, r3
 8007de8:	f3bf 8f6f 	isb	sy
 8007dec:	f3bf 8f4f 	dsb	sy
 8007df0:	613b      	str	r3, [r7, #16]
}
 8007df2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007df4:	4b13      	ldr	r3, [pc, #76]	@ (8007e44 <vTaskStartScheduler+0xc4>)
 8007df6:	f04f 32ff 	mov.w	r2, #4294967295
 8007dfa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007dfc:	4b12      	ldr	r3, [pc, #72]	@ (8007e48 <vTaskStartScheduler+0xc8>)
 8007dfe:	2201      	movs	r2, #1
 8007e00:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007e02:	4b12      	ldr	r3, [pc, #72]	@ (8007e4c <vTaskStartScheduler+0xcc>)
 8007e04:	2200      	movs	r2, #0
 8007e06:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007e08:	f001 f9de 	bl	80091c8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007e0c:	e00f      	b.n	8007e2e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e14:	d10b      	bne.n	8007e2e <vTaskStartScheduler+0xae>
	__asm volatile
 8007e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e1a:	f383 8811 	msr	BASEPRI, r3
 8007e1e:	f3bf 8f6f 	isb	sy
 8007e22:	f3bf 8f4f 	dsb	sy
 8007e26:	60fb      	str	r3, [r7, #12]
}
 8007e28:	bf00      	nop
 8007e2a:	bf00      	nop
 8007e2c:	e7fd      	b.n	8007e2a <vTaskStartScheduler+0xaa>
}
 8007e2e:	bf00      	nop
 8007e30:	3718      	adds	r7, #24
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop
 8007e38:	0800eb98 	.word	0x0800eb98
 8007e3c:	08008491 	.word	0x08008491
 8007e40:	20000fc4 	.word	0x20000fc4
 8007e44:	20000fc0 	.word	0x20000fc0
 8007e48:	20000fac 	.word	0x20000fac
 8007e4c:	20000fa4 	.word	0x20000fa4

08007e50 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007e50:	b480      	push	{r7}
 8007e52:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007e54:	4b04      	ldr	r3, [pc, #16]	@ (8007e68 <vTaskSuspendAll+0x18>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	3301      	adds	r3, #1
 8007e5a:	4a03      	ldr	r2, [pc, #12]	@ (8007e68 <vTaskSuspendAll+0x18>)
 8007e5c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007e5e:	bf00      	nop
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bc80      	pop	{r7}
 8007e64:	4770      	bx	lr
 8007e66:	bf00      	nop
 8007e68:	20000fc8 	.word	0x20000fc8

08007e6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007e72:	2300      	movs	r3, #0
 8007e74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007e76:	2300      	movs	r3, #0
 8007e78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007e7a:	4b42      	ldr	r3, [pc, #264]	@ (8007f84 <xTaskResumeAll+0x118>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d10b      	bne.n	8007e9a <xTaskResumeAll+0x2e>
	__asm volatile
 8007e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e86:	f383 8811 	msr	BASEPRI, r3
 8007e8a:	f3bf 8f6f 	isb	sy
 8007e8e:	f3bf 8f4f 	dsb	sy
 8007e92:	603b      	str	r3, [r7, #0]
}
 8007e94:	bf00      	nop
 8007e96:	bf00      	nop
 8007e98:	e7fd      	b.n	8007e96 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007e9a:	f001 fa07 	bl	80092ac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007e9e:	4b39      	ldr	r3, [pc, #228]	@ (8007f84 <xTaskResumeAll+0x118>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	3b01      	subs	r3, #1
 8007ea4:	4a37      	ldr	r2, [pc, #220]	@ (8007f84 <xTaskResumeAll+0x118>)
 8007ea6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ea8:	4b36      	ldr	r3, [pc, #216]	@ (8007f84 <xTaskResumeAll+0x118>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d162      	bne.n	8007f76 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007eb0:	4b35      	ldr	r3, [pc, #212]	@ (8007f88 <xTaskResumeAll+0x11c>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d05e      	beq.n	8007f76 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007eb8:	e02f      	b.n	8007f1a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007eba:	4b34      	ldr	r3, [pc, #208]	@ (8007f8c <xTaskResumeAll+0x120>)
 8007ebc:	68db      	ldr	r3, [r3, #12]
 8007ebe:	68db      	ldr	r3, [r3, #12]
 8007ec0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	3318      	adds	r3, #24
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f7fe fc28 	bl	800671c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	3304      	adds	r3, #4
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	f7fe fc23 	bl	800671c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eda:	4b2d      	ldr	r3, [pc, #180]	@ (8007f90 <xTaskResumeAll+0x124>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	429a      	cmp	r2, r3
 8007ee0:	d903      	bls.n	8007eea <xTaskResumeAll+0x7e>
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ee6:	4a2a      	ldr	r2, [pc, #168]	@ (8007f90 <xTaskResumeAll+0x124>)
 8007ee8:	6013      	str	r3, [r2, #0]
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eee:	4613      	mov	r3, r2
 8007ef0:	009b      	lsls	r3, r3, #2
 8007ef2:	4413      	add	r3, r2
 8007ef4:	009b      	lsls	r3, r3, #2
 8007ef6:	4a27      	ldr	r2, [pc, #156]	@ (8007f94 <xTaskResumeAll+0x128>)
 8007ef8:	441a      	add	r2, r3
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	3304      	adds	r3, #4
 8007efe:	4619      	mov	r1, r3
 8007f00:	4610      	mov	r0, r2
 8007f02:	f7fe fbb0 	bl	8006666 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f0a:	4b23      	ldr	r3, [pc, #140]	@ (8007f98 <xTaskResumeAll+0x12c>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d302      	bcc.n	8007f1a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007f14:	4b21      	ldr	r3, [pc, #132]	@ (8007f9c <xTaskResumeAll+0x130>)
 8007f16:	2201      	movs	r2, #1
 8007f18:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8007f8c <xTaskResumeAll+0x120>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d1cb      	bne.n	8007eba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d001      	beq.n	8007f2c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007f28:	f000 fb6a 	bl	8008600 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007f2c:	4b1c      	ldr	r3, [pc, #112]	@ (8007fa0 <xTaskResumeAll+0x134>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d010      	beq.n	8007f5a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007f38:	f000 f856 	bl	8007fe8 <xTaskIncrementTick>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d002      	beq.n	8007f48 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007f42:	4b16      	ldr	r3, [pc, #88]	@ (8007f9c <xTaskResumeAll+0x130>)
 8007f44:	2201      	movs	r2, #1
 8007f46:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d1f1      	bne.n	8007f38 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007f54:	4b12      	ldr	r3, [pc, #72]	@ (8007fa0 <xTaskResumeAll+0x134>)
 8007f56:	2200      	movs	r2, #0
 8007f58:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007f5a:	4b10      	ldr	r3, [pc, #64]	@ (8007f9c <xTaskResumeAll+0x130>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d009      	beq.n	8007f76 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007f62:	2301      	movs	r3, #1
 8007f64:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007f66:	4b0f      	ldr	r3, [pc, #60]	@ (8007fa4 <xTaskResumeAll+0x138>)
 8007f68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f6c:	601a      	str	r2, [r3, #0]
 8007f6e:	f3bf 8f4f 	dsb	sy
 8007f72:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007f76:	f001 f9c9 	bl	800930c <vPortExitCritical>

	return xAlreadyYielded;
 8007f7a:	68bb      	ldr	r3, [r7, #8]
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	3710      	adds	r7, #16
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}
 8007f84:	20000fc8 	.word	0x20000fc8
 8007f88:	20000fa0 	.word	0x20000fa0
 8007f8c:	20000f60 	.word	0x20000f60
 8007f90:	20000fa8 	.word	0x20000fa8
 8007f94:	20000ad0 	.word	0x20000ad0
 8007f98:	20000acc 	.word	0x20000acc
 8007f9c:	20000fb4 	.word	0x20000fb4
 8007fa0:	20000fb0 	.word	0x20000fb0
 8007fa4:	e000ed04 	.word	0xe000ed04

08007fa8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b083      	sub	sp, #12
 8007fac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007fae:	4b04      	ldr	r3, [pc, #16]	@ (8007fc0 <xTaskGetTickCount+0x18>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007fb4:	687b      	ldr	r3, [r7, #4]
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	370c      	adds	r7, #12
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bc80      	pop	{r7}
 8007fbe:	4770      	bx	lr
 8007fc0:	20000fa4 	.word	0x20000fa4

08007fc4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b082      	sub	sp, #8
 8007fc8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007fca:	f001 fa31 	bl	8009430 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8007fce:	2300      	movs	r3, #0
 8007fd0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007fd2:	4b04      	ldr	r3, [pc, #16]	@ (8007fe4 <xTaskGetTickCountFromISR+0x20>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007fd8:	683b      	ldr	r3, [r7, #0]
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	3708      	adds	r7, #8
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}
 8007fe2:	bf00      	nop
 8007fe4:	20000fa4 	.word	0x20000fa4

08007fe8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b086      	sub	sp, #24
 8007fec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ff2:	4b4f      	ldr	r3, [pc, #316]	@ (8008130 <xTaskIncrementTick+0x148>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	f040 8090 	bne.w	800811c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007ffc:	4b4d      	ldr	r3, [pc, #308]	@ (8008134 <xTaskIncrementTick+0x14c>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	3301      	adds	r3, #1
 8008002:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008004:	4a4b      	ldr	r2, [pc, #300]	@ (8008134 <xTaskIncrementTick+0x14c>)
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800800a:	693b      	ldr	r3, [r7, #16]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d121      	bne.n	8008054 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008010:	4b49      	ldr	r3, [pc, #292]	@ (8008138 <xTaskIncrementTick+0x150>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00b      	beq.n	8008032 <xTaskIncrementTick+0x4a>
	__asm volatile
 800801a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	603b      	str	r3, [r7, #0]
}
 800802c:	bf00      	nop
 800802e:	bf00      	nop
 8008030:	e7fd      	b.n	800802e <xTaskIncrementTick+0x46>
 8008032:	4b41      	ldr	r3, [pc, #260]	@ (8008138 <xTaskIncrementTick+0x150>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	60fb      	str	r3, [r7, #12]
 8008038:	4b40      	ldr	r3, [pc, #256]	@ (800813c <xTaskIncrementTick+0x154>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4a3e      	ldr	r2, [pc, #248]	@ (8008138 <xTaskIncrementTick+0x150>)
 800803e:	6013      	str	r3, [r2, #0]
 8008040:	4a3e      	ldr	r2, [pc, #248]	@ (800813c <xTaskIncrementTick+0x154>)
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	6013      	str	r3, [r2, #0]
 8008046:	4b3e      	ldr	r3, [pc, #248]	@ (8008140 <xTaskIncrementTick+0x158>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	3301      	adds	r3, #1
 800804c:	4a3c      	ldr	r2, [pc, #240]	@ (8008140 <xTaskIncrementTick+0x158>)
 800804e:	6013      	str	r3, [r2, #0]
 8008050:	f000 fad6 	bl	8008600 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008054:	4b3b      	ldr	r3, [pc, #236]	@ (8008144 <xTaskIncrementTick+0x15c>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	693a      	ldr	r2, [r7, #16]
 800805a:	429a      	cmp	r2, r3
 800805c:	d349      	bcc.n	80080f2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800805e:	4b36      	ldr	r3, [pc, #216]	@ (8008138 <xTaskIncrementTick+0x150>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d104      	bne.n	8008072 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008068:	4b36      	ldr	r3, [pc, #216]	@ (8008144 <xTaskIncrementTick+0x15c>)
 800806a:	f04f 32ff 	mov.w	r2, #4294967295
 800806e:	601a      	str	r2, [r3, #0]
					break;
 8008070:	e03f      	b.n	80080f2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008072:	4b31      	ldr	r3, [pc, #196]	@ (8008138 <xTaskIncrementTick+0x150>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	68db      	ldr	r3, [r3, #12]
 8008078:	68db      	ldr	r3, [r3, #12]
 800807a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008082:	693a      	ldr	r2, [r7, #16]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	429a      	cmp	r2, r3
 8008088:	d203      	bcs.n	8008092 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800808a:	4a2e      	ldr	r2, [pc, #184]	@ (8008144 <xTaskIncrementTick+0x15c>)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008090:	e02f      	b.n	80080f2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	3304      	adds	r3, #4
 8008096:	4618      	mov	r0, r3
 8008098:	f7fe fb40 	bl	800671c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d004      	beq.n	80080ae <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	3318      	adds	r3, #24
 80080a8:	4618      	mov	r0, r3
 80080aa:	f7fe fb37 	bl	800671c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080b2:	4b25      	ldr	r3, [pc, #148]	@ (8008148 <xTaskIncrementTick+0x160>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	429a      	cmp	r2, r3
 80080b8:	d903      	bls.n	80080c2 <xTaskIncrementTick+0xda>
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080be:	4a22      	ldr	r2, [pc, #136]	@ (8008148 <xTaskIncrementTick+0x160>)
 80080c0:	6013      	str	r3, [r2, #0]
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080c6:	4613      	mov	r3, r2
 80080c8:	009b      	lsls	r3, r3, #2
 80080ca:	4413      	add	r3, r2
 80080cc:	009b      	lsls	r3, r3, #2
 80080ce:	4a1f      	ldr	r2, [pc, #124]	@ (800814c <xTaskIncrementTick+0x164>)
 80080d0:	441a      	add	r2, r3
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	3304      	adds	r3, #4
 80080d6:	4619      	mov	r1, r3
 80080d8:	4610      	mov	r0, r2
 80080da:	f7fe fac4 	bl	8006666 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080e2:	4b1b      	ldr	r3, [pc, #108]	@ (8008150 <xTaskIncrementTick+0x168>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e8:	429a      	cmp	r2, r3
 80080ea:	d3b8      	bcc.n	800805e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80080ec:	2301      	movs	r3, #1
 80080ee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080f0:	e7b5      	b.n	800805e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80080f2:	4b17      	ldr	r3, [pc, #92]	@ (8008150 <xTaskIncrementTick+0x168>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080f8:	4914      	ldr	r1, [pc, #80]	@ (800814c <xTaskIncrementTick+0x164>)
 80080fa:	4613      	mov	r3, r2
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	4413      	add	r3, r2
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	440b      	add	r3, r1
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	2b01      	cmp	r3, #1
 8008108:	d901      	bls.n	800810e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800810a:	2301      	movs	r3, #1
 800810c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800810e:	4b11      	ldr	r3, [pc, #68]	@ (8008154 <xTaskIncrementTick+0x16c>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d007      	beq.n	8008126 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008116:	2301      	movs	r3, #1
 8008118:	617b      	str	r3, [r7, #20]
 800811a:	e004      	b.n	8008126 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800811c:	4b0e      	ldr	r3, [pc, #56]	@ (8008158 <xTaskIncrementTick+0x170>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	3301      	adds	r3, #1
 8008122:	4a0d      	ldr	r2, [pc, #52]	@ (8008158 <xTaskIncrementTick+0x170>)
 8008124:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008126:	697b      	ldr	r3, [r7, #20]
}
 8008128:	4618      	mov	r0, r3
 800812a:	3718      	adds	r7, #24
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}
 8008130:	20000fc8 	.word	0x20000fc8
 8008134:	20000fa4 	.word	0x20000fa4
 8008138:	20000f58 	.word	0x20000f58
 800813c:	20000f5c 	.word	0x20000f5c
 8008140:	20000fb8 	.word	0x20000fb8
 8008144:	20000fc0 	.word	0x20000fc0
 8008148:	20000fa8 	.word	0x20000fa8
 800814c:	20000ad0 	.word	0x20000ad0
 8008150:	20000acc 	.word	0x20000acc
 8008154:	20000fb4 	.word	0x20000fb4
 8008158:	20000fb0 	.word	0x20000fb0

0800815c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800815c:	b480      	push	{r7}
 800815e:	b085      	sub	sp, #20
 8008160:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008162:	4b28      	ldr	r3, [pc, #160]	@ (8008204 <vTaskSwitchContext+0xa8>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d003      	beq.n	8008172 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800816a:	4b27      	ldr	r3, [pc, #156]	@ (8008208 <vTaskSwitchContext+0xac>)
 800816c:	2201      	movs	r2, #1
 800816e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008170:	e042      	b.n	80081f8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008172:	4b25      	ldr	r3, [pc, #148]	@ (8008208 <vTaskSwitchContext+0xac>)
 8008174:	2200      	movs	r2, #0
 8008176:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008178:	4b24      	ldr	r3, [pc, #144]	@ (800820c <vTaskSwitchContext+0xb0>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	60fb      	str	r3, [r7, #12]
 800817e:	e011      	b.n	80081a4 <vTaskSwitchContext+0x48>
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d10b      	bne.n	800819e <vTaskSwitchContext+0x42>
	__asm volatile
 8008186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800818a:	f383 8811 	msr	BASEPRI, r3
 800818e:	f3bf 8f6f 	isb	sy
 8008192:	f3bf 8f4f 	dsb	sy
 8008196:	607b      	str	r3, [r7, #4]
}
 8008198:	bf00      	nop
 800819a:	bf00      	nop
 800819c:	e7fd      	b.n	800819a <vTaskSwitchContext+0x3e>
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	3b01      	subs	r3, #1
 80081a2:	60fb      	str	r3, [r7, #12]
 80081a4:	491a      	ldr	r1, [pc, #104]	@ (8008210 <vTaskSwitchContext+0xb4>)
 80081a6:	68fa      	ldr	r2, [r7, #12]
 80081a8:	4613      	mov	r3, r2
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	4413      	add	r3, r2
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	440b      	add	r3, r1
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d0e3      	beq.n	8008180 <vTaskSwitchContext+0x24>
 80081b8:	68fa      	ldr	r2, [r7, #12]
 80081ba:	4613      	mov	r3, r2
 80081bc:	009b      	lsls	r3, r3, #2
 80081be:	4413      	add	r3, r2
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	4a13      	ldr	r2, [pc, #76]	@ (8008210 <vTaskSwitchContext+0xb4>)
 80081c4:	4413      	add	r3, r2
 80081c6:	60bb      	str	r3, [r7, #8]
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	685a      	ldr	r2, [r3, #4]
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	605a      	str	r2, [r3, #4]
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	685a      	ldr	r2, [r3, #4]
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	3308      	adds	r3, #8
 80081da:	429a      	cmp	r2, r3
 80081dc:	d104      	bne.n	80081e8 <vTaskSwitchContext+0x8c>
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	685b      	ldr	r3, [r3, #4]
 80081e2:	685a      	ldr	r2, [r3, #4]
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	605a      	str	r2, [r3, #4]
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	68db      	ldr	r3, [r3, #12]
 80081ee:	4a09      	ldr	r2, [pc, #36]	@ (8008214 <vTaskSwitchContext+0xb8>)
 80081f0:	6013      	str	r3, [r2, #0]
 80081f2:	4a06      	ldr	r2, [pc, #24]	@ (800820c <vTaskSwitchContext+0xb0>)
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	6013      	str	r3, [r2, #0]
}
 80081f8:	bf00      	nop
 80081fa:	3714      	adds	r7, #20
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bc80      	pop	{r7}
 8008200:	4770      	bx	lr
 8008202:	bf00      	nop
 8008204:	20000fc8 	.word	0x20000fc8
 8008208:	20000fb4 	.word	0x20000fb4
 800820c:	20000fa8 	.word	0x20000fa8
 8008210:	20000ad0 	.word	0x20000ad0
 8008214:	20000acc 	.word	0x20000acc

08008218 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d10b      	bne.n	8008240 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800822c:	f383 8811 	msr	BASEPRI, r3
 8008230:	f3bf 8f6f 	isb	sy
 8008234:	f3bf 8f4f 	dsb	sy
 8008238:	60fb      	str	r3, [r7, #12]
}
 800823a:	bf00      	nop
 800823c:	bf00      	nop
 800823e:	e7fd      	b.n	800823c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008240:	4b07      	ldr	r3, [pc, #28]	@ (8008260 <vTaskPlaceOnEventList+0x48>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	3318      	adds	r3, #24
 8008246:	4619      	mov	r1, r3
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f7fe fa2f 	bl	80066ac <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800824e:	2101      	movs	r1, #1
 8008250:	6838      	ldr	r0, [r7, #0]
 8008252:	f000 fb91 	bl	8008978 <prvAddCurrentTaskToDelayedList>
}
 8008256:	bf00      	nop
 8008258:	3710      	adds	r7, #16
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}
 800825e:	bf00      	nop
 8008260:	20000acc 	.word	0x20000acc

08008264 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008264:	b580      	push	{r7, lr}
 8008266:	b086      	sub	sp, #24
 8008268:	af00      	add	r7, sp, #0
 800826a:	60f8      	str	r0, [r7, #12]
 800826c:	60b9      	str	r1, [r7, #8]
 800826e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d10b      	bne.n	800828e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800827a:	f383 8811 	msr	BASEPRI, r3
 800827e:	f3bf 8f6f 	isb	sy
 8008282:	f3bf 8f4f 	dsb	sy
 8008286:	617b      	str	r3, [r7, #20]
}
 8008288:	bf00      	nop
 800828a:	bf00      	nop
 800828c:	e7fd      	b.n	800828a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800828e:	4b0a      	ldr	r3, [pc, #40]	@ (80082b8 <vTaskPlaceOnEventListRestricted+0x54>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	3318      	adds	r3, #24
 8008294:	4619      	mov	r1, r3
 8008296:	68f8      	ldr	r0, [r7, #12]
 8008298:	f7fe f9e5 	bl	8006666 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d002      	beq.n	80082a8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80082a2:	f04f 33ff 	mov.w	r3, #4294967295
 80082a6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80082a8:	6879      	ldr	r1, [r7, #4]
 80082aa:	68b8      	ldr	r0, [r7, #8]
 80082ac:	f000 fb64 	bl	8008978 <prvAddCurrentTaskToDelayedList>
	}
 80082b0:	bf00      	nop
 80082b2:	3718      	adds	r7, #24
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}
 80082b8:	20000acc 	.word	0x20000acc

080082bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b086      	sub	sp, #24
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	68db      	ldr	r3, [r3, #12]
 80082c8:	68db      	ldr	r3, [r3, #12]
 80082ca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d10b      	bne.n	80082ea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80082d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d6:	f383 8811 	msr	BASEPRI, r3
 80082da:	f3bf 8f6f 	isb	sy
 80082de:	f3bf 8f4f 	dsb	sy
 80082e2:	60fb      	str	r3, [r7, #12]
}
 80082e4:	bf00      	nop
 80082e6:	bf00      	nop
 80082e8:	e7fd      	b.n	80082e6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	3318      	adds	r3, #24
 80082ee:	4618      	mov	r0, r3
 80082f0:	f7fe fa14 	bl	800671c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082f4:	4b1d      	ldr	r3, [pc, #116]	@ (800836c <xTaskRemoveFromEventList+0xb0>)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d11d      	bne.n	8008338 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	3304      	adds	r3, #4
 8008300:	4618      	mov	r0, r3
 8008302:	f7fe fa0b 	bl	800671c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800830a:	4b19      	ldr	r3, [pc, #100]	@ (8008370 <xTaskRemoveFromEventList+0xb4>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	429a      	cmp	r2, r3
 8008310:	d903      	bls.n	800831a <xTaskRemoveFromEventList+0x5e>
 8008312:	693b      	ldr	r3, [r7, #16]
 8008314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008316:	4a16      	ldr	r2, [pc, #88]	@ (8008370 <xTaskRemoveFromEventList+0xb4>)
 8008318:	6013      	str	r3, [r2, #0]
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800831e:	4613      	mov	r3, r2
 8008320:	009b      	lsls	r3, r3, #2
 8008322:	4413      	add	r3, r2
 8008324:	009b      	lsls	r3, r3, #2
 8008326:	4a13      	ldr	r2, [pc, #76]	@ (8008374 <xTaskRemoveFromEventList+0xb8>)
 8008328:	441a      	add	r2, r3
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	3304      	adds	r3, #4
 800832e:	4619      	mov	r1, r3
 8008330:	4610      	mov	r0, r2
 8008332:	f7fe f998 	bl	8006666 <vListInsertEnd>
 8008336:	e005      	b.n	8008344 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	3318      	adds	r3, #24
 800833c:	4619      	mov	r1, r3
 800833e:	480e      	ldr	r0, [pc, #56]	@ (8008378 <xTaskRemoveFromEventList+0xbc>)
 8008340:	f7fe f991 	bl	8006666 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008348:	4b0c      	ldr	r3, [pc, #48]	@ (800837c <xTaskRemoveFromEventList+0xc0>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800834e:	429a      	cmp	r2, r3
 8008350:	d905      	bls.n	800835e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008352:	2301      	movs	r3, #1
 8008354:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008356:	4b0a      	ldr	r3, [pc, #40]	@ (8008380 <xTaskRemoveFromEventList+0xc4>)
 8008358:	2201      	movs	r2, #1
 800835a:	601a      	str	r2, [r3, #0]
 800835c:	e001      	b.n	8008362 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800835e:	2300      	movs	r3, #0
 8008360:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008362:	697b      	ldr	r3, [r7, #20]
}
 8008364:	4618      	mov	r0, r3
 8008366:	3718      	adds	r7, #24
 8008368:	46bd      	mov	sp, r7
 800836a:	bd80      	pop	{r7, pc}
 800836c:	20000fc8 	.word	0x20000fc8
 8008370:	20000fa8 	.word	0x20000fa8
 8008374:	20000ad0 	.word	0x20000ad0
 8008378:	20000f60 	.word	0x20000f60
 800837c:	20000acc 	.word	0x20000acc
 8008380:	20000fb4 	.word	0x20000fb4

08008384 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008384:	b480      	push	{r7}
 8008386:	b083      	sub	sp, #12
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800838c:	4b06      	ldr	r3, [pc, #24]	@ (80083a8 <vTaskInternalSetTimeOutState+0x24>)
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008394:	4b05      	ldr	r3, [pc, #20]	@ (80083ac <vTaskInternalSetTimeOutState+0x28>)
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	605a      	str	r2, [r3, #4]
}
 800839c:	bf00      	nop
 800839e:	370c      	adds	r7, #12
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bc80      	pop	{r7}
 80083a4:	4770      	bx	lr
 80083a6:	bf00      	nop
 80083a8:	20000fb8 	.word	0x20000fb8
 80083ac:	20000fa4 	.word	0x20000fa4

080083b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b088      	sub	sp, #32
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d10b      	bne.n	80083d8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80083c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c4:	f383 8811 	msr	BASEPRI, r3
 80083c8:	f3bf 8f6f 	isb	sy
 80083cc:	f3bf 8f4f 	dsb	sy
 80083d0:	613b      	str	r3, [r7, #16]
}
 80083d2:	bf00      	nop
 80083d4:	bf00      	nop
 80083d6:	e7fd      	b.n	80083d4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d10b      	bne.n	80083f6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80083de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e2:	f383 8811 	msr	BASEPRI, r3
 80083e6:	f3bf 8f6f 	isb	sy
 80083ea:	f3bf 8f4f 	dsb	sy
 80083ee:	60fb      	str	r3, [r7, #12]
}
 80083f0:	bf00      	nop
 80083f2:	bf00      	nop
 80083f4:	e7fd      	b.n	80083f2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80083f6:	f000 ff59 	bl	80092ac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80083fa:	4b1d      	ldr	r3, [pc, #116]	@ (8008470 <xTaskCheckForTimeOut+0xc0>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	685b      	ldr	r3, [r3, #4]
 8008404:	69ba      	ldr	r2, [r7, #24]
 8008406:	1ad3      	subs	r3, r2, r3
 8008408:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008412:	d102      	bne.n	800841a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008414:	2300      	movs	r3, #0
 8008416:	61fb      	str	r3, [r7, #28]
 8008418:	e023      	b.n	8008462 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681a      	ldr	r2, [r3, #0]
 800841e:	4b15      	ldr	r3, [pc, #84]	@ (8008474 <xTaskCheckForTimeOut+0xc4>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	429a      	cmp	r2, r3
 8008424:	d007      	beq.n	8008436 <xTaskCheckForTimeOut+0x86>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	69ba      	ldr	r2, [r7, #24]
 800842c:	429a      	cmp	r2, r3
 800842e:	d302      	bcc.n	8008436 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008430:	2301      	movs	r3, #1
 8008432:	61fb      	str	r3, [r7, #28]
 8008434:	e015      	b.n	8008462 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	697a      	ldr	r2, [r7, #20]
 800843c:	429a      	cmp	r2, r3
 800843e:	d20b      	bcs.n	8008458 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	681a      	ldr	r2, [r3, #0]
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	1ad2      	subs	r2, r2, r3
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f7ff ff99 	bl	8008384 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008452:	2300      	movs	r3, #0
 8008454:	61fb      	str	r3, [r7, #28]
 8008456:	e004      	b.n	8008462 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	2200      	movs	r2, #0
 800845c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800845e:	2301      	movs	r3, #1
 8008460:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008462:	f000 ff53 	bl	800930c <vPortExitCritical>

	return xReturn;
 8008466:	69fb      	ldr	r3, [r7, #28]
}
 8008468:	4618      	mov	r0, r3
 800846a:	3720      	adds	r7, #32
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}
 8008470:	20000fa4 	.word	0x20000fa4
 8008474:	20000fb8 	.word	0x20000fb8

08008478 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008478:	b480      	push	{r7}
 800847a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800847c:	4b03      	ldr	r3, [pc, #12]	@ (800848c <vTaskMissedYield+0x14>)
 800847e:	2201      	movs	r2, #1
 8008480:	601a      	str	r2, [r3, #0]
}
 8008482:	bf00      	nop
 8008484:	46bd      	mov	sp, r7
 8008486:	bc80      	pop	{r7}
 8008488:	4770      	bx	lr
 800848a:	bf00      	nop
 800848c:	20000fb4 	.word	0x20000fb4

08008490 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b082      	sub	sp, #8
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008498:	f000 f854 	bl	8008544 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800849c:	4b07      	ldr	r3, [pc, #28]	@ (80084bc <prvIdleTask+0x2c>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2b01      	cmp	r3, #1
 80084a2:	d907      	bls.n	80084b4 <prvIdleTask+0x24>
			{
				taskYIELD();
 80084a4:	4b06      	ldr	r3, [pc, #24]	@ (80084c0 <prvIdleTask+0x30>)
 80084a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084aa:	601a      	str	r2, [r3, #0]
 80084ac:	f3bf 8f4f 	dsb	sy
 80084b0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80084b4:	f7f8 fdec 	bl	8001090 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80084b8:	e7ee      	b.n	8008498 <prvIdleTask+0x8>
 80084ba:	bf00      	nop
 80084bc:	20000ad0 	.word	0x20000ad0
 80084c0:	e000ed04 	.word	0xe000ed04

080084c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b082      	sub	sp, #8
 80084c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80084ca:	2300      	movs	r3, #0
 80084cc:	607b      	str	r3, [r7, #4]
 80084ce:	e00c      	b.n	80084ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80084d0:	687a      	ldr	r2, [r7, #4]
 80084d2:	4613      	mov	r3, r2
 80084d4:	009b      	lsls	r3, r3, #2
 80084d6:	4413      	add	r3, r2
 80084d8:	009b      	lsls	r3, r3, #2
 80084da:	4a12      	ldr	r2, [pc, #72]	@ (8008524 <prvInitialiseTaskLists+0x60>)
 80084dc:	4413      	add	r3, r2
 80084de:	4618      	mov	r0, r3
 80084e0:	f7fe f896 	bl	8006610 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	3301      	adds	r3, #1
 80084e8:	607b      	str	r3, [r7, #4]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2b37      	cmp	r3, #55	@ 0x37
 80084ee:	d9ef      	bls.n	80084d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80084f0:	480d      	ldr	r0, [pc, #52]	@ (8008528 <prvInitialiseTaskLists+0x64>)
 80084f2:	f7fe f88d 	bl	8006610 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80084f6:	480d      	ldr	r0, [pc, #52]	@ (800852c <prvInitialiseTaskLists+0x68>)
 80084f8:	f7fe f88a 	bl	8006610 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80084fc:	480c      	ldr	r0, [pc, #48]	@ (8008530 <prvInitialiseTaskLists+0x6c>)
 80084fe:	f7fe f887 	bl	8006610 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008502:	480c      	ldr	r0, [pc, #48]	@ (8008534 <prvInitialiseTaskLists+0x70>)
 8008504:	f7fe f884 	bl	8006610 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008508:	480b      	ldr	r0, [pc, #44]	@ (8008538 <prvInitialiseTaskLists+0x74>)
 800850a:	f7fe f881 	bl	8006610 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800850e:	4b0b      	ldr	r3, [pc, #44]	@ (800853c <prvInitialiseTaskLists+0x78>)
 8008510:	4a05      	ldr	r2, [pc, #20]	@ (8008528 <prvInitialiseTaskLists+0x64>)
 8008512:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008514:	4b0a      	ldr	r3, [pc, #40]	@ (8008540 <prvInitialiseTaskLists+0x7c>)
 8008516:	4a05      	ldr	r2, [pc, #20]	@ (800852c <prvInitialiseTaskLists+0x68>)
 8008518:	601a      	str	r2, [r3, #0]
}
 800851a:	bf00      	nop
 800851c:	3708      	adds	r7, #8
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}
 8008522:	bf00      	nop
 8008524:	20000ad0 	.word	0x20000ad0
 8008528:	20000f30 	.word	0x20000f30
 800852c:	20000f44 	.word	0x20000f44
 8008530:	20000f60 	.word	0x20000f60
 8008534:	20000f74 	.word	0x20000f74
 8008538:	20000f8c 	.word	0x20000f8c
 800853c:	20000f58 	.word	0x20000f58
 8008540:	20000f5c 	.word	0x20000f5c

08008544 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b082      	sub	sp, #8
 8008548:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800854a:	e019      	b.n	8008580 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800854c:	f000 feae 	bl	80092ac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008550:	4b10      	ldr	r3, [pc, #64]	@ (8008594 <prvCheckTasksWaitingTermination+0x50>)
 8008552:	68db      	ldr	r3, [r3, #12]
 8008554:	68db      	ldr	r3, [r3, #12]
 8008556:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	3304      	adds	r3, #4
 800855c:	4618      	mov	r0, r3
 800855e:	f7fe f8dd 	bl	800671c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008562:	4b0d      	ldr	r3, [pc, #52]	@ (8008598 <prvCheckTasksWaitingTermination+0x54>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	3b01      	subs	r3, #1
 8008568:	4a0b      	ldr	r2, [pc, #44]	@ (8008598 <prvCheckTasksWaitingTermination+0x54>)
 800856a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800856c:	4b0b      	ldr	r3, [pc, #44]	@ (800859c <prvCheckTasksWaitingTermination+0x58>)
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	3b01      	subs	r3, #1
 8008572:	4a0a      	ldr	r2, [pc, #40]	@ (800859c <prvCheckTasksWaitingTermination+0x58>)
 8008574:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008576:	f000 fec9 	bl	800930c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f000 f810 	bl	80085a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008580:	4b06      	ldr	r3, [pc, #24]	@ (800859c <prvCheckTasksWaitingTermination+0x58>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d1e1      	bne.n	800854c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008588:	bf00      	nop
 800858a:	bf00      	nop
 800858c:	3708      	adds	r7, #8
 800858e:	46bd      	mov	sp, r7
 8008590:	bd80      	pop	{r7, pc}
 8008592:	bf00      	nop
 8008594:	20000f74 	.word	0x20000f74
 8008598:	20000fa0 	.word	0x20000fa0
 800859c:	20000f88 	.word	0x20000f88

080085a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b084      	sub	sp, #16
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d108      	bne.n	80085c4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085b6:	4618      	mov	r0, r3
 80085b8:	f001 f848 	bl	800964c <vPortFree>
				vPortFree( pxTCB );
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f001 f845 	bl	800964c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80085c2:	e019      	b.n	80085f8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	d103      	bne.n	80085d6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f001 f83c 	bl	800964c <vPortFree>
	}
 80085d4:	e010      	b.n	80085f8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80085dc:	2b02      	cmp	r3, #2
 80085de:	d00b      	beq.n	80085f8 <prvDeleteTCB+0x58>
	__asm volatile
 80085e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e4:	f383 8811 	msr	BASEPRI, r3
 80085e8:	f3bf 8f6f 	isb	sy
 80085ec:	f3bf 8f4f 	dsb	sy
 80085f0:	60fb      	str	r3, [r7, #12]
}
 80085f2:	bf00      	nop
 80085f4:	bf00      	nop
 80085f6:	e7fd      	b.n	80085f4 <prvDeleteTCB+0x54>
	}
 80085f8:	bf00      	nop
 80085fa:	3710      	adds	r7, #16
 80085fc:	46bd      	mov	sp, r7
 80085fe:	bd80      	pop	{r7, pc}

08008600 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008600:	b480      	push	{r7}
 8008602:	b083      	sub	sp, #12
 8008604:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008606:	4b0c      	ldr	r3, [pc, #48]	@ (8008638 <prvResetNextTaskUnblockTime+0x38>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d104      	bne.n	800861a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008610:	4b0a      	ldr	r3, [pc, #40]	@ (800863c <prvResetNextTaskUnblockTime+0x3c>)
 8008612:	f04f 32ff 	mov.w	r2, #4294967295
 8008616:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008618:	e008      	b.n	800862c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800861a:	4b07      	ldr	r3, [pc, #28]	@ (8008638 <prvResetNextTaskUnblockTime+0x38>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	68db      	ldr	r3, [r3, #12]
 8008620:	68db      	ldr	r3, [r3, #12]
 8008622:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	4a04      	ldr	r2, [pc, #16]	@ (800863c <prvResetNextTaskUnblockTime+0x3c>)
 800862a:	6013      	str	r3, [r2, #0]
}
 800862c:	bf00      	nop
 800862e:	370c      	adds	r7, #12
 8008630:	46bd      	mov	sp, r7
 8008632:	bc80      	pop	{r7}
 8008634:	4770      	bx	lr
 8008636:	bf00      	nop
 8008638:	20000f58 	.word	0x20000f58
 800863c:	20000fc0 	.word	0x20000fc0

08008640 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8008640:	b480      	push	{r7}
 8008642:	b083      	sub	sp, #12
 8008644:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8008646:	4b04      	ldr	r3, [pc, #16]	@ (8008658 <xTaskGetCurrentTaskHandle+0x18>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800864c:	687b      	ldr	r3, [r7, #4]
	}
 800864e:	4618      	mov	r0, r3
 8008650:	370c      	adds	r7, #12
 8008652:	46bd      	mov	sp, r7
 8008654:	bc80      	pop	{r7}
 8008656:	4770      	bx	lr
 8008658:	20000acc 	.word	0x20000acc

0800865c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800865c:	b480      	push	{r7}
 800865e:	b083      	sub	sp, #12
 8008660:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008662:	4b0b      	ldr	r3, [pc, #44]	@ (8008690 <xTaskGetSchedulerState+0x34>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d102      	bne.n	8008670 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800866a:	2301      	movs	r3, #1
 800866c:	607b      	str	r3, [r7, #4]
 800866e:	e008      	b.n	8008682 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008670:	4b08      	ldr	r3, [pc, #32]	@ (8008694 <xTaskGetSchedulerState+0x38>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d102      	bne.n	800867e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008678:	2302      	movs	r3, #2
 800867a:	607b      	str	r3, [r7, #4]
 800867c:	e001      	b.n	8008682 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800867e:	2300      	movs	r3, #0
 8008680:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008682:	687b      	ldr	r3, [r7, #4]
	}
 8008684:	4618      	mov	r0, r3
 8008686:	370c      	adds	r7, #12
 8008688:	46bd      	mov	sp, r7
 800868a:	bc80      	pop	{r7}
 800868c:	4770      	bx	lr
 800868e:	bf00      	nop
 8008690:	20000fac 	.word	0x20000fac
 8008694:	20000fc8 	.word	0x20000fc8

08008698 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008698:	b580      	push	{r7, lr}
 800869a:	b084      	sub	sp, #16
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80086a4:	2300      	movs	r3, #0
 80086a6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d051      	beq.n	8008752 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086b2:	4b2a      	ldr	r3, [pc, #168]	@ (800875c <xTaskPriorityInherit+0xc4>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086b8:	429a      	cmp	r2, r3
 80086ba:	d241      	bcs.n	8008740 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	699b      	ldr	r3, [r3, #24]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	db06      	blt.n	80086d2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086c4:	4b25      	ldr	r3, [pc, #148]	@ (800875c <xTaskPriorityInherit+0xc4>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086ca:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	6959      	ldr	r1, [r3, #20]
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086da:	4613      	mov	r3, r2
 80086dc:	009b      	lsls	r3, r3, #2
 80086de:	4413      	add	r3, r2
 80086e0:	009b      	lsls	r3, r3, #2
 80086e2:	4a1f      	ldr	r2, [pc, #124]	@ (8008760 <xTaskPriorityInherit+0xc8>)
 80086e4:	4413      	add	r3, r2
 80086e6:	4299      	cmp	r1, r3
 80086e8:	d122      	bne.n	8008730 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	3304      	adds	r3, #4
 80086ee:	4618      	mov	r0, r3
 80086f0:	f7fe f814 	bl	800671c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80086f4:	4b19      	ldr	r3, [pc, #100]	@ (800875c <xTaskPriorityInherit+0xc4>)
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008702:	4b18      	ldr	r3, [pc, #96]	@ (8008764 <xTaskPriorityInherit+0xcc>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	429a      	cmp	r2, r3
 8008708:	d903      	bls.n	8008712 <xTaskPriorityInherit+0x7a>
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800870e:	4a15      	ldr	r2, [pc, #84]	@ (8008764 <xTaskPriorityInherit+0xcc>)
 8008710:	6013      	str	r3, [r2, #0]
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008716:	4613      	mov	r3, r2
 8008718:	009b      	lsls	r3, r3, #2
 800871a:	4413      	add	r3, r2
 800871c:	009b      	lsls	r3, r3, #2
 800871e:	4a10      	ldr	r2, [pc, #64]	@ (8008760 <xTaskPriorityInherit+0xc8>)
 8008720:	441a      	add	r2, r3
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	3304      	adds	r3, #4
 8008726:	4619      	mov	r1, r3
 8008728:	4610      	mov	r0, r2
 800872a:	f7fd ff9c 	bl	8006666 <vListInsertEnd>
 800872e:	e004      	b.n	800873a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008730:	4b0a      	ldr	r3, [pc, #40]	@ (800875c <xTaskPriorityInherit+0xc4>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800873a:	2301      	movs	r3, #1
 800873c:	60fb      	str	r3, [r7, #12]
 800873e:	e008      	b.n	8008752 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008744:	4b05      	ldr	r3, [pc, #20]	@ (800875c <xTaskPriorityInherit+0xc4>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800874a:	429a      	cmp	r2, r3
 800874c:	d201      	bcs.n	8008752 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800874e:	2301      	movs	r3, #1
 8008750:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008752:	68fb      	ldr	r3, [r7, #12]
	}
 8008754:	4618      	mov	r0, r3
 8008756:	3710      	adds	r7, #16
 8008758:	46bd      	mov	sp, r7
 800875a:	bd80      	pop	{r7, pc}
 800875c:	20000acc 	.word	0x20000acc
 8008760:	20000ad0 	.word	0x20000ad0
 8008764:	20000fa8 	.word	0x20000fa8

08008768 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008768:	b580      	push	{r7, lr}
 800876a:	b086      	sub	sp, #24
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008774:	2300      	movs	r3, #0
 8008776:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d058      	beq.n	8008830 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800877e:	4b2f      	ldr	r3, [pc, #188]	@ (800883c <xTaskPriorityDisinherit+0xd4>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	693a      	ldr	r2, [r7, #16]
 8008784:	429a      	cmp	r2, r3
 8008786:	d00b      	beq.n	80087a0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800878c:	f383 8811 	msr	BASEPRI, r3
 8008790:	f3bf 8f6f 	isb	sy
 8008794:	f3bf 8f4f 	dsb	sy
 8008798:	60fb      	str	r3, [r7, #12]
}
 800879a:	bf00      	nop
 800879c:	bf00      	nop
 800879e:	e7fd      	b.n	800879c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d10b      	bne.n	80087c0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80087a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ac:	f383 8811 	msr	BASEPRI, r3
 80087b0:	f3bf 8f6f 	isb	sy
 80087b4:	f3bf 8f4f 	dsb	sy
 80087b8:	60bb      	str	r3, [r7, #8]
}
 80087ba:	bf00      	nop
 80087bc:	bf00      	nop
 80087be:	e7fd      	b.n	80087bc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087c4:	1e5a      	subs	r2, r3, #1
 80087c6:	693b      	ldr	r3, [r7, #16]
 80087c8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80087ca:	693b      	ldr	r3, [r7, #16]
 80087cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087d2:	429a      	cmp	r2, r3
 80087d4:	d02c      	beq.n	8008830 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d128      	bne.n	8008830 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	3304      	adds	r3, #4
 80087e2:	4618      	mov	r0, r3
 80087e4:	f7fd ff9a 	bl	800671c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80087ec:	693b      	ldr	r3, [r7, #16]
 80087ee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087f4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008800:	4b0f      	ldr	r3, [pc, #60]	@ (8008840 <xTaskPriorityDisinherit+0xd8>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	429a      	cmp	r2, r3
 8008806:	d903      	bls.n	8008810 <xTaskPriorityDisinherit+0xa8>
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800880c:	4a0c      	ldr	r2, [pc, #48]	@ (8008840 <xTaskPriorityDisinherit+0xd8>)
 800880e:	6013      	str	r3, [r2, #0]
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008814:	4613      	mov	r3, r2
 8008816:	009b      	lsls	r3, r3, #2
 8008818:	4413      	add	r3, r2
 800881a:	009b      	lsls	r3, r3, #2
 800881c:	4a09      	ldr	r2, [pc, #36]	@ (8008844 <xTaskPriorityDisinherit+0xdc>)
 800881e:	441a      	add	r2, r3
 8008820:	693b      	ldr	r3, [r7, #16]
 8008822:	3304      	adds	r3, #4
 8008824:	4619      	mov	r1, r3
 8008826:	4610      	mov	r0, r2
 8008828:	f7fd ff1d 	bl	8006666 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800882c:	2301      	movs	r3, #1
 800882e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008830:	697b      	ldr	r3, [r7, #20]
	}
 8008832:	4618      	mov	r0, r3
 8008834:	3718      	adds	r7, #24
 8008836:	46bd      	mov	sp, r7
 8008838:	bd80      	pop	{r7, pc}
 800883a:	bf00      	nop
 800883c:	20000acc 	.word	0x20000acc
 8008840:	20000fa8 	.word	0x20000fa8
 8008844:	20000ad0 	.word	0x20000ad0

08008848 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008848:	b580      	push	{r7, lr}
 800884a:	b088      	sub	sp, #32
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008856:	2301      	movs	r3, #1
 8008858:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d06c      	beq.n	800893a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008860:	69bb      	ldr	r3, [r7, #24]
 8008862:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008864:	2b00      	cmp	r3, #0
 8008866:	d10b      	bne.n	8008880 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800886c:	f383 8811 	msr	BASEPRI, r3
 8008870:	f3bf 8f6f 	isb	sy
 8008874:	f3bf 8f4f 	dsb	sy
 8008878:	60fb      	str	r3, [r7, #12]
}
 800887a:	bf00      	nop
 800887c:	bf00      	nop
 800887e:	e7fd      	b.n	800887c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008880:	69bb      	ldr	r3, [r7, #24]
 8008882:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008884:	683a      	ldr	r2, [r7, #0]
 8008886:	429a      	cmp	r2, r3
 8008888:	d902      	bls.n	8008890 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	61fb      	str	r3, [r7, #28]
 800888e:	e002      	b.n	8008896 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008890:	69bb      	ldr	r3, [r7, #24]
 8008892:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008894:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008896:	69bb      	ldr	r3, [r7, #24]
 8008898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800889a:	69fa      	ldr	r2, [r7, #28]
 800889c:	429a      	cmp	r2, r3
 800889e:	d04c      	beq.n	800893a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80088a0:	69bb      	ldr	r3, [r7, #24]
 80088a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088a4:	697a      	ldr	r2, [r7, #20]
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d147      	bne.n	800893a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80088aa:	4b26      	ldr	r3, [pc, #152]	@ (8008944 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	69ba      	ldr	r2, [r7, #24]
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d10b      	bne.n	80088cc <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80088b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088b8:	f383 8811 	msr	BASEPRI, r3
 80088bc:	f3bf 8f6f 	isb	sy
 80088c0:	f3bf 8f4f 	dsb	sy
 80088c4:	60bb      	str	r3, [r7, #8]
}
 80088c6:	bf00      	nop
 80088c8:	bf00      	nop
 80088ca:	e7fd      	b.n	80088c8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80088cc:	69bb      	ldr	r3, [r7, #24]
 80088ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088d0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80088d2:	69bb      	ldr	r3, [r7, #24]
 80088d4:	69fa      	ldr	r2, [r7, #28]
 80088d6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80088d8:	69bb      	ldr	r3, [r7, #24]
 80088da:	699b      	ldr	r3, [r3, #24]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	db04      	blt.n	80088ea <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088e0:	69fb      	ldr	r3, [r7, #28]
 80088e2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80088e6:	69bb      	ldr	r3, [r7, #24]
 80088e8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80088ea:	69bb      	ldr	r3, [r7, #24]
 80088ec:	6959      	ldr	r1, [r3, #20]
 80088ee:	693a      	ldr	r2, [r7, #16]
 80088f0:	4613      	mov	r3, r2
 80088f2:	009b      	lsls	r3, r3, #2
 80088f4:	4413      	add	r3, r2
 80088f6:	009b      	lsls	r3, r3, #2
 80088f8:	4a13      	ldr	r2, [pc, #76]	@ (8008948 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80088fa:	4413      	add	r3, r2
 80088fc:	4299      	cmp	r1, r3
 80088fe:	d11c      	bne.n	800893a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008900:	69bb      	ldr	r3, [r7, #24]
 8008902:	3304      	adds	r3, #4
 8008904:	4618      	mov	r0, r3
 8008906:	f7fd ff09 	bl	800671c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800890a:	69bb      	ldr	r3, [r7, #24]
 800890c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800890e:	4b0f      	ldr	r3, [pc, #60]	@ (800894c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	429a      	cmp	r2, r3
 8008914:	d903      	bls.n	800891e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800891a:	4a0c      	ldr	r2, [pc, #48]	@ (800894c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800891c:	6013      	str	r3, [r2, #0]
 800891e:	69bb      	ldr	r3, [r7, #24]
 8008920:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008922:	4613      	mov	r3, r2
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	4413      	add	r3, r2
 8008928:	009b      	lsls	r3, r3, #2
 800892a:	4a07      	ldr	r2, [pc, #28]	@ (8008948 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800892c:	441a      	add	r2, r3
 800892e:	69bb      	ldr	r3, [r7, #24]
 8008930:	3304      	adds	r3, #4
 8008932:	4619      	mov	r1, r3
 8008934:	4610      	mov	r0, r2
 8008936:	f7fd fe96 	bl	8006666 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800893a:	bf00      	nop
 800893c:	3720      	adds	r7, #32
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}
 8008942:	bf00      	nop
 8008944:	20000acc 	.word	0x20000acc
 8008948:	20000ad0 	.word	0x20000ad0
 800894c:	20000fa8 	.word	0x20000fa8

08008950 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008950:	b480      	push	{r7}
 8008952:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008954:	4b07      	ldr	r3, [pc, #28]	@ (8008974 <pvTaskIncrementMutexHeldCount+0x24>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d004      	beq.n	8008966 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800895c:	4b05      	ldr	r3, [pc, #20]	@ (8008974 <pvTaskIncrementMutexHeldCount+0x24>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008962:	3201      	adds	r2, #1
 8008964:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008966:	4b03      	ldr	r3, [pc, #12]	@ (8008974 <pvTaskIncrementMutexHeldCount+0x24>)
 8008968:	681b      	ldr	r3, [r3, #0]
	}
 800896a:	4618      	mov	r0, r3
 800896c:	46bd      	mov	sp, r7
 800896e:	bc80      	pop	{r7}
 8008970:	4770      	bx	lr
 8008972:	bf00      	nop
 8008974:	20000acc 	.word	0x20000acc

08008978 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b084      	sub	sp, #16
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
 8008980:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008982:	4b21      	ldr	r3, [pc, #132]	@ (8008a08 <prvAddCurrentTaskToDelayedList+0x90>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008988:	4b20      	ldr	r3, [pc, #128]	@ (8008a0c <prvAddCurrentTaskToDelayedList+0x94>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	3304      	adds	r3, #4
 800898e:	4618      	mov	r0, r3
 8008990:	f7fd fec4 	bl	800671c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800899a:	d10a      	bne.n	80089b2 <prvAddCurrentTaskToDelayedList+0x3a>
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d007      	beq.n	80089b2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089a2:	4b1a      	ldr	r3, [pc, #104]	@ (8008a0c <prvAddCurrentTaskToDelayedList+0x94>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	3304      	adds	r3, #4
 80089a8:	4619      	mov	r1, r3
 80089aa:	4819      	ldr	r0, [pc, #100]	@ (8008a10 <prvAddCurrentTaskToDelayedList+0x98>)
 80089ac:	f7fd fe5b 	bl	8006666 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80089b0:	e026      	b.n	8008a00 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80089b2:	68fa      	ldr	r2, [r7, #12]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	4413      	add	r3, r2
 80089b8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80089ba:	4b14      	ldr	r3, [pc, #80]	@ (8008a0c <prvAddCurrentTaskToDelayedList+0x94>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	68ba      	ldr	r2, [r7, #8]
 80089c0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80089c2:	68ba      	ldr	r2, [r7, #8]
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	429a      	cmp	r2, r3
 80089c8:	d209      	bcs.n	80089de <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089ca:	4b12      	ldr	r3, [pc, #72]	@ (8008a14 <prvAddCurrentTaskToDelayedList+0x9c>)
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	4b0f      	ldr	r3, [pc, #60]	@ (8008a0c <prvAddCurrentTaskToDelayedList+0x94>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	3304      	adds	r3, #4
 80089d4:	4619      	mov	r1, r3
 80089d6:	4610      	mov	r0, r2
 80089d8:	f7fd fe68 	bl	80066ac <vListInsert>
}
 80089dc:	e010      	b.n	8008a00 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089de:	4b0e      	ldr	r3, [pc, #56]	@ (8008a18 <prvAddCurrentTaskToDelayedList+0xa0>)
 80089e0:	681a      	ldr	r2, [r3, #0]
 80089e2:	4b0a      	ldr	r3, [pc, #40]	@ (8008a0c <prvAddCurrentTaskToDelayedList+0x94>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	3304      	adds	r3, #4
 80089e8:	4619      	mov	r1, r3
 80089ea:	4610      	mov	r0, r2
 80089ec:	f7fd fe5e 	bl	80066ac <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80089f0:	4b0a      	ldr	r3, [pc, #40]	@ (8008a1c <prvAddCurrentTaskToDelayedList+0xa4>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	68ba      	ldr	r2, [r7, #8]
 80089f6:	429a      	cmp	r2, r3
 80089f8:	d202      	bcs.n	8008a00 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80089fa:	4a08      	ldr	r2, [pc, #32]	@ (8008a1c <prvAddCurrentTaskToDelayedList+0xa4>)
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	6013      	str	r3, [r2, #0]
}
 8008a00:	bf00      	nop
 8008a02:	3710      	adds	r7, #16
 8008a04:	46bd      	mov	sp, r7
 8008a06:	bd80      	pop	{r7, pc}
 8008a08:	20000fa4 	.word	0x20000fa4
 8008a0c:	20000acc 	.word	0x20000acc
 8008a10:	20000f8c 	.word	0x20000f8c
 8008a14:	20000f5c 	.word	0x20000f5c
 8008a18:	20000f58 	.word	0x20000f58
 8008a1c:	20000fc0 	.word	0x20000fc0

08008a20 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b08a      	sub	sp, #40	@ 0x28
 8008a24:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008a26:	2300      	movs	r3, #0
 8008a28:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008a2a:	f000 fb11 	bl	8009050 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8008aa4 <xTimerCreateTimerTask+0x84>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d021      	beq.n	8008a7a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008a36:	2300      	movs	r3, #0
 8008a38:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008a3e:	1d3a      	adds	r2, r7, #4
 8008a40:	f107 0108 	add.w	r1, r7, #8
 8008a44:	f107 030c 	add.w	r3, r7, #12
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f7fd fdc7 	bl	80065dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008a4e:	6879      	ldr	r1, [r7, #4]
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	68fa      	ldr	r2, [r7, #12]
 8008a54:	9202      	str	r2, [sp, #8]
 8008a56:	9301      	str	r3, [sp, #4]
 8008a58:	2302      	movs	r3, #2
 8008a5a:	9300      	str	r3, [sp, #0]
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	460a      	mov	r2, r1
 8008a60:	4911      	ldr	r1, [pc, #68]	@ (8008aa8 <xTimerCreateTimerTask+0x88>)
 8008a62:	4812      	ldr	r0, [pc, #72]	@ (8008aac <xTimerCreateTimerTask+0x8c>)
 8008a64:	f7fe ff66 	bl	8007934 <xTaskCreateStatic>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	4a11      	ldr	r2, [pc, #68]	@ (8008ab0 <xTimerCreateTimerTask+0x90>)
 8008a6c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008a6e:	4b10      	ldr	r3, [pc, #64]	@ (8008ab0 <xTimerCreateTimerTask+0x90>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d001      	beq.n	8008a7a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008a76:	2301      	movs	r3, #1
 8008a78:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d10b      	bne.n	8008a98 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a84:	f383 8811 	msr	BASEPRI, r3
 8008a88:	f3bf 8f6f 	isb	sy
 8008a8c:	f3bf 8f4f 	dsb	sy
 8008a90:	613b      	str	r3, [r7, #16]
}
 8008a92:	bf00      	nop
 8008a94:	bf00      	nop
 8008a96:	e7fd      	b.n	8008a94 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008a98:	697b      	ldr	r3, [r7, #20]
}
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	3718      	adds	r7, #24
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}
 8008aa2:	bf00      	nop
 8008aa4:	20000ffc 	.word	0x20000ffc
 8008aa8:	0800eba0 	.word	0x0800eba0
 8008aac:	08008bed 	.word	0x08008bed
 8008ab0:	20001000 	.word	0x20001000

08008ab4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b08a      	sub	sp, #40	@ 0x28
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	60f8      	str	r0, [r7, #12]
 8008abc:	60b9      	str	r1, [r7, #8]
 8008abe:	607a      	str	r2, [r7, #4]
 8008ac0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d10b      	bne.n	8008ae4 <xTimerGenericCommand+0x30>
	__asm volatile
 8008acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ad0:	f383 8811 	msr	BASEPRI, r3
 8008ad4:	f3bf 8f6f 	isb	sy
 8008ad8:	f3bf 8f4f 	dsb	sy
 8008adc:	623b      	str	r3, [r7, #32]
}
 8008ade:	bf00      	nop
 8008ae0:	bf00      	nop
 8008ae2:	e7fd      	b.n	8008ae0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008ae4:	4b19      	ldr	r3, [pc, #100]	@ (8008b4c <xTimerGenericCommand+0x98>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d02a      	beq.n	8008b42 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	2b05      	cmp	r3, #5
 8008afc:	dc18      	bgt.n	8008b30 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008afe:	f7ff fdad 	bl	800865c <xTaskGetSchedulerState>
 8008b02:	4603      	mov	r3, r0
 8008b04:	2b02      	cmp	r3, #2
 8008b06:	d109      	bne.n	8008b1c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008b08:	4b10      	ldr	r3, [pc, #64]	@ (8008b4c <xTimerGenericCommand+0x98>)
 8008b0a:	6818      	ldr	r0, [r3, #0]
 8008b0c:	f107 0110 	add.w	r1, r7, #16
 8008b10:	2300      	movs	r3, #0
 8008b12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b14:	f7fe f898 	bl	8006c48 <xQueueGenericSend>
 8008b18:	6278      	str	r0, [r7, #36]	@ 0x24
 8008b1a:	e012      	b.n	8008b42 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8008b4c <xTimerGenericCommand+0x98>)
 8008b1e:	6818      	ldr	r0, [r3, #0]
 8008b20:	f107 0110 	add.w	r1, r7, #16
 8008b24:	2300      	movs	r3, #0
 8008b26:	2200      	movs	r2, #0
 8008b28:	f7fe f88e 	bl	8006c48 <xQueueGenericSend>
 8008b2c:	6278      	str	r0, [r7, #36]	@ 0x24
 8008b2e:	e008      	b.n	8008b42 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008b30:	4b06      	ldr	r3, [pc, #24]	@ (8008b4c <xTimerGenericCommand+0x98>)
 8008b32:	6818      	ldr	r0, [r3, #0]
 8008b34:	f107 0110 	add.w	r1, r7, #16
 8008b38:	2300      	movs	r3, #0
 8008b3a:	683a      	ldr	r2, [r7, #0]
 8008b3c:	f7fe f986 	bl	8006e4c <xQueueGenericSendFromISR>
 8008b40:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3728      	adds	r7, #40	@ 0x28
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}
 8008b4c:	20000ffc 	.word	0x20000ffc

08008b50 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b088      	sub	sp, #32
 8008b54:	af02      	add	r7, sp, #8
 8008b56:	6078      	str	r0, [r7, #4]
 8008b58:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b5a:	4b23      	ldr	r3, [pc, #140]	@ (8008be8 <prvProcessExpiredTimer+0x98>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	68db      	ldr	r3, [r3, #12]
 8008b60:	68db      	ldr	r3, [r3, #12]
 8008b62:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	3304      	adds	r3, #4
 8008b68:	4618      	mov	r0, r3
 8008b6a:	f7fd fdd7 	bl	800671c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b74:	f003 0304 	and.w	r3, r3, #4
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d023      	beq.n	8008bc4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	699a      	ldr	r2, [r3, #24]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	18d1      	adds	r1, r2, r3
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	683a      	ldr	r2, [r7, #0]
 8008b88:	6978      	ldr	r0, [r7, #20]
 8008b8a:	f000 f8d3 	bl	8008d34 <prvInsertTimerInActiveList>
 8008b8e:	4603      	mov	r3, r0
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d020      	beq.n	8008bd6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008b94:	2300      	movs	r3, #0
 8008b96:	9300      	str	r3, [sp, #0]
 8008b98:	2300      	movs	r3, #0
 8008b9a:	687a      	ldr	r2, [r7, #4]
 8008b9c:	2100      	movs	r1, #0
 8008b9e:	6978      	ldr	r0, [r7, #20]
 8008ba0:	f7ff ff88 	bl	8008ab4 <xTimerGenericCommand>
 8008ba4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008ba6:	693b      	ldr	r3, [r7, #16]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d114      	bne.n	8008bd6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008bac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb0:	f383 8811 	msr	BASEPRI, r3
 8008bb4:	f3bf 8f6f 	isb	sy
 8008bb8:	f3bf 8f4f 	dsb	sy
 8008bbc:	60fb      	str	r3, [r7, #12]
}
 8008bbe:	bf00      	nop
 8008bc0:	bf00      	nop
 8008bc2:	e7fd      	b.n	8008bc0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008bc4:	697b      	ldr	r3, [r7, #20]
 8008bc6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008bca:	f023 0301 	bic.w	r3, r3, #1
 8008bce:	b2da      	uxtb	r2, r3
 8008bd0:	697b      	ldr	r3, [r7, #20]
 8008bd2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008bd6:	697b      	ldr	r3, [r7, #20]
 8008bd8:	6a1b      	ldr	r3, [r3, #32]
 8008bda:	6978      	ldr	r0, [r7, #20]
 8008bdc:	4798      	blx	r3
}
 8008bde:	bf00      	nop
 8008be0:	3718      	adds	r7, #24
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}
 8008be6:	bf00      	nop
 8008be8:	20000ff4 	.word	0x20000ff4

08008bec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b084      	sub	sp, #16
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008bf4:	f107 0308 	add.w	r3, r7, #8
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f000 f859 	bl	8008cb0 <prvGetNextExpireTime>
 8008bfe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	4619      	mov	r1, r3
 8008c04:	68f8      	ldr	r0, [r7, #12]
 8008c06:	f000 f805 	bl	8008c14 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008c0a:	f000 f8d5 	bl	8008db8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008c0e:	bf00      	nop
 8008c10:	e7f0      	b.n	8008bf4 <prvTimerTask+0x8>
	...

08008c14 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b084      	sub	sp, #16
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008c1e:	f7ff f917 	bl	8007e50 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008c22:	f107 0308 	add.w	r3, r7, #8
 8008c26:	4618      	mov	r0, r3
 8008c28:	f000 f864 	bl	8008cf4 <prvSampleTimeNow>
 8008c2c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d130      	bne.n	8008c96 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d10a      	bne.n	8008c50 <prvProcessTimerOrBlockTask+0x3c>
 8008c3a:	687a      	ldr	r2, [r7, #4]
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	d806      	bhi.n	8008c50 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008c42:	f7ff f913 	bl	8007e6c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008c46:	68f9      	ldr	r1, [r7, #12]
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f7ff ff81 	bl	8008b50 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008c4e:	e024      	b.n	8008c9a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d008      	beq.n	8008c68 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008c56:	4b13      	ldr	r3, [pc, #76]	@ (8008ca4 <prvProcessTimerOrBlockTask+0x90>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d101      	bne.n	8008c64 <prvProcessTimerOrBlockTask+0x50>
 8008c60:	2301      	movs	r3, #1
 8008c62:	e000      	b.n	8008c66 <prvProcessTimerOrBlockTask+0x52>
 8008c64:	2300      	movs	r3, #0
 8008c66:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008c68:	4b0f      	ldr	r3, [pc, #60]	@ (8008ca8 <prvProcessTimerOrBlockTask+0x94>)
 8008c6a:	6818      	ldr	r0, [r3, #0]
 8008c6c:	687a      	ldr	r2, [r7, #4]
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	1ad3      	subs	r3, r2, r3
 8008c72:	683a      	ldr	r2, [r7, #0]
 8008c74:	4619      	mov	r1, r3
 8008c76:	f7fe fe29 	bl	80078cc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008c7a:	f7ff f8f7 	bl	8007e6c <xTaskResumeAll>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d10a      	bne.n	8008c9a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008c84:	4b09      	ldr	r3, [pc, #36]	@ (8008cac <prvProcessTimerOrBlockTask+0x98>)
 8008c86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c8a:	601a      	str	r2, [r3, #0]
 8008c8c:	f3bf 8f4f 	dsb	sy
 8008c90:	f3bf 8f6f 	isb	sy
}
 8008c94:	e001      	b.n	8008c9a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008c96:	f7ff f8e9 	bl	8007e6c <xTaskResumeAll>
}
 8008c9a:	bf00      	nop
 8008c9c:	3710      	adds	r7, #16
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}
 8008ca2:	bf00      	nop
 8008ca4:	20000ff8 	.word	0x20000ff8
 8008ca8:	20000ffc 	.word	0x20000ffc
 8008cac:	e000ed04 	.word	0xe000ed04

08008cb0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b085      	sub	sp, #20
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008cb8:	4b0d      	ldr	r3, [pc, #52]	@ (8008cf0 <prvGetNextExpireTime+0x40>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d101      	bne.n	8008cc6 <prvGetNextExpireTime+0x16>
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	e000      	b.n	8008cc8 <prvGetNextExpireTime+0x18>
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d105      	bne.n	8008ce0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008cd4:	4b06      	ldr	r3, [pc, #24]	@ (8008cf0 <prvGetNextExpireTime+0x40>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	68db      	ldr	r3, [r3, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	60fb      	str	r3, [r7, #12]
 8008cde:	e001      	b.n	8008ce4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3714      	adds	r7, #20
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bc80      	pop	{r7}
 8008cee:	4770      	bx	lr
 8008cf0:	20000ff4 	.word	0x20000ff4

08008cf4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b084      	sub	sp, #16
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008cfc:	f7ff f954 	bl	8007fa8 <xTaskGetTickCount>
 8008d00:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008d02:	4b0b      	ldr	r3, [pc, #44]	@ (8008d30 <prvSampleTimeNow+0x3c>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	68fa      	ldr	r2, [r7, #12]
 8008d08:	429a      	cmp	r2, r3
 8008d0a:	d205      	bcs.n	8008d18 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008d0c:	f000 f93a 	bl	8008f84 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2201      	movs	r2, #1
 8008d14:	601a      	str	r2, [r3, #0]
 8008d16:	e002      	b.n	8008d1e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008d1e:	4a04      	ldr	r2, [pc, #16]	@ (8008d30 <prvSampleTimeNow+0x3c>)
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008d24:	68fb      	ldr	r3, [r7, #12]
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3710      	adds	r7, #16
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}
 8008d2e:	bf00      	nop
 8008d30:	20001004 	.word	0x20001004

08008d34 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b086      	sub	sp, #24
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	60f8      	str	r0, [r7, #12]
 8008d3c:	60b9      	str	r1, [r7, #8]
 8008d3e:	607a      	str	r2, [r7, #4]
 8008d40:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008d42:	2300      	movs	r3, #0
 8008d44:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	68ba      	ldr	r2, [r7, #8]
 8008d4a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	68fa      	ldr	r2, [r7, #12]
 8008d50:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008d52:	68ba      	ldr	r2, [r7, #8]
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	429a      	cmp	r2, r3
 8008d58:	d812      	bhi.n	8008d80 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d5a:	687a      	ldr	r2, [r7, #4]
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	1ad2      	subs	r2, r2, r3
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	699b      	ldr	r3, [r3, #24]
 8008d64:	429a      	cmp	r2, r3
 8008d66:	d302      	bcc.n	8008d6e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008d68:	2301      	movs	r3, #1
 8008d6a:	617b      	str	r3, [r7, #20]
 8008d6c:	e01b      	b.n	8008da6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008d6e:	4b10      	ldr	r3, [pc, #64]	@ (8008db0 <prvInsertTimerInActiveList+0x7c>)
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	3304      	adds	r3, #4
 8008d76:	4619      	mov	r1, r3
 8008d78:	4610      	mov	r0, r2
 8008d7a:	f7fd fc97 	bl	80066ac <vListInsert>
 8008d7e:	e012      	b.n	8008da6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008d80:	687a      	ldr	r2, [r7, #4]
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	429a      	cmp	r2, r3
 8008d86:	d206      	bcs.n	8008d96 <prvInsertTimerInActiveList+0x62>
 8008d88:	68ba      	ldr	r2, [r7, #8]
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d302      	bcc.n	8008d96 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008d90:	2301      	movs	r3, #1
 8008d92:	617b      	str	r3, [r7, #20]
 8008d94:	e007      	b.n	8008da6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d96:	4b07      	ldr	r3, [pc, #28]	@ (8008db4 <prvInsertTimerInActiveList+0x80>)
 8008d98:	681a      	ldr	r2, [r3, #0]
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	3304      	adds	r3, #4
 8008d9e:	4619      	mov	r1, r3
 8008da0:	4610      	mov	r0, r2
 8008da2:	f7fd fc83 	bl	80066ac <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008da6:	697b      	ldr	r3, [r7, #20]
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	3718      	adds	r7, #24
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}
 8008db0:	20000ff8 	.word	0x20000ff8
 8008db4:	20000ff4 	.word	0x20000ff4

08008db8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b08e      	sub	sp, #56	@ 0x38
 8008dbc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008dbe:	e0ce      	b.n	8008f5e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	da19      	bge.n	8008dfa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008dc6:	1d3b      	adds	r3, r7, #4
 8008dc8:	3304      	adds	r3, #4
 8008dca:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d10b      	bne.n	8008dea <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dd6:	f383 8811 	msr	BASEPRI, r3
 8008dda:	f3bf 8f6f 	isb	sy
 8008dde:	f3bf 8f4f 	dsb	sy
 8008de2:	61fb      	str	r3, [r7, #28]
}
 8008de4:	bf00      	nop
 8008de6:	bf00      	nop
 8008de8:	e7fd      	b.n	8008de6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008dea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008df0:	6850      	ldr	r0, [r2, #4]
 8008df2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008df4:	6892      	ldr	r2, [r2, #8]
 8008df6:	4611      	mov	r1, r2
 8008df8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	f2c0 80ae 	blt.w	8008f5e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e08:	695b      	ldr	r3, [r3, #20]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d004      	beq.n	8008e18 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e10:	3304      	adds	r3, #4
 8008e12:	4618      	mov	r0, r3
 8008e14:	f7fd fc82 	bl	800671c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008e18:	463b      	mov	r3, r7
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f7ff ff6a 	bl	8008cf4 <prvSampleTimeNow>
 8008e20:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2b09      	cmp	r3, #9
 8008e26:	f200 8097 	bhi.w	8008f58 <prvProcessReceivedCommands+0x1a0>
 8008e2a:	a201      	add	r2, pc, #4	@ (adr r2, 8008e30 <prvProcessReceivedCommands+0x78>)
 8008e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e30:	08008e59 	.word	0x08008e59
 8008e34:	08008e59 	.word	0x08008e59
 8008e38:	08008e59 	.word	0x08008e59
 8008e3c:	08008ecf 	.word	0x08008ecf
 8008e40:	08008ee3 	.word	0x08008ee3
 8008e44:	08008f2f 	.word	0x08008f2f
 8008e48:	08008e59 	.word	0x08008e59
 8008e4c:	08008e59 	.word	0x08008e59
 8008e50:	08008ecf 	.word	0x08008ecf
 8008e54:	08008ee3 	.word	0x08008ee3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e5e:	f043 0301 	orr.w	r3, r3, #1
 8008e62:	b2da      	uxtb	r2, r3
 8008e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008e6a:	68ba      	ldr	r2, [r7, #8]
 8008e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e6e:	699b      	ldr	r3, [r3, #24]
 8008e70:	18d1      	adds	r1, r2, r3
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e78:	f7ff ff5c 	bl	8008d34 <prvInsertTimerInActiveList>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d06c      	beq.n	8008f5c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e84:	6a1b      	ldr	r3, [r3, #32]
 8008e86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e88:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e90:	f003 0304 	and.w	r3, r3, #4
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d061      	beq.n	8008f5c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008e98:	68ba      	ldr	r2, [r7, #8]
 8008e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e9c:	699b      	ldr	r3, [r3, #24]
 8008e9e:	441a      	add	r2, r3
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	9300      	str	r3, [sp, #0]
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	2100      	movs	r1, #0
 8008ea8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008eaa:	f7ff fe03 	bl	8008ab4 <xTimerGenericCommand>
 8008eae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008eb0:	6a3b      	ldr	r3, [r7, #32]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d152      	bne.n	8008f5c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eba:	f383 8811 	msr	BASEPRI, r3
 8008ebe:	f3bf 8f6f 	isb	sy
 8008ec2:	f3bf 8f4f 	dsb	sy
 8008ec6:	61bb      	str	r3, [r7, #24]
}
 8008ec8:	bf00      	nop
 8008eca:	bf00      	nop
 8008ecc:	e7fd      	b.n	8008eca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ed0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ed4:	f023 0301 	bic.w	r3, r3, #1
 8008ed8:	b2da      	uxtb	r2, r3
 8008eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008edc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008ee0:	e03d      	b.n	8008f5e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ee4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ee8:	f043 0301 	orr.w	r3, r3, #1
 8008eec:	b2da      	uxtb	r2, r3
 8008eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ef0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008ef4:	68ba      	ldr	r2, [r7, #8]
 8008ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ef8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008efc:	699b      	ldr	r3, [r3, #24]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d10b      	bne.n	8008f1a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f06:	f383 8811 	msr	BASEPRI, r3
 8008f0a:	f3bf 8f6f 	isb	sy
 8008f0e:	f3bf 8f4f 	dsb	sy
 8008f12:	617b      	str	r3, [r7, #20]
}
 8008f14:	bf00      	nop
 8008f16:	bf00      	nop
 8008f18:	e7fd      	b.n	8008f16 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f1c:	699a      	ldr	r2, [r3, #24]
 8008f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f20:	18d1      	adds	r1, r2, r3
 8008f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f28:	f7ff ff04 	bl	8008d34 <prvInsertTimerInActiveList>
					break;
 8008f2c:	e017      	b.n	8008f5e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f34:	f003 0302 	and.w	r3, r3, #2
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d103      	bne.n	8008f44 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008f3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f3e:	f000 fb85 	bl	800964c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008f42:	e00c      	b.n	8008f5e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f4a:	f023 0301 	bic.w	r3, r3, #1
 8008f4e:	b2da      	uxtb	r2, r3
 8008f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f52:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008f56:	e002      	b.n	8008f5e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008f58:	bf00      	nop
 8008f5a:	e000      	b.n	8008f5e <prvProcessReceivedCommands+0x1a6>
					break;
 8008f5c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008f5e:	4b08      	ldr	r3, [pc, #32]	@ (8008f80 <prvProcessReceivedCommands+0x1c8>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	1d39      	adds	r1, r7, #4
 8008f64:	2200      	movs	r2, #0
 8008f66:	4618      	mov	r0, r3
 8008f68:	f7fe f89e 	bl	80070a8 <xQueueReceive>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	f47f af26 	bne.w	8008dc0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008f74:	bf00      	nop
 8008f76:	bf00      	nop
 8008f78:	3730      	adds	r7, #48	@ 0x30
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bd80      	pop	{r7, pc}
 8008f7e:	bf00      	nop
 8008f80:	20000ffc 	.word	0x20000ffc

08008f84 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b088      	sub	sp, #32
 8008f88:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008f8a:	e049      	b.n	8009020 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008f8c:	4b2e      	ldr	r3, [pc, #184]	@ (8009048 <prvSwitchTimerLists+0xc4>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	68db      	ldr	r3, [r3, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f96:	4b2c      	ldr	r3, [pc, #176]	@ (8009048 <prvSwitchTimerLists+0xc4>)
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	68db      	ldr	r3, [r3, #12]
 8008f9c:	68db      	ldr	r3, [r3, #12]
 8008f9e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	3304      	adds	r3, #4
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	f7fd fbb9 	bl	800671c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	6a1b      	ldr	r3, [r3, #32]
 8008fae:	68f8      	ldr	r0, [r7, #12]
 8008fb0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008fb8:	f003 0304 	and.w	r3, r3, #4
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d02f      	beq.n	8009020 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	699b      	ldr	r3, [r3, #24]
 8008fc4:	693a      	ldr	r2, [r7, #16]
 8008fc6:	4413      	add	r3, r2
 8008fc8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008fca:	68ba      	ldr	r2, [r7, #8]
 8008fcc:	693b      	ldr	r3, [r7, #16]
 8008fce:	429a      	cmp	r2, r3
 8008fd0:	d90e      	bls.n	8008ff0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	68ba      	ldr	r2, [r7, #8]
 8008fd6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	68fa      	ldr	r2, [r7, #12]
 8008fdc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008fde:	4b1a      	ldr	r3, [pc, #104]	@ (8009048 <prvSwitchTimerLists+0xc4>)
 8008fe0:	681a      	ldr	r2, [r3, #0]
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	3304      	adds	r3, #4
 8008fe6:	4619      	mov	r1, r3
 8008fe8:	4610      	mov	r0, r2
 8008fea:	f7fd fb5f 	bl	80066ac <vListInsert>
 8008fee:	e017      	b.n	8009020 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	9300      	str	r3, [sp, #0]
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	693a      	ldr	r2, [r7, #16]
 8008ff8:	2100      	movs	r1, #0
 8008ffa:	68f8      	ldr	r0, [r7, #12]
 8008ffc:	f7ff fd5a 	bl	8008ab4 <xTimerGenericCommand>
 8009000:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d10b      	bne.n	8009020 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800900c:	f383 8811 	msr	BASEPRI, r3
 8009010:	f3bf 8f6f 	isb	sy
 8009014:	f3bf 8f4f 	dsb	sy
 8009018:	603b      	str	r3, [r7, #0]
}
 800901a:	bf00      	nop
 800901c:	bf00      	nop
 800901e:	e7fd      	b.n	800901c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009020:	4b09      	ldr	r3, [pc, #36]	@ (8009048 <prvSwitchTimerLists+0xc4>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d1b0      	bne.n	8008f8c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800902a:	4b07      	ldr	r3, [pc, #28]	@ (8009048 <prvSwitchTimerLists+0xc4>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009030:	4b06      	ldr	r3, [pc, #24]	@ (800904c <prvSwitchTimerLists+0xc8>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	4a04      	ldr	r2, [pc, #16]	@ (8009048 <prvSwitchTimerLists+0xc4>)
 8009036:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009038:	4a04      	ldr	r2, [pc, #16]	@ (800904c <prvSwitchTimerLists+0xc8>)
 800903a:	697b      	ldr	r3, [r7, #20]
 800903c:	6013      	str	r3, [r2, #0]
}
 800903e:	bf00      	nop
 8009040:	3718      	adds	r7, #24
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}
 8009046:	bf00      	nop
 8009048:	20000ff4 	.word	0x20000ff4
 800904c:	20000ff8 	.word	0x20000ff8

08009050 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b082      	sub	sp, #8
 8009054:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009056:	f000 f929 	bl	80092ac <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800905a:	4b15      	ldr	r3, [pc, #84]	@ (80090b0 <prvCheckForValidListAndQueue+0x60>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d120      	bne.n	80090a4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009062:	4814      	ldr	r0, [pc, #80]	@ (80090b4 <prvCheckForValidListAndQueue+0x64>)
 8009064:	f7fd fad4 	bl	8006610 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009068:	4813      	ldr	r0, [pc, #76]	@ (80090b8 <prvCheckForValidListAndQueue+0x68>)
 800906a:	f7fd fad1 	bl	8006610 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800906e:	4b13      	ldr	r3, [pc, #76]	@ (80090bc <prvCheckForValidListAndQueue+0x6c>)
 8009070:	4a10      	ldr	r2, [pc, #64]	@ (80090b4 <prvCheckForValidListAndQueue+0x64>)
 8009072:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009074:	4b12      	ldr	r3, [pc, #72]	@ (80090c0 <prvCheckForValidListAndQueue+0x70>)
 8009076:	4a10      	ldr	r2, [pc, #64]	@ (80090b8 <prvCheckForValidListAndQueue+0x68>)
 8009078:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800907a:	2300      	movs	r3, #0
 800907c:	9300      	str	r3, [sp, #0]
 800907e:	4b11      	ldr	r3, [pc, #68]	@ (80090c4 <prvCheckForValidListAndQueue+0x74>)
 8009080:	4a11      	ldr	r2, [pc, #68]	@ (80090c8 <prvCheckForValidListAndQueue+0x78>)
 8009082:	2110      	movs	r1, #16
 8009084:	200a      	movs	r0, #10
 8009086:	f7fd fbdd 	bl	8006844 <xQueueGenericCreateStatic>
 800908a:	4603      	mov	r3, r0
 800908c:	4a08      	ldr	r2, [pc, #32]	@ (80090b0 <prvCheckForValidListAndQueue+0x60>)
 800908e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009090:	4b07      	ldr	r3, [pc, #28]	@ (80090b0 <prvCheckForValidListAndQueue+0x60>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d005      	beq.n	80090a4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009098:	4b05      	ldr	r3, [pc, #20]	@ (80090b0 <prvCheckForValidListAndQueue+0x60>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	490b      	ldr	r1, [pc, #44]	@ (80090cc <prvCheckForValidListAndQueue+0x7c>)
 800909e:	4618      	mov	r0, r3
 80090a0:	f7fe fbc2 	bl	8007828 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80090a4:	f000 f932 	bl	800930c <vPortExitCritical>
}
 80090a8:	bf00      	nop
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd80      	pop	{r7, pc}
 80090ae:	bf00      	nop
 80090b0:	20000ffc 	.word	0x20000ffc
 80090b4:	20000fcc 	.word	0x20000fcc
 80090b8:	20000fe0 	.word	0x20000fe0
 80090bc:	20000ff4 	.word	0x20000ff4
 80090c0:	20000ff8 	.word	0x20000ff8
 80090c4:	200010a8 	.word	0x200010a8
 80090c8:	20001008 	.word	0x20001008
 80090cc:	0800eba8 	.word	0x0800eba8

080090d0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80090d0:	b480      	push	{r7}
 80090d2:	b085      	sub	sp, #20
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	60f8      	str	r0, [r7, #12]
 80090d8:	60b9      	str	r1, [r7, #8]
 80090da:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	3b04      	subs	r3, #4
 80090e0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80090e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	3b04      	subs	r3, #4
 80090ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	f023 0201 	bic.w	r2, r3, #1
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	3b04      	subs	r3, #4
 80090fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009100:	4a08      	ldr	r2, [pc, #32]	@ (8009124 <pxPortInitialiseStack+0x54>)
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	3b14      	subs	r3, #20
 800910a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800910c:	687a      	ldr	r2, [r7, #4]
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	3b20      	subs	r3, #32
 8009116:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009118:	68fb      	ldr	r3, [r7, #12]
}
 800911a:	4618      	mov	r0, r3
 800911c:	3714      	adds	r7, #20
 800911e:	46bd      	mov	sp, r7
 8009120:	bc80      	pop	{r7}
 8009122:	4770      	bx	lr
 8009124:	08009129 	.word	0x08009129

08009128 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009128:	b480      	push	{r7}
 800912a:	b085      	sub	sp, #20
 800912c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800912e:	2300      	movs	r3, #0
 8009130:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009132:	4b12      	ldr	r3, [pc, #72]	@ (800917c <prvTaskExitError+0x54>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800913a:	d00b      	beq.n	8009154 <prvTaskExitError+0x2c>
	__asm volatile
 800913c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009140:	f383 8811 	msr	BASEPRI, r3
 8009144:	f3bf 8f6f 	isb	sy
 8009148:	f3bf 8f4f 	dsb	sy
 800914c:	60fb      	str	r3, [r7, #12]
}
 800914e:	bf00      	nop
 8009150:	bf00      	nop
 8009152:	e7fd      	b.n	8009150 <prvTaskExitError+0x28>
	__asm volatile
 8009154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009158:	f383 8811 	msr	BASEPRI, r3
 800915c:	f3bf 8f6f 	isb	sy
 8009160:	f3bf 8f4f 	dsb	sy
 8009164:	60bb      	str	r3, [r7, #8]
}
 8009166:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009168:	bf00      	nop
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d0fc      	beq.n	800916a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009170:	bf00      	nop
 8009172:	bf00      	nop
 8009174:	3714      	adds	r7, #20
 8009176:	46bd      	mov	sp, r7
 8009178:	bc80      	pop	{r7}
 800917a:	4770      	bx	lr
 800917c:	20000014 	.word	0x20000014

08009180 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009180:	4b07      	ldr	r3, [pc, #28]	@ (80091a0 <pxCurrentTCBConst2>)
 8009182:	6819      	ldr	r1, [r3, #0]
 8009184:	6808      	ldr	r0, [r1, #0]
 8009186:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800918a:	f380 8809 	msr	PSP, r0
 800918e:	f3bf 8f6f 	isb	sy
 8009192:	f04f 0000 	mov.w	r0, #0
 8009196:	f380 8811 	msr	BASEPRI, r0
 800919a:	f04e 0e0d 	orr.w	lr, lr, #13
 800919e:	4770      	bx	lr

080091a0 <pxCurrentTCBConst2>:
 80091a0:	20000acc 	.word	0x20000acc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80091a4:	bf00      	nop
 80091a6:	bf00      	nop

080091a8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80091a8:	4806      	ldr	r0, [pc, #24]	@ (80091c4 <prvPortStartFirstTask+0x1c>)
 80091aa:	6800      	ldr	r0, [r0, #0]
 80091ac:	6800      	ldr	r0, [r0, #0]
 80091ae:	f380 8808 	msr	MSP, r0
 80091b2:	b662      	cpsie	i
 80091b4:	b661      	cpsie	f
 80091b6:	f3bf 8f4f 	dsb	sy
 80091ba:	f3bf 8f6f 	isb	sy
 80091be:	df00      	svc	0
 80091c0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80091c2:	bf00      	nop
 80091c4:	e000ed08 	.word	0xe000ed08

080091c8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b084      	sub	sp, #16
 80091cc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80091ce:	4b32      	ldr	r3, [pc, #200]	@ (8009298 <xPortStartScheduler+0xd0>)
 80091d0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	781b      	ldrb	r3, [r3, #0]
 80091d6:	b2db      	uxtb	r3, r3
 80091d8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	22ff      	movs	r2, #255	@ 0xff
 80091de:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	781b      	ldrb	r3, [r3, #0]
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80091e8:	78fb      	ldrb	r3, [r7, #3]
 80091ea:	b2db      	uxtb	r3, r3
 80091ec:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80091f0:	b2da      	uxtb	r2, r3
 80091f2:	4b2a      	ldr	r3, [pc, #168]	@ (800929c <xPortStartScheduler+0xd4>)
 80091f4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80091f6:	4b2a      	ldr	r3, [pc, #168]	@ (80092a0 <xPortStartScheduler+0xd8>)
 80091f8:	2207      	movs	r2, #7
 80091fa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80091fc:	e009      	b.n	8009212 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80091fe:	4b28      	ldr	r3, [pc, #160]	@ (80092a0 <xPortStartScheduler+0xd8>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	3b01      	subs	r3, #1
 8009204:	4a26      	ldr	r2, [pc, #152]	@ (80092a0 <xPortStartScheduler+0xd8>)
 8009206:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009208:	78fb      	ldrb	r3, [r7, #3]
 800920a:	b2db      	uxtb	r3, r3
 800920c:	005b      	lsls	r3, r3, #1
 800920e:	b2db      	uxtb	r3, r3
 8009210:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009212:	78fb      	ldrb	r3, [r7, #3]
 8009214:	b2db      	uxtb	r3, r3
 8009216:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800921a:	2b80      	cmp	r3, #128	@ 0x80
 800921c:	d0ef      	beq.n	80091fe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800921e:	4b20      	ldr	r3, [pc, #128]	@ (80092a0 <xPortStartScheduler+0xd8>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f1c3 0307 	rsb	r3, r3, #7
 8009226:	2b04      	cmp	r3, #4
 8009228:	d00b      	beq.n	8009242 <xPortStartScheduler+0x7a>
	__asm volatile
 800922a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800922e:	f383 8811 	msr	BASEPRI, r3
 8009232:	f3bf 8f6f 	isb	sy
 8009236:	f3bf 8f4f 	dsb	sy
 800923a:	60bb      	str	r3, [r7, #8]
}
 800923c:	bf00      	nop
 800923e:	bf00      	nop
 8009240:	e7fd      	b.n	800923e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009242:	4b17      	ldr	r3, [pc, #92]	@ (80092a0 <xPortStartScheduler+0xd8>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	021b      	lsls	r3, r3, #8
 8009248:	4a15      	ldr	r2, [pc, #84]	@ (80092a0 <xPortStartScheduler+0xd8>)
 800924a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800924c:	4b14      	ldr	r3, [pc, #80]	@ (80092a0 <xPortStartScheduler+0xd8>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009254:	4a12      	ldr	r2, [pc, #72]	@ (80092a0 <xPortStartScheduler+0xd8>)
 8009256:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	b2da      	uxtb	r2, r3
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009260:	4b10      	ldr	r3, [pc, #64]	@ (80092a4 <xPortStartScheduler+0xdc>)
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	4a0f      	ldr	r2, [pc, #60]	@ (80092a4 <xPortStartScheduler+0xdc>)
 8009266:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800926a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800926c:	4b0d      	ldr	r3, [pc, #52]	@ (80092a4 <xPortStartScheduler+0xdc>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	4a0c      	ldr	r2, [pc, #48]	@ (80092a4 <xPortStartScheduler+0xdc>)
 8009272:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009276:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009278:	f000 f8b8 	bl	80093ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800927c:	4b0a      	ldr	r3, [pc, #40]	@ (80092a8 <xPortStartScheduler+0xe0>)
 800927e:	2200      	movs	r2, #0
 8009280:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009282:	f7ff ff91 	bl	80091a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009286:	f7fe ff69 	bl	800815c <vTaskSwitchContext>
	prvTaskExitError();
 800928a:	f7ff ff4d 	bl	8009128 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800928e:	2300      	movs	r3, #0
}
 8009290:	4618      	mov	r0, r3
 8009292:	3710      	adds	r7, #16
 8009294:	46bd      	mov	sp, r7
 8009296:	bd80      	pop	{r7, pc}
 8009298:	e000e400 	.word	0xe000e400
 800929c:	200010f8 	.word	0x200010f8
 80092a0:	200010fc 	.word	0x200010fc
 80092a4:	e000ed20 	.word	0xe000ed20
 80092a8:	20000014 	.word	0x20000014

080092ac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80092ac:	b480      	push	{r7}
 80092ae:	b083      	sub	sp, #12
 80092b0:	af00      	add	r7, sp, #0
	__asm volatile
 80092b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092b6:	f383 8811 	msr	BASEPRI, r3
 80092ba:	f3bf 8f6f 	isb	sy
 80092be:	f3bf 8f4f 	dsb	sy
 80092c2:	607b      	str	r3, [r7, #4]
}
 80092c4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80092c6:	4b0f      	ldr	r3, [pc, #60]	@ (8009304 <vPortEnterCritical+0x58>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	3301      	adds	r3, #1
 80092cc:	4a0d      	ldr	r2, [pc, #52]	@ (8009304 <vPortEnterCritical+0x58>)
 80092ce:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80092d0:	4b0c      	ldr	r3, [pc, #48]	@ (8009304 <vPortEnterCritical+0x58>)
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d110      	bne.n	80092fa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80092d8:	4b0b      	ldr	r3, [pc, #44]	@ (8009308 <vPortEnterCritical+0x5c>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	b2db      	uxtb	r3, r3
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d00b      	beq.n	80092fa <vPortEnterCritical+0x4e>
	__asm volatile
 80092e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092e6:	f383 8811 	msr	BASEPRI, r3
 80092ea:	f3bf 8f6f 	isb	sy
 80092ee:	f3bf 8f4f 	dsb	sy
 80092f2:	603b      	str	r3, [r7, #0]
}
 80092f4:	bf00      	nop
 80092f6:	bf00      	nop
 80092f8:	e7fd      	b.n	80092f6 <vPortEnterCritical+0x4a>
	}
}
 80092fa:	bf00      	nop
 80092fc:	370c      	adds	r7, #12
 80092fe:	46bd      	mov	sp, r7
 8009300:	bc80      	pop	{r7}
 8009302:	4770      	bx	lr
 8009304:	20000014 	.word	0x20000014
 8009308:	e000ed04 	.word	0xe000ed04

0800930c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800930c:	b480      	push	{r7}
 800930e:	b083      	sub	sp, #12
 8009310:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009312:	4b12      	ldr	r3, [pc, #72]	@ (800935c <vPortExitCritical+0x50>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d10b      	bne.n	8009332 <vPortExitCritical+0x26>
	__asm volatile
 800931a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800931e:	f383 8811 	msr	BASEPRI, r3
 8009322:	f3bf 8f6f 	isb	sy
 8009326:	f3bf 8f4f 	dsb	sy
 800932a:	607b      	str	r3, [r7, #4]
}
 800932c:	bf00      	nop
 800932e:	bf00      	nop
 8009330:	e7fd      	b.n	800932e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009332:	4b0a      	ldr	r3, [pc, #40]	@ (800935c <vPortExitCritical+0x50>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	3b01      	subs	r3, #1
 8009338:	4a08      	ldr	r2, [pc, #32]	@ (800935c <vPortExitCritical+0x50>)
 800933a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800933c:	4b07      	ldr	r3, [pc, #28]	@ (800935c <vPortExitCritical+0x50>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d105      	bne.n	8009350 <vPortExitCritical+0x44>
 8009344:	2300      	movs	r3, #0
 8009346:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	f383 8811 	msr	BASEPRI, r3
}
 800934e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009350:	bf00      	nop
 8009352:	370c      	adds	r7, #12
 8009354:	46bd      	mov	sp, r7
 8009356:	bc80      	pop	{r7}
 8009358:	4770      	bx	lr
 800935a:	bf00      	nop
 800935c:	20000014 	.word	0x20000014

08009360 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009360:	f3ef 8009 	mrs	r0, PSP
 8009364:	f3bf 8f6f 	isb	sy
 8009368:	4b0d      	ldr	r3, [pc, #52]	@ (80093a0 <pxCurrentTCBConst>)
 800936a:	681a      	ldr	r2, [r3, #0]
 800936c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009370:	6010      	str	r0, [r2, #0]
 8009372:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009376:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800937a:	f380 8811 	msr	BASEPRI, r0
 800937e:	f7fe feed 	bl	800815c <vTaskSwitchContext>
 8009382:	f04f 0000 	mov.w	r0, #0
 8009386:	f380 8811 	msr	BASEPRI, r0
 800938a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800938e:	6819      	ldr	r1, [r3, #0]
 8009390:	6808      	ldr	r0, [r1, #0]
 8009392:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009396:	f380 8809 	msr	PSP, r0
 800939a:	f3bf 8f6f 	isb	sy
 800939e:	4770      	bx	lr

080093a0 <pxCurrentTCBConst>:
 80093a0:	20000acc 	.word	0x20000acc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80093a4:	bf00      	nop
 80093a6:	bf00      	nop

080093a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b082      	sub	sp, #8
 80093ac:	af00      	add	r7, sp, #0
	__asm volatile
 80093ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093b2:	f383 8811 	msr	BASEPRI, r3
 80093b6:	f3bf 8f6f 	isb	sy
 80093ba:	f3bf 8f4f 	dsb	sy
 80093be:	607b      	str	r3, [r7, #4]
}
 80093c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80093c2:	f7fe fe11 	bl	8007fe8 <xTaskIncrementTick>
 80093c6:	4603      	mov	r3, r0
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d003      	beq.n	80093d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80093cc:	4b06      	ldr	r3, [pc, #24]	@ (80093e8 <xPortSysTickHandler+0x40>)
 80093ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093d2:	601a      	str	r2, [r3, #0]
 80093d4:	2300      	movs	r3, #0
 80093d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	f383 8811 	msr	BASEPRI, r3
}
 80093de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80093e0:	bf00      	nop
 80093e2:	3708      	adds	r7, #8
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}
 80093e8:	e000ed04 	.word	0xe000ed04

080093ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80093ec:	b480      	push	{r7}
 80093ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80093f0:	4b0a      	ldr	r3, [pc, #40]	@ (800941c <vPortSetupTimerInterrupt+0x30>)
 80093f2:	2200      	movs	r2, #0
 80093f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80093f6:	4b0a      	ldr	r3, [pc, #40]	@ (8009420 <vPortSetupTimerInterrupt+0x34>)
 80093f8:	2200      	movs	r2, #0
 80093fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80093fc:	4b09      	ldr	r3, [pc, #36]	@ (8009424 <vPortSetupTimerInterrupt+0x38>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	4a09      	ldr	r2, [pc, #36]	@ (8009428 <vPortSetupTimerInterrupt+0x3c>)
 8009402:	fba2 2303 	umull	r2, r3, r2, r3
 8009406:	099b      	lsrs	r3, r3, #6
 8009408:	4a08      	ldr	r2, [pc, #32]	@ (800942c <vPortSetupTimerInterrupt+0x40>)
 800940a:	3b01      	subs	r3, #1
 800940c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800940e:	4b03      	ldr	r3, [pc, #12]	@ (800941c <vPortSetupTimerInterrupt+0x30>)
 8009410:	2207      	movs	r2, #7
 8009412:	601a      	str	r2, [r3, #0]
}
 8009414:	bf00      	nop
 8009416:	46bd      	mov	sp, r7
 8009418:	bc80      	pop	{r7}
 800941a:	4770      	bx	lr
 800941c:	e000e010 	.word	0xe000e010
 8009420:	e000e018 	.word	0xe000e018
 8009424:	20000008 	.word	0x20000008
 8009428:	10624dd3 	.word	0x10624dd3
 800942c:	e000e014 	.word	0xe000e014

08009430 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009430:	b480      	push	{r7}
 8009432:	b085      	sub	sp, #20
 8009434:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009436:	f3ef 8305 	mrs	r3, IPSR
 800943a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2b0f      	cmp	r3, #15
 8009440:	d915      	bls.n	800946e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009442:	4a17      	ldr	r2, [pc, #92]	@ (80094a0 <vPortValidateInterruptPriority+0x70>)
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	4413      	add	r3, r2
 8009448:	781b      	ldrb	r3, [r3, #0]
 800944a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800944c:	4b15      	ldr	r3, [pc, #84]	@ (80094a4 <vPortValidateInterruptPriority+0x74>)
 800944e:	781b      	ldrb	r3, [r3, #0]
 8009450:	7afa      	ldrb	r2, [r7, #11]
 8009452:	429a      	cmp	r2, r3
 8009454:	d20b      	bcs.n	800946e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800945a:	f383 8811 	msr	BASEPRI, r3
 800945e:	f3bf 8f6f 	isb	sy
 8009462:	f3bf 8f4f 	dsb	sy
 8009466:	607b      	str	r3, [r7, #4]
}
 8009468:	bf00      	nop
 800946a:	bf00      	nop
 800946c:	e7fd      	b.n	800946a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800946e:	4b0e      	ldr	r3, [pc, #56]	@ (80094a8 <vPortValidateInterruptPriority+0x78>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009476:	4b0d      	ldr	r3, [pc, #52]	@ (80094ac <vPortValidateInterruptPriority+0x7c>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	429a      	cmp	r2, r3
 800947c:	d90b      	bls.n	8009496 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800947e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009482:	f383 8811 	msr	BASEPRI, r3
 8009486:	f3bf 8f6f 	isb	sy
 800948a:	f3bf 8f4f 	dsb	sy
 800948e:	603b      	str	r3, [r7, #0]
}
 8009490:	bf00      	nop
 8009492:	bf00      	nop
 8009494:	e7fd      	b.n	8009492 <vPortValidateInterruptPriority+0x62>
	}
 8009496:	bf00      	nop
 8009498:	3714      	adds	r7, #20
 800949a:	46bd      	mov	sp, r7
 800949c:	bc80      	pop	{r7}
 800949e:	4770      	bx	lr
 80094a0:	e000e3f0 	.word	0xe000e3f0
 80094a4:	200010f8 	.word	0x200010f8
 80094a8:	e000ed0c 	.word	0xe000ed0c
 80094ac:	200010fc 	.word	0x200010fc

080094b0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b08a      	sub	sp, #40	@ 0x28
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80094b8:	2300      	movs	r3, #0
 80094ba:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80094bc:	f7fe fcc8 	bl	8007e50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80094c0:	4b5c      	ldr	r3, [pc, #368]	@ (8009634 <pvPortMalloc+0x184>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d101      	bne.n	80094cc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80094c8:	f000 f924 	bl	8009714 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80094cc:	4b5a      	ldr	r3, [pc, #360]	@ (8009638 <pvPortMalloc+0x188>)
 80094ce:	681a      	ldr	r2, [r3, #0]
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	4013      	ands	r3, r2
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	f040 8095 	bne.w	8009604 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d01e      	beq.n	800951e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80094e0:	2208      	movs	r2, #8
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	4413      	add	r3, r2
 80094e6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f003 0307 	and.w	r3, r3, #7
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d015      	beq.n	800951e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f023 0307 	bic.w	r3, r3, #7
 80094f8:	3308      	adds	r3, #8
 80094fa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f003 0307 	and.w	r3, r3, #7
 8009502:	2b00      	cmp	r3, #0
 8009504:	d00b      	beq.n	800951e <pvPortMalloc+0x6e>
	__asm volatile
 8009506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800950a:	f383 8811 	msr	BASEPRI, r3
 800950e:	f3bf 8f6f 	isb	sy
 8009512:	f3bf 8f4f 	dsb	sy
 8009516:	617b      	str	r3, [r7, #20]
}
 8009518:	bf00      	nop
 800951a:	bf00      	nop
 800951c:	e7fd      	b.n	800951a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d06f      	beq.n	8009604 <pvPortMalloc+0x154>
 8009524:	4b45      	ldr	r3, [pc, #276]	@ (800963c <pvPortMalloc+0x18c>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	687a      	ldr	r2, [r7, #4]
 800952a:	429a      	cmp	r2, r3
 800952c:	d86a      	bhi.n	8009604 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800952e:	4b44      	ldr	r3, [pc, #272]	@ (8009640 <pvPortMalloc+0x190>)
 8009530:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009532:	4b43      	ldr	r3, [pc, #268]	@ (8009640 <pvPortMalloc+0x190>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009538:	e004      	b.n	8009544 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800953a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800953c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800953e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	687a      	ldr	r2, [r7, #4]
 800954a:	429a      	cmp	r2, r3
 800954c:	d903      	bls.n	8009556 <pvPortMalloc+0xa6>
 800954e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d1f1      	bne.n	800953a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009556:	4b37      	ldr	r3, [pc, #220]	@ (8009634 <pvPortMalloc+0x184>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800955c:	429a      	cmp	r2, r3
 800955e:	d051      	beq.n	8009604 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009560:	6a3b      	ldr	r3, [r7, #32]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	2208      	movs	r2, #8
 8009566:	4413      	add	r3, r2
 8009568:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800956a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800956c:	681a      	ldr	r2, [r3, #0]
 800956e:	6a3b      	ldr	r3, [r7, #32]
 8009570:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009574:	685a      	ldr	r2, [r3, #4]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	1ad2      	subs	r2, r2, r3
 800957a:	2308      	movs	r3, #8
 800957c:	005b      	lsls	r3, r3, #1
 800957e:	429a      	cmp	r2, r3
 8009580:	d920      	bls.n	80095c4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009582:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	4413      	add	r3, r2
 8009588:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800958a:	69bb      	ldr	r3, [r7, #24]
 800958c:	f003 0307 	and.w	r3, r3, #7
 8009590:	2b00      	cmp	r3, #0
 8009592:	d00b      	beq.n	80095ac <pvPortMalloc+0xfc>
	__asm volatile
 8009594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009598:	f383 8811 	msr	BASEPRI, r3
 800959c:	f3bf 8f6f 	isb	sy
 80095a0:	f3bf 8f4f 	dsb	sy
 80095a4:	613b      	str	r3, [r7, #16]
}
 80095a6:	bf00      	nop
 80095a8:	bf00      	nop
 80095aa:	e7fd      	b.n	80095a8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80095ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ae:	685a      	ldr	r2, [r3, #4]
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	1ad2      	subs	r2, r2, r3
 80095b4:	69bb      	ldr	r3, [r7, #24]
 80095b6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80095b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ba:	687a      	ldr	r2, [r7, #4]
 80095bc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80095be:	69b8      	ldr	r0, [r7, #24]
 80095c0:	f000 f90a 	bl	80097d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80095c4:	4b1d      	ldr	r3, [pc, #116]	@ (800963c <pvPortMalloc+0x18c>)
 80095c6:	681a      	ldr	r2, [r3, #0]
 80095c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ca:	685b      	ldr	r3, [r3, #4]
 80095cc:	1ad3      	subs	r3, r2, r3
 80095ce:	4a1b      	ldr	r2, [pc, #108]	@ (800963c <pvPortMalloc+0x18c>)
 80095d0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80095d2:	4b1a      	ldr	r3, [pc, #104]	@ (800963c <pvPortMalloc+0x18c>)
 80095d4:	681a      	ldr	r2, [r3, #0]
 80095d6:	4b1b      	ldr	r3, [pc, #108]	@ (8009644 <pvPortMalloc+0x194>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	429a      	cmp	r2, r3
 80095dc:	d203      	bcs.n	80095e6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80095de:	4b17      	ldr	r3, [pc, #92]	@ (800963c <pvPortMalloc+0x18c>)
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4a18      	ldr	r2, [pc, #96]	@ (8009644 <pvPortMalloc+0x194>)
 80095e4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80095e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e8:	685a      	ldr	r2, [r3, #4]
 80095ea:	4b13      	ldr	r3, [pc, #76]	@ (8009638 <pvPortMalloc+0x188>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	431a      	orrs	r2, r3
 80095f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80095f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f6:	2200      	movs	r2, #0
 80095f8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80095fa:	4b13      	ldr	r3, [pc, #76]	@ (8009648 <pvPortMalloc+0x198>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	3301      	adds	r3, #1
 8009600:	4a11      	ldr	r2, [pc, #68]	@ (8009648 <pvPortMalloc+0x198>)
 8009602:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009604:	f7fe fc32 	bl	8007e6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009608:	69fb      	ldr	r3, [r7, #28]
 800960a:	f003 0307 	and.w	r3, r3, #7
 800960e:	2b00      	cmp	r3, #0
 8009610:	d00b      	beq.n	800962a <pvPortMalloc+0x17a>
	__asm volatile
 8009612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009616:	f383 8811 	msr	BASEPRI, r3
 800961a:	f3bf 8f6f 	isb	sy
 800961e:	f3bf 8f4f 	dsb	sy
 8009622:	60fb      	str	r3, [r7, #12]
}
 8009624:	bf00      	nop
 8009626:	bf00      	nop
 8009628:	e7fd      	b.n	8009626 <pvPortMalloc+0x176>
	return pvReturn;
 800962a:	69fb      	ldr	r3, [r7, #28]
}
 800962c:	4618      	mov	r0, r3
 800962e:	3728      	adds	r7, #40	@ 0x28
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}
 8009634:	20003908 	.word	0x20003908
 8009638:	2000391c 	.word	0x2000391c
 800963c:	2000390c 	.word	0x2000390c
 8009640:	20003900 	.word	0x20003900
 8009644:	20003910 	.word	0x20003910
 8009648:	20003914 	.word	0x20003914

0800964c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b086      	sub	sp, #24
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d04f      	beq.n	80096fe <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800965e:	2308      	movs	r3, #8
 8009660:	425b      	negs	r3, r3
 8009662:	697a      	ldr	r2, [r7, #20]
 8009664:	4413      	add	r3, r2
 8009666:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	685a      	ldr	r2, [r3, #4]
 8009670:	4b25      	ldr	r3, [pc, #148]	@ (8009708 <vPortFree+0xbc>)
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	4013      	ands	r3, r2
 8009676:	2b00      	cmp	r3, #0
 8009678:	d10b      	bne.n	8009692 <vPortFree+0x46>
	__asm volatile
 800967a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800967e:	f383 8811 	msr	BASEPRI, r3
 8009682:	f3bf 8f6f 	isb	sy
 8009686:	f3bf 8f4f 	dsb	sy
 800968a:	60fb      	str	r3, [r7, #12]
}
 800968c:	bf00      	nop
 800968e:	bf00      	nop
 8009690:	e7fd      	b.n	800968e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d00b      	beq.n	80096b2 <vPortFree+0x66>
	__asm volatile
 800969a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800969e:	f383 8811 	msr	BASEPRI, r3
 80096a2:	f3bf 8f6f 	isb	sy
 80096a6:	f3bf 8f4f 	dsb	sy
 80096aa:	60bb      	str	r3, [r7, #8]
}
 80096ac:	bf00      	nop
 80096ae:	bf00      	nop
 80096b0:	e7fd      	b.n	80096ae <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	685a      	ldr	r2, [r3, #4]
 80096b6:	4b14      	ldr	r3, [pc, #80]	@ (8009708 <vPortFree+0xbc>)
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	4013      	ands	r3, r2
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d01e      	beq.n	80096fe <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80096c0:	693b      	ldr	r3, [r7, #16]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d11a      	bne.n	80096fe <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	685a      	ldr	r2, [r3, #4]
 80096cc:	4b0e      	ldr	r3, [pc, #56]	@ (8009708 <vPortFree+0xbc>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	43db      	mvns	r3, r3
 80096d2:	401a      	ands	r2, r3
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80096d8:	f7fe fbba 	bl	8007e50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	685a      	ldr	r2, [r3, #4]
 80096e0:	4b0a      	ldr	r3, [pc, #40]	@ (800970c <vPortFree+0xc0>)
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4413      	add	r3, r2
 80096e6:	4a09      	ldr	r2, [pc, #36]	@ (800970c <vPortFree+0xc0>)
 80096e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80096ea:	6938      	ldr	r0, [r7, #16]
 80096ec:	f000 f874 	bl	80097d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80096f0:	4b07      	ldr	r3, [pc, #28]	@ (8009710 <vPortFree+0xc4>)
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	3301      	adds	r3, #1
 80096f6:	4a06      	ldr	r2, [pc, #24]	@ (8009710 <vPortFree+0xc4>)
 80096f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80096fa:	f7fe fbb7 	bl	8007e6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80096fe:	bf00      	nop
 8009700:	3718      	adds	r7, #24
 8009702:	46bd      	mov	sp, r7
 8009704:	bd80      	pop	{r7, pc}
 8009706:	bf00      	nop
 8009708:	2000391c 	.word	0x2000391c
 800970c:	2000390c 	.word	0x2000390c
 8009710:	20003918 	.word	0x20003918

08009714 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009714:	b480      	push	{r7}
 8009716:	b085      	sub	sp, #20
 8009718:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800971a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800971e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009720:	4b27      	ldr	r3, [pc, #156]	@ (80097c0 <prvHeapInit+0xac>)
 8009722:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	f003 0307 	and.w	r3, r3, #7
 800972a:	2b00      	cmp	r3, #0
 800972c:	d00c      	beq.n	8009748 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	3307      	adds	r3, #7
 8009732:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	f023 0307 	bic.w	r3, r3, #7
 800973a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800973c:	68ba      	ldr	r2, [r7, #8]
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	1ad3      	subs	r3, r2, r3
 8009742:	4a1f      	ldr	r2, [pc, #124]	@ (80097c0 <prvHeapInit+0xac>)
 8009744:	4413      	add	r3, r2
 8009746:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800974c:	4a1d      	ldr	r2, [pc, #116]	@ (80097c4 <prvHeapInit+0xb0>)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009752:	4b1c      	ldr	r3, [pc, #112]	@ (80097c4 <prvHeapInit+0xb0>)
 8009754:	2200      	movs	r2, #0
 8009756:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	68ba      	ldr	r2, [r7, #8]
 800975c:	4413      	add	r3, r2
 800975e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009760:	2208      	movs	r2, #8
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	1a9b      	subs	r3, r3, r2
 8009766:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	f023 0307 	bic.w	r3, r3, #7
 800976e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	4a15      	ldr	r2, [pc, #84]	@ (80097c8 <prvHeapInit+0xb4>)
 8009774:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009776:	4b14      	ldr	r3, [pc, #80]	@ (80097c8 <prvHeapInit+0xb4>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	2200      	movs	r2, #0
 800977c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800977e:	4b12      	ldr	r3, [pc, #72]	@ (80097c8 <prvHeapInit+0xb4>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	2200      	movs	r2, #0
 8009784:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	68fa      	ldr	r2, [r7, #12]
 800978e:	1ad2      	subs	r2, r2, r3
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009794:	4b0c      	ldr	r3, [pc, #48]	@ (80097c8 <prvHeapInit+0xb4>)
 8009796:	681a      	ldr	r2, [r3, #0]
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	685b      	ldr	r3, [r3, #4]
 80097a0:	4a0a      	ldr	r2, [pc, #40]	@ (80097cc <prvHeapInit+0xb8>)
 80097a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	685b      	ldr	r3, [r3, #4]
 80097a8:	4a09      	ldr	r2, [pc, #36]	@ (80097d0 <prvHeapInit+0xbc>)
 80097aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80097ac:	4b09      	ldr	r3, [pc, #36]	@ (80097d4 <prvHeapInit+0xc0>)
 80097ae:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80097b2:	601a      	str	r2, [r3, #0]
}
 80097b4:	bf00      	nop
 80097b6:	3714      	adds	r7, #20
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bc80      	pop	{r7}
 80097bc:	4770      	bx	lr
 80097be:	bf00      	nop
 80097c0:	20001100 	.word	0x20001100
 80097c4:	20003900 	.word	0x20003900
 80097c8:	20003908 	.word	0x20003908
 80097cc:	20003910 	.word	0x20003910
 80097d0:	2000390c 	.word	0x2000390c
 80097d4:	2000391c 	.word	0x2000391c

080097d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80097d8:	b480      	push	{r7}
 80097da:	b085      	sub	sp, #20
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80097e0:	4b27      	ldr	r3, [pc, #156]	@ (8009880 <prvInsertBlockIntoFreeList+0xa8>)
 80097e2:	60fb      	str	r3, [r7, #12]
 80097e4:	e002      	b.n	80097ec <prvInsertBlockIntoFreeList+0x14>
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	60fb      	str	r3, [r7, #12]
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	687a      	ldr	r2, [r7, #4]
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d8f7      	bhi.n	80097e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	68ba      	ldr	r2, [r7, #8]
 8009800:	4413      	add	r3, r2
 8009802:	687a      	ldr	r2, [r7, #4]
 8009804:	429a      	cmp	r2, r3
 8009806:	d108      	bne.n	800981a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	685a      	ldr	r2, [r3, #4]
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	685b      	ldr	r3, [r3, #4]
 8009810:	441a      	add	r2, r3
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	685b      	ldr	r3, [r3, #4]
 8009822:	68ba      	ldr	r2, [r7, #8]
 8009824:	441a      	add	r2, r3
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	429a      	cmp	r2, r3
 800982c:	d118      	bne.n	8009860 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681a      	ldr	r2, [r3, #0]
 8009832:	4b14      	ldr	r3, [pc, #80]	@ (8009884 <prvInsertBlockIntoFreeList+0xac>)
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	429a      	cmp	r2, r3
 8009838:	d00d      	beq.n	8009856 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	685a      	ldr	r2, [r3, #4]
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	685b      	ldr	r3, [r3, #4]
 8009844:	441a      	add	r2, r3
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	681a      	ldr	r2, [r3, #0]
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	601a      	str	r2, [r3, #0]
 8009854:	e008      	b.n	8009868 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009856:	4b0b      	ldr	r3, [pc, #44]	@ (8009884 <prvInsertBlockIntoFreeList+0xac>)
 8009858:	681a      	ldr	r2, [r3, #0]
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	601a      	str	r2, [r3, #0]
 800985e:	e003      	b.n	8009868 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	681a      	ldr	r2, [r3, #0]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009868:	68fa      	ldr	r2, [r7, #12]
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	429a      	cmp	r2, r3
 800986e:	d002      	beq.n	8009876 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	687a      	ldr	r2, [r7, #4]
 8009874:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009876:	bf00      	nop
 8009878:	3714      	adds	r7, #20
 800987a:	46bd      	mov	sp, r7
 800987c:	bc80      	pop	{r7}
 800987e:	4770      	bx	lr
 8009880:	20003900 	.word	0x20003900
 8009884:	20003908 	.word	0x20003908

08009888 <__assert_func>:
 8009888:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800988a:	4614      	mov	r4, r2
 800988c:	461a      	mov	r2, r3
 800988e:	4b09      	ldr	r3, [pc, #36]	@ (80098b4 <__assert_func+0x2c>)
 8009890:	4605      	mov	r5, r0
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	68d8      	ldr	r0, [r3, #12]
 8009896:	b14c      	cbz	r4, 80098ac <__assert_func+0x24>
 8009898:	4b07      	ldr	r3, [pc, #28]	@ (80098b8 <__assert_func+0x30>)
 800989a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800989e:	9100      	str	r1, [sp, #0]
 80098a0:	462b      	mov	r3, r5
 80098a2:	4906      	ldr	r1, [pc, #24]	@ (80098bc <__assert_func+0x34>)
 80098a4:	f000 ff16 	bl	800a6d4 <fiprintf>
 80098a8:	f001 fa46 	bl	800ad38 <abort>
 80098ac:	4b04      	ldr	r3, [pc, #16]	@ (80098c0 <__assert_func+0x38>)
 80098ae:	461c      	mov	r4, r3
 80098b0:	e7f3      	b.n	800989a <__assert_func+0x12>
 80098b2:	bf00      	nop
 80098b4:	20000024 	.word	0x20000024
 80098b8:	0800ecba 	.word	0x0800ecba
 80098bc:	0800ecc7 	.word	0x0800ecc7
 80098c0:	0800ecf5 	.word	0x0800ecf5

080098c4 <__cvt>:
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098ca:	461d      	mov	r5, r3
 80098cc:	bfbb      	ittet	lt
 80098ce:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80098d2:	461d      	movlt	r5, r3
 80098d4:	2300      	movge	r3, #0
 80098d6:	232d      	movlt	r3, #45	@ 0x2d
 80098d8:	b088      	sub	sp, #32
 80098da:	4614      	mov	r4, r2
 80098dc:	bfb8      	it	lt
 80098de:	4614      	movlt	r4, r2
 80098e0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80098e2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80098e4:	7013      	strb	r3, [r2, #0]
 80098e6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80098e8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80098ec:	f023 0820 	bic.w	r8, r3, #32
 80098f0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80098f4:	d005      	beq.n	8009902 <__cvt+0x3e>
 80098f6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80098fa:	d100      	bne.n	80098fe <__cvt+0x3a>
 80098fc:	3601      	adds	r6, #1
 80098fe:	2302      	movs	r3, #2
 8009900:	e000      	b.n	8009904 <__cvt+0x40>
 8009902:	2303      	movs	r3, #3
 8009904:	aa07      	add	r2, sp, #28
 8009906:	9204      	str	r2, [sp, #16]
 8009908:	aa06      	add	r2, sp, #24
 800990a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800990e:	e9cd 3600 	strd	r3, r6, [sp]
 8009912:	4622      	mov	r2, r4
 8009914:	462b      	mov	r3, r5
 8009916:	f001 fa9f 	bl	800ae58 <_dtoa_r>
 800991a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800991e:	4607      	mov	r7, r0
 8009920:	d119      	bne.n	8009956 <__cvt+0x92>
 8009922:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009924:	07db      	lsls	r3, r3, #31
 8009926:	d50e      	bpl.n	8009946 <__cvt+0x82>
 8009928:	eb00 0906 	add.w	r9, r0, r6
 800992c:	2200      	movs	r2, #0
 800992e:	2300      	movs	r3, #0
 8009930:	4620      	mov	r0, r4
 8009932:	4629      	mov	r1, r5
 8009934:	f7f7 f838 	bl	80009a8 <__aeabi_dcmpeq>
 8009938:	b108      	cbz	r0, 800993e <__cvt+0x7a>
 800993a:	f8cd 901c 	str.w	r9, [sp, #28]
 800993e:	2230      	movs	r2, #48	@ 0x30
 8009940:	9b07      	ldr	r3, [sp, #28]
 8009942:	454b      	cmp	r3, r9
 8009944:	d31e      	bcc.n	8009984 <__cvt+0xc0>
 8009946:	4638      	mov	r0, r7
 8009948:	9b07      	ldr	r3, [sp, #28]
 800994a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800994c:	1bdb      	subs	r3, r3, r7
 800994e:	6013      	str	r3, [r2, #0]
 8009950:	b008      	add	sp, #32
 8009952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009956:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800995a:	eb00 0906 	add.w	r9, r0, r6
 800995e:	d1e5      	bne.n	800992c <__cvt+0x68>
 8009960:	7803      	ldrb	r3, [r0, #0]
 8009962:	2b30      	cmp	r3, #48	@ 0x30
 8009964:	d10a      	bne.n	800997c <__cvt+0xb8>
 8009966:	2200      	movs	r2, #0
 8009968:	2300      	movs	r3, #0
 800996a:	4620      	mov	r0, r4
 800996c:	4629      	mov	r1, r5
 800996e:	f7f7 f81b 	bl	80009a8 <__aeabi_dcmpeq>
 8009972:	b918      	cbnz	r0, 800997c <__cvt+0xb8>
 8009974:	f1c6 0601 	rsb	r6, r6, #1
 8009978:	f8ca 6000 	str.w	r6, [sl]
 800997c:	f8da 3000 	ldr.w	r3, [sl]
 8009980:	4499      	add	r9, r3
 8009982:	e7d3      	b.n	800992c <__cvt+0x68>
 8009984:	1c59      	adds	r1, r3, #1
 8009986:	9107      	str	r1, [sp, #28]
 8009988:	701a      	strb	r2, [r3, #0]
 800998a:	e7d9      	b.n	8009940 <__cvt+0x7c>

0800998c <__exponent>:
 800998c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800998e:	2900      	cmp	r1, #0
 8009990:	bfb6      	itet	lt
 8009992:	232d      	movlt	r3, #45	@ 0x2d
 8009994:	232b      	movge	r3, #43	@ 0x2b
 8009996:	4249      	neglt	r1, r1
 8009998:	2909      	cmp	r1, #9
 800999a:	7002      	strb	r2, [r0, #0]
 800999c:	7043      	strb	r3, [r0, #1]
 800999e:	dd29      	ble.n	80099f4 <__exponent+0x68>
 80099a0:	f10d 0307 	add.w	r3, sp, #7
 80099a4:	461d      	mov	r5, r3
 80099a6:	270a      	movs	r7, #10
 80099a8:	fbb1 f6f7 	udiv	r6, r1, r7
 80099ac:	461a      	mov	r2, r3
 80099ae:	fb07 1416 	mls	r4, r7, r6, r1
 80099b2:	3430      	adds	r4, #48	@ 0x30
 80099b4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80099b8:	460c      	mov	r4, r1
 80099ba:	2c63      	cmp	r4, #99	@ 0x63
 80099bc:	4631      	mov	r1, r6
 80099be:	f103 33ff 	add.w	r3, r3, #4294967295
 80099c2:	dcf1      	bgt.n	80099a8 <__exponent+0x1c>
 80099c4:	3130      	adds	r1, #48	@ 0x30
 80099c6:	1e94      	subs	r4, r2, #2
 80099c8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80099cc:	4623      	mov	r3, r4
 80099ce:	1c41      	adds	r1, r0, #1
 80099d0:	42ab      	cmp	r3, r5
 80099d2:	d30a      	bcc.n	80099ea <__exponent+0x5e>
 80099d4:	f10d 0309 	add.w	r3, sp, #9
 80099d8:	1a9b      	subs	r3, r3, r2
 80099da:	42ac      	cmp	r4, r5
 80099dc:	bf88      	it	hi
 80099de:	2300      	movhi	r3, #0
 80099e0:	3302      	adds	r3, #2
 80099e2:	4403      	add	r3, r0
 80099e4:	1a18      	subs	r0, r3, r0
 80099e6:	b003      	add	sp, #12
 80099e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099ea:	f813 6b01 	ldrb.w	r6, [r3], #1
 80099ee:	f801 6f01 	strb.w	r6, [r1, #1]!
 80099f2:	e7ed      	b.n	80099d0 <__exponent+0x44>
 80099f4:	2330      	movs	r3, #48	@ 0x30
 80099f6:	3130      	adds	r1, #48	@ 0x30
 80099f8:	7083      	strb	r3, [r0, #2]
 80099fa:	70c1      	strb	r1, [r0, #3]
 80099fc:	1d03      	adds	r3, r0, #4
 80099fe:	e7f1      	b.n	80099e4 <__exponent+0x58>

08009a00 <_printf_float>:
 8009a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a04:	b091      	sub	sp, #68	@ 0x44
 8009a06:	460c      	mov	r4, r1
 8009a08:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8009a0c:	4616      	mov	r6, r2
 8009a0e:	461f      	mov	r7, r3
 8009a10:	4605      	mov	r5, r0
 8009a12:	f001 f8f9 	bl	800ac08 <_localeconv_r>
 8009a16:	6803      	ldr	r3, [r0, #0]
 8009a18:	4618      	mov	r0, r3
 8009a1a:	9308      	str	r3, [sp, #32]
 8009a1c:	f7f6 fb98 	bl	8000150 <strlen>
 8009a20:	2300      	movs	r3, #0
 8009a22:	930e      	str	r3, [sp, #56]	@ 0x38
 8009a24:	f8d8 3000 	ldr.w	r3, [r8]
 8009a28:	9009      	str	r0, [sp, #36]	@ 0x24
 8009a2a:	3307      	adds	r3, #7
 8009a2c:	f023 0307 	bic.w	r3, r3, #7
 8009a30:	f103 0208 	add.w	r2, r3, #8
 8009a34:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009a38:	f8d4 b000 	ldr.w	fp, [r4]
 8009a3c:	f8c8 2000 	str.w	r2, [r8]
 8009a40:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a44:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009a48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a4a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8009a4e:	f04f 32ff 	mov.w	r2, #4294967295
 8009a52:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009a56:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009a5a:	4b9c      	ldr	r3, [pc, #624]	@ (8009ccc <_printf_float+0x2cc>)
 8009a5c:	f7f6 ffd6 	bl	8000a0c <__aeabi_dcmpun>
 8009a60:	bb70      	cbnz	r0, 8009ac0 <_printf_float+0xc0>
 8009a62:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009a66:	f04f 32ff 	mov.w	r2, #4294967295
 8009a6a:	4b98      	ldr	r3, [pc, #608]	@ (8009ccc <_printf_float+0x2cc>)
 8009a6c:	f7f6 ffb0 	bl	80009d0 <__aeabi_dcmple>
 8009a70:	bb30      	cbnz	r0, 8009ac0 <_printf_float+0xc0>
 8009a72:	2200      	movs	r2, #0
 8009a74:	2300      	movs	r3, #0
 8009a76:	4640      	mov	r0, r8
 8009a78:	4649      	mov	r1, r9
 8009a7a:	f7f6 ff9f 	bl	80009bc <__aeabi_dcmplt>
 8009a7e:	b110      	cbz	r0, 8009a86 <_printf_float+0x86>
 8009a80:	232d      	movs	r3, #45	@ 0x2d
 8009a82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a86:	4a92      	ldr	r2, [pc, #584]	@ (8009cd0 <_printf_float+0x2d0>)
 8009a88:	4b92      	ldr	r3, [pc, #584]	@ (8009cd4 <_printf_float+0x2d4>)
 8009a8a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009a8e:	bf8c      	ite	hi
 8009a90:	4690      	movhi	r8, r2
 8009a92:	4698      	movls	r8, r3
 8009a94:	2303      	movs	r3, #3
 8009a96:	f04f 0900 	mov.w	r9, #0
 8009a9a:	6123      	str	r3, [r4, #16]
 8009a9c:	f02b 0304 	bic.w	r3, fp, #4
 8009aa0:	6023      	str	r3, [r4, #0]
 8009aa2:	4633      	mov	r3, r6
 8009aa4:	4621      	mov	r1, r4
 8009aa6:	4628      	mov	r0, r5
 8009aa8:	9700      	str	r7, [sp, #0]
 8009aaa:	aa0f      	add	r2, sp, #60	@ 0x3c
 8009aac:	f000 f9d4 	bl	8009e58 <_printf_common>
 8009ab0:	3001      	adds	r0, #1
 8009ab2:	f040 8090 	bne.w	8009bd6 <_printf_float+0x1d6>
 8009ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8009aba:	b011      	add	sp, #68	@ 0x44
 8009abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ac0:	4642      	mov	r2, r8
 8009ac2:	464b      	mov	r3, r9
 8009ac4:	4640      	mov	r0, r8
 8009ac6:	4649      	mov	r1, r9
 8009ac8:	f7f6 ffa0 	bl	8000a0c <__aeabi_dcmpun>
 8009acc:	b148      	cbz	r0, 8009ae2 <_printf_float+0xe2>
 8009ace:	464b      	mov	r3, r9
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	bfb8      	it	lt
 8009ad4:	232d      	movlt	r3, #45	@ 0x2d
 8009ad6:	4a80      	ldr	r2, [pc, #512]	@ (8009cd8 <_printf_float+0x2d8>)
 8009ad8:	bfb8      	it	lt
 8009ada:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009ade:	4b7f      	ldr	r3, [pc, #508]	@ (8009cdc <_printf_float+0x2dc>)
 8009ae0:	e7d3      	b.n	8009a8a <_printf_float+0x8a>
 8009ae2:	6863      	ldr	r3, [r4, #4]
 8009ae4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8009ae8:	1c5a      	adds	r2, r3, #1
 8009aea:	d13f      	bne.n	8009b6c <_printf_float+0x16c>
 8009aec:	2306      	movs	r3, #6
 8009aee:	6063      	str	r3, [r4, #4]
 8009af0:	2200      	movs	r2, #0
 8009af2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8009af6:	6023      	str	r3, [r4, #0]
 8009af8:	9206      	str	r2, [sp, #24]
 8009afa:	aa0e      	add	r2, sp, #56	@ 0x38
 8009afc:	e9cd a204 	strd	sl, r2, [sp, #16]
 8009b00:	aa0d      	add	r2, sp, #52	@ 0x34
 8009b02:	9203      	str	r2, [sp, #12]
 8009b04:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8009b08:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009b0c:	6863      	ldr	r3, [r4, #4]
 8009b0e:	4642      	mov	r2, r8
 8009b10:	9300      	str	r3, [sp, #0]
 8009b12:	4628      	mov	r0, r5
 8009b14:	464b      	mov	r3, r9
 8009b16:	910a      	str	r1, [sp, #40]	@ 0x28
 8009b18:	f7ff fed4 	bl	80098c4 <__cvt>
 8009b1c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009b1e:	4680      	mov	r8, r0
 8009b20:	2947      	cmp	r1, #71	@ 0x47
 8009b22:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009b24:	d128      	bne.n	8009b78 <_printf_float+0x178>
 8009b26:	1cc8      	adds	r0, r1, #3
 8009b28:	db02      	blt.n	8009b30 <_printf_float+0x130>
 8009b2a:	6863      	ldr	r3, [r4, #4]
 8009b2c:	4299      	cmp	r1, r3
 8009b2e:	dd40      	ble.n	8009bb2 <_printf_float+0x1b2>
 8009b30:	f1aa 0a02 	sub.w	sl, sl, #2
 8009b34:	fa5f fa8a 	uxtb.w	sl, sl
 8009b38:	4652      	mov	r2, sl
 8009b3a:	3901      	subs	r1, #1
 8009b3c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009b40:	910d      	str	r1, [sp, #52]	@ 0x34
 8009b42:	f7ff ff23 	bl	800998c <__exponent>
 8009b46:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b48:	4681      	mov	r9, r0
 8009b4a:	1813      	adds	r3, r2, r0
 8009b4c:	2a01      	cmp	r2, #1
 8009b4e:	6123      	str	r3, [r4, #16]
 8009b50:	dc02      	bgt.n	8009b58 <_printf_float+0x158>
 8009b52:	6822      	ldr	r2, [r4, #0]
 8009b54:	07d2      	lsls	r2, r2, #31
 8009b56:	d501      	bpl.n	8009b5c <_printf_float+0x15c>
 8009b58:	3301      	adds	r3, #1
 8009b5a:	6123      	str	r3, [r4, #16]
 8009b5c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d09e      	beq.n	8009aa2 <_printf_float+0xa2>
 8009b64:	232d      	movs	r3, #45	@ 0x2d
 8009b66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b6a:	e79a      	b.n	8009aa2 <_printf_float+0xa2>
 8009b6c:	2947      	cmp	r1, #71	@ 0x47
 8009b6e:	d1bf      	bne.n	8009af0 <_printf_float+0xf0>
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d1bd      	bne.n	8009af0 <_printf_float+0xf0>
 8009b74:	2301      	movs	r3, #1
 8009b76:	e7ba      	b.n	8009aee <_printf_float+0xee>
 8009b78:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009b7c:	d9dc      	bls.n	8009b38 <_printf_float+0x138>
 8009b7e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009b82:	d118      	bne.n	8009bb6 <_printf_float+0x1b6>
 8009b84:	2900      	cmp	r1, #0
 8009b86:	6863      	ldr	r3, [r4, #4]
 8009b88:	dd0b      	ble.n	8009ba2 <_printf_float+0x1a2>
 8009b8a:	6121      	str	r1, [r4, #16]
 8009b8c:	b913      	cbnz	r3, 8009b94 <_printf_float+0x194>
 8009b8e:	6822      	ldr	r2, [r4, #0]
 8009b90:	07d0      	lsls	r0, r2, #31
 8009b92:	d502      	bpl.n	8009b9a <_printf_float+0x19a>
 8009b94:	3301      	adds	r3, #1
 8009b96:	440b      	add	r3, r1
 8009b98:	6123      	str	r3, [r4, #16]
 8009b9a:	f04f 0900 	mov.w	r9, #0
 8009b9e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009ba0:	e7dc      	b.n	8009b5c <_printf_float+0x15c>
 8009ba2:	b913      	cbnz	r3, 8009baa <_printf_float+0x1aa>
 8009ba4:	6822      	ldr	r2, [r4, #0]
 8009ba6:	07d2      	lsls	r2, r2, #31
 8009ba8:	d501      	bpl.n	8009bae <_printf_float+0x1ae>
 8009baa:	3302      	adds	r3, #2
 8009bac:	e7f4      	b.n	8009b98 <_printf_float+0x198>
 8009bae:	2301      	movs	r3, #1
 8009bb0:	e7f2      	b.n	8009b98 <_printf_float+0x198>
 8009bb2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009bb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009bb8:	4299      	cmp	r1, r3
 8009bba:	db05      	blt.n	8009bc8 <_printf_float+0x1c8>
 8009bbc:	6823      	ldr	r3, [r4, #0]
 8009bbe:	6121      	str	r1, [r4, #16]
 8009bc0:	07d8      	lsls	r0, r3, #31
 8009bc2:	d5ea      	bpl.n	8009b9a <_printf_float+0x19a>
 8009bc4:	1c4b      	adds	r3, r1, #1
 8009bc6:	e7e7      	b.n	8009b98 <_printf_float+0x198>
 8009bc8:	2900      	cmp	r1, #0
 8009bca:	bfcc      	ite	gt
 8009bcc:	2201      	movgt	r2, #1
 8009bce:	f1c1 0202 	rsble	r2, r1, #2
 8009bd2:	4413      	add	r3, r2
 8009bd4:	e7e0      	b.n	8009b98 <_printf_float+0x198>
 8009bd6:	6823      	ldr	r3, [r4, #0]
 8009bd8:	055a      	lsls	r2, r3, #21
 8009bda:	d407      	bmi.n	8009bec <_printf_float+0x1ec>
 8009bdc:	6923      	ldr	r3, [r4, #16]
 8009bde:	4642      	mov	r2, r8
 8009be0:	4631      	mov	r1, r6
 8009be2:	4628      	mov	r0, r5
 8009be4:	47b8      	blx	r7
 8009be6:	3001      	adds	r0, #1
 8009be8:	d12b      	bne.n	8009c42 <_printf_float+0x242>
 8009bea:	e764      	b.n	8009ab6 <_printf_float+0xb6>
 8009bec:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009bf0:	f240 80dc 	bls.w	8009dac <_printf_float+0x3ac>
 8009bf4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	f7f6 fed4 	bl	80009a8 <__aeabi_dcmpeq>
 8009c00:	2800      	cmp	r0, #0
 8009c02:	d033      	beq.n	8009c6c <_printf_float+0x26c>
 8009c04:	2301      	movs	r3, #1
 8009c06:	4631      	mov	r1, r6
 8009c08:	4628      	mov	r0, r5
 8009c0a:	4a35      	ldr	r2, [pc, #212]	@ (8009ce0 <_printf_float+0x2e0>)
 8009c0c:	47b8      	blx	r7
 8009c0e:	3001      	adds	r0, #1
 8009c10:	f43f af51 	beq.w	8009ab6 <_printf_float+0xb6>
 8009c14:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8009c18:	4543      	cmp	r3, r8
 8009c1a:	db02      	blt.n	8009c22 <_printf_float+0x222>
 8009c1c:	6823      	ldr	r3, [r4, #0]
 8009c1e:	07d8      	lsls	r0, r3, #31
 8009c20:	d50f      	bpl.n	8009c42 <_printf_float+0x242>
 8009c22:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009c26:	4631      	mov	r1, r6
 8009c28:	4628      	mov	r0, r5
 8009c2a:	47b8      	blx	r7
 8009c2c:	3001      	adds	r0, #1
 8009c2e:	f43f af42 	beq.w	8009ab6 <_printf_float+0xb6>
 8009c32:	f04f 0900 	mov.w	r9, #0
 8009c36:	f108 38ff 	add.w	r8, r8, #4294967295
 8009c3a:	f104 0a1a 	add.w	sl, r4, #26
 8009c3e:	45c8      	cmp	r8, r9
 8009c40:	dc09      	bgt.n	8009c56 <_printf_float+0x256>
 8009c42:	6823      	ldr	r3, [r4, #0]
 8009c44:	079b      	lsls	r3, r3, #30
 8009c46:	f100 8102 	bmi.w	8009e4e <_printf_float+0x44e>
 8009c4a:	68e0      	ldr	r0, [r4, #12]
 8009c4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c4e:	4298      	cmp	r0, r3
 8009c50:	bfb8      	it	lt
 8009c52:	4618      	movlt	r0, r3
 8009c54:	e731      	b.n	8009aba <_printf_float+0xba>
 8009c56:	2301      	movs	r3, #1
 8009c58:	4652      	mov	r2, sl
 8009c5a:	4631      	mov	r1, r6
 8009c5c:	4628      	mov	r0, r5
 8009c5e:	47b8      	blx	r7
 8009c60:	3001      	adds	r0, #1
 8009c62:	f43f af28 	beq.w	8009ab6 <_printf_float+0xb6>
 8009c66:	f109 0901 	add.w	r9, r9, #1
 8009c6a:	e7e8      	b.n	8009c3e <_printf_float+0x23e>
 8009c6c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	dc38      	bgt.n	8009ce4 <_printf_float+0x2e4>
 8009c72:	2301      	movs	r3, #1
 8009c74:	4631      	mov	r1, r6
 8009c76:	4628      	mov	r0, r5
 8009c78:	4a19      	ldr	r2, [pc, #100]	@ (8009ce0 <_printf_float+0x2e0>)
 8009c7a:	47b8      	blx	r7
 8009c7c:	3001      	adds	r0, #1
 8009c7e:	f43f af1a 	beq.w	8009ab6 <_printf_float+0xb6>
 8009c82:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8009c86:	ea59 0303 	orrs.w	r3, r9, r3
 8009c8a:	d102      	bne.n	8009c92 <_printf_float+0x292>
 8009c8c:	6823      	ldr	r3, [r4, #0]
 8009c8e:	07d9      	lsls	r1, r3, #31
 8009c90:	d5d7      	bpl.n	8009c42 <_printf_float+0x242>
 8009c92:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009c96:	4631      	mov	r1, r6
 8009c98:	4628      	mov	r0, r5
 8009c9a:	47b8      	blx	r7
 8009c9c:	3001      	adds	r0, #1
 8009c9e:	f43f af0a 	beq.w	8009ab6 <_printf_float+0xb6>
 8009ca2:	f04f 0a00 	mov.w	sl, #0
 8009ca6:	f104 0b1a 	add.w	fp, r4, #26
 8009caa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009cac:	425b      	negs	r3, r3
 8009cae:	4553      	cmp	r3, sl
 8009cb0:	dc01      	bgt.n	8009cb6 <_printf_float+0x2b6>
 8009cb2:	464b      	mov	r3, r9
 8009cb4:	e793      	b.n	8009bde <_printf_float+0x1de>
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	465a      	mov	r2, fp
 8009cba:	4631      	mov	r1, r6
 8009cbc:	4628      	mov	r0, r5
 8009cbe:	47b8      	blx	r7
 8009cc0:	3001      	adds	r0, #1
 8009cc2:	f43f aef8 	beq.w	8009ab6 <_printf_float+0xb6>
 8009cc6:	f10a 0a01 	add.w	sl, sl, #1
 8009cca:	e7ee      	b.n	8009caa <_printf_float+0x2aa>
 8009ccc:	7fefffff 	.word	0x7fefffff
 8009cd0:	0800ecfa 	.word	0x0800ecfa
 8009cd4:	0800ecf6 	.word	0x0800ecf6
 8009cd8:	0800ed02 	.word	0x0800ed02
 8009cdc:	0800ecfe 	.word	0x0800ecfe
 8009ce0:	0800ee3c 	.word	0x0800ee3c
 8009ce4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ce6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009cea:	4553      	cmp	r3, sl
 8009cec:	bfa8      	it	ge
 8009cee:	4653      	movge	r3, sl
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	4699      	mov	r9, r3
 8009cf4:	dc36      	bgt.n	8009d64 <_printf_float+0x364>
 8009cf6:	f04f 0b00 	mov.w	fp, #0
 8009cfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009cfe:	f104 021a 	add.w	r2, r4, #26
 8009d02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009d04:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d06:	eba3 0309 	sub.w	r3, r3, r9
 8009d0a:	455b      	cmp	r3, fp
 8009d0c:	dc31      	bgt.n	8009d72 <_printf_float+0x372>
 8009d0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d10:	459a      	cmp	sl, r3
 8009d12:	dc3a      	bgt.n	8009d8a <_printf_float+0x38a>
 8009d14:	6823      	ldr	r3, [r4, #0]
 8009d16:	07da      	lsls	r2, r3, #31
 8009d18:	d437      	bmi.n	8009d8a <_printf_float+0x38a>
 8009d1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d1c:	ebaa 0903 	sub.w	r9, sl, r3
 8009d20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d22:	ebaa 0303 	sub.w	r3, sl, r3
 8009d26:	4599      	cmp	r9, r3
 8009d28:	bfa8      	it	ge
 8009d2a:	4699      	movge	r9, r3
 8009d2c:	f1b9 0f00 	cmp.w	r9, #0
 8009d30:	dc33      	bgt.n	8009d9a <_printf_float+0x39a>
 8009d32:	f04f 0800 	mov.w	r8, #0
 8009d36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d3a:	f104 0b1a 	add.w	fp, r4, #26
 8009d3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d40:	ebaa 0303 	sub.w	r3, sl, r3
 8009d44:	eba3 0309 	sub.w	r3, r3, r9
 8009d48:	4543      	cmp	r3, r8
 8009d4a:	f77f af7a 	ble.w	8009c42 <_printf_float+0x242>
 8009d4e:	2301      	movs	r3, #1
 8009d50:	465a      	mov	r2, fp
 8009d52:	4631      	mov	r1, r6
 8009d54:	4628      	mov	r0, r5
 8009d56:	47b8      	blx	r7
 8009d58:	3001      	adds	r0, #1
 8009d5a:	f43f aeac 	beq.w	8009ab6 <_printf_float+0xb6>
 8009d5e:	f108 0801 	add.w	r8, r8, #1
 8009d62:	e7ec      	b.n	8009d3e <_printf_float+0x33e>
 8009d64:	4642      	mov	r2, r8
 8009d66:	4631      	mov	r1, r6
 8009d68:	4628      	mov	r0, r5
 8009d6a:	47b8      	blx	r7
 8009d6c:	3001      	adds	r0, #1
 8009d6e:	d1c2      	bne.n	8009cf6 <_printf_float+0x2f6>
 8009d70:	e6a1      	b.n	8009ab6 <_printf_float+0xb6>
 8009d72:	2301      	movs	r3, #1
 8009d74:	4631      	mov	r1, r6
 8009d76:	4628      	mov	r0, r5
 8009d78:	920a      	str	r2, [sp, #40]	@ 0x28
 8009d7a:	47b8      	blx	r7
 8009d7c:	3001      	adds	r0, #1
 8009d7e:	f43f ae9a 	beq.w	8009ab6 <_printf_float+0xb6>
 8009d82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d84:	f10b 0b01 	add.w	fp, fp, #1
 8009d88:	e7bb      	b.n	8009d02 <_printf_float+0x302>
 8009d8a:	4631      	mov	r1, r6
 8009d8c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009d90:	4628      	mov	r0, r5
 8009d92:	47b8      	blx	r7
 8009d94:	3001      	adds	r0, #1
 8009d96:	d1c0      	bne.n	8009d1a <_printf_float+0x31a>
 8009d98:	e68d      	b.n	8009ab6 <_printf_float+0xb6>
 8009d9a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d9c:	464b      	mov	r3, r9
 8009d9e:	4631      	mov	r1, r6
 8009da0:	4628      	mov	r0, r5
 8009da2:	4442      	add	r2, r8
 8009da4:	47b8      	blx	r7
 8009da6:	3001      	adds	r0, #1
 8009da8:	d1c3      	bne.n	8009d32 <_printf_float+0x332>
 8009daa:	e684      	b.n	8009ab6 <_printf_float+0xb6>
 8009dac:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009db0:	f1ba 0f01 	cmp.w	sl, #1
 8009db4:	dc01      	bgt.n	8009dba <_printf_float+0x3ba>
 8009db6:	07db      	lsls	r3, r3, #31
 8009db8:	d536      	bpl.n	8009e28 <_printf_float+0x428>
 8009dba:	2301      	movs	r3, #1
 8009dbc:	4642      	mov	r2, r8
 8009dbe:	4631      	mov	r1, r6
 8009dc0:	4628      	mov	r0, r5
 8009dc2:	47b8      	blx	r7
 8009dc4:	3001      	adds	r0, #1
 8009dc6:	f43f ae76 	beq.w	8009ab6 <_printf_float+0xb6>
 8009dca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009dce:	4631      	mov	r1, r6
 8009dd0:	4628      	mov	r0, r5
 8009dd2:	47b8      	blx	r7
 8009dd4:	3001      	adds	r0, #1
 8009dd6:	f43f ae6e 	beq.w	8009ab6 <_printf_float+0xb6>
 8009dda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009dde:	2200      	movs	r2, #0
 8009de0:	2300      	movs	r3, #0
 8009de2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009de6:	f7f6 fddf 	bl	80009a8 <__aeabi_dcmpeq>
 8009dea:	b9c0      	cbnz	r0, 8009e1e <_printf_float+0x41e>
 8009dec:	4653      	mov	r3, sl
 8009dee:	f108 0201 	add.w	r2, r8, #1
 8009df2:	4631      	mov	r1, r6
 8009df4:	4628      	mov	r0, r5
 8009df6:	47b8      	blx	r7
 8009df8:	3001      	adds	r0, #1
 8009dfa:	d10c      	bne.n	8009e16 <_printf_float+0x416>
 8009dfc:	e65b      	b.n	8009ab6 <_printf_float+0xb6>
 8009dfe:	2301      	movs	r3, #1
 8009e00:	465a      	mov	r2, fp
 8009e02:	4631      	mov	r1, r6
 8009e04:	4628      	mov	r0, r5
 8009e06:	47b8      	blx	r7
 8009e08:	3001      	adds	r0, #1
 8009e0a:	f43f ae54 	beq.w	8009ab6 <_printf_float+0xb6>
 8009e0e:	f108 0801 	add.w	r8, r8, #1
 8009e12:	45d0      	cmp	r8, sl
 8009e14:	dbf3      	blt.n	8009dfe <_printf_float+0x3fe>
 8009e16:	464b      	mov	r3, r9
 8009e18:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009e1c:	e6e0      	b.n	8009be0 <_printf_float+0x1e0>
 8009e1e:	f04f 0800 	mov.w	r8, #0
 8009e22:	f104 0b1a 	add.w	fp, r4, #26
 8009e26:	e7f4      	b.n	8009e12 <_printf_float+0x412>
 8009e28:	2301      	movs	r3, #1
 8009e2a:	4642      	mov	r2, r8
 8009e2c:	e7e1      	b.n	8009df2 <_printf_float+0x3f2>
 8009e2e:	2301      	movs	r3, #1
 8009e30:	464a      	mov	r2, r9
 8009e32:	4631      	mov	r1, r6
 8009e34:	4628      	mov	r0, r5
 8009e36:	47b8      	blx	r7
 8009e38:	3001      	adds	r0, #1
 8009e3a:	f43f ae3c 	beq.w	8009ab6 <_printf_float+0xb6>
 8009e3e:	f108 0801 	add.w	r8, r8, #1
 8009e42:	68e3      	ldr	r3, [r4, #12]
 8009e44:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009e46:	1a5b      	subs	r3, r3, r1
 8009e48:	4543      	cmp	r3, r8
 8009e4a:	dcf0      	bgt.n	8009e2e <_printf_float+0x42e>
 8009e4c:	e6fd      	b.n	8009c4a <_printf_float+0x24a>
 8009e4e:	f04f 0800 	mov.w	r8, #0
 8009e52:	f104 0919 	add.w	r9, r4, #25
 8009e56:	e7f4      	b.n	8009e42 <_printf_float+0x442>

08009e58 <_printf_common>:
 8009e58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e5c:	4616      	mov	r6, r2
 8009e5e:	4698      	mov	r8, r3
 8009e60:	688a      	ldr	r2, [r1, #8]
 8009e62:	690b      	ldr	r3, [r1, #16]
 8009e64:	4607      	mov	r7, r0
 8009e66:	4293      	cmp	r3, r2
 8009e68:	bfb8      	it	lt
 8009e6a:	4613      	movlt	r3, r2
 8009e6c:	6033      	str	r3, [r6, #0]
 8009e6e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e72:	460c      	mov	r4, r1
 8009e74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e78:	b10a      	cbz	r2, 8009e7e <_printf_common+0x26>
 8009e7a:	3301      	adds	r3, #1
 8009e7c:	6033      	str	r3, [r6, #0]
 8009e7e:	6823      	ldr	r3, [r4, #0]
 8009e80:	0699      	lsls	r1, r3, #26
 8009e82:	bf42      	ittt	mi
 8009e84:	6833      	ldrmi	r3, [r6, #0]
 8009e86:	3302      	addmi	r3, #2
 8009e88:	6033      	strmi	r3, [r6, #0]
 8009e8a:	6825      	ldr	r5, [r4, #0]
 8009e8c:	f015 0506 	ands.w	r5, r5, #6
 8009e90:	d106      	bne.n	8009ea0 <_printf_common+0x48>
 8009e92:	f104 0a19 	add.w	sl, r4, #25
 8009e96:	68e3      	ldr	r3, [r4, #12]
 8009e98:	6832      	ldr	r2, [r6, #0]
 8009e9a:	1a9b      	subs	r3, r3, r2
 8009e9c:	42ab      	cmp	r3, r5
 8009e9e:	dc2b      	bgt.n	8009ef8 <_printf_common+0xa0>
 8009ea0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009ea4:	6822      	ldr	r2, [r4, #0]
 8009ea6:	3b00      	subs	r3, #0
 8009ea8:	bf18      	it	ne
 8009eaa:	2301      	movne	r3, #1
 8009eac:	0692      	lsls	r2, r2, #26
 8009eae:	d430      	bmi.n	8009f12 <_printf_common+0xba>
 8009eb0:	4641      	mov	r1, r8
 8009eb2:	4638      	mov	r0, r7
 8009eb4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009eb8:	47c8      	blx	r9
 8009eba:	3001      	adds	r0, #1
 8009ebc:	d023      	beq.n	8009f06 <_printf_common+0xae>
 8009ebe:	6823      	ldr	r3, [r4, #0]
 8009ec0:	6922      	ldr	r2, [r4, #16]
 8009ec2:	f003 0306 	and.w	r3, r3, #6
 8009ec6:	2b04      	cmp	r3, #4
 8009ec8:	bf14      	ite	ne
 8009eca:	2500      	movne	r5, #0
 8009ecc:	6833      	ldreq	r3, [r6, #0]
 8009ece:	f04f 0600 	mov.w	r6, #0
 8009ed2:	bf08      	it	eq
 8009ed4:	68e5      	ldreq	r5, [r4, #12]
 8009ed6:	f104 041a 	add.w	r4, r4, #26
 8009eda:	bf08      	it	eq
 8009edc:	1aed      	subeq	r5, r5, r3
 8009ede:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009ee2:	bf08      	it	eq
 8009ee4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ee8:	4293      	cmp	r3, r2
 8009eea:	bfc4      	itt	gt
 8009eec:	1a9b      	subgt	r3, r3, r2
 8009eee:	18ed      	addgt	r5, r5, r3
 8009ef0:	42b5      	cmp	r5, r6
 8009ef2:	d11a      	bne.n	8009f2a <_printf_common+0xd2>
 8009ef4:	2000      	movs	r0, #0
 8009ef6:	e008      	b.n	8009f0a <_printf_common+0xb2>
 8009ef8:	2301      	movs	r3, #1
 8009efa:	4652      	mov	r2, sl
 8009efc:	4641      	mov	r1, r8
 8009efe:	4638      	mov	r0, r7
 8009f00:	47c8      	blx	r9
 8009f02:	3001      	adds	r0, #1
 8009f04:	d103      	bne.n	8009f0e <_printf_common+0xb6>
 8009f06:	f04f 30ff 	mov.w	r0, #4294967295
 8009f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f0e:	3501      	adds	r5, #1
 8009f10:	e7c1      	b.n	8009e96 <_printf_common+0x3e>
 8009f12:	2030      	movs	r0, #48	@ 0x30
 8009f14:	18e1      	adds	r1, r4, r3
 8009f16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009f1a:	1c5a      	adds	r2, r3, #1
 8009f1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009f20:	4422      	add	r2, r4
 8009f22:	3302      	adds	r3, #2
 8009f24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009f28:	e7c2      	b.n	8009eb0 <_printf_common+0x58>
 8009f2a:	2301      	movs	r3, #1
 8009f2c:	4622      	mov	r2, r4
 8009f2e:	4641      	mov	r1, r8
 8009f30:	4638      	mov	r0, r7
 8009f32:	47c8      	blx	r9
 8009f34:	3001      	adds	r0, #1
 8009f36:	d0e6      	beq.n	8009f06 <_printf_common+0xae>
 8009f38:	3601      	adds	r6, #1
 8009f3a:	e7d9      	b.n	8009ef0 <_printf_common+0x98>

08009f3c <_printf_i>:
 8009f3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f40:	7e0f      	ldrb	r7, [r1, #24]
 8009f42:	4691      	mov	r9, r2
 8009f44:	2f78      	cmp	r7, #120	@ 0x78
 8009f46:	4680      	mov	r8, r0
 8009f48:	460c      	mov	r4, r1
 8009f4a:	469a      	mov	sl, r3
 8009f4c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009f4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009f52:	d807      	bhi.n	8009f64 <_printf_i+0x28>
 8009f54:	2f62      	cmp	r7, #98	@ 0x62
 8009f56:	d80a      	bhi.n	8009f6e <_printf_i+0x32>
 8009f58:	2f00      	cmp	r7, #0
 8009f5a:	f000 80d1 	beq.w	800a100 <_printf_i+0x1c4>
 8009f5e:	2f58      	cmp	r7, #88	@ 0x58
 8009f60:	f000 80b8 	beq.w	800a0d4 <_printf_i+0x198>
 8009f64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f6c:	e03a      	b.n	8009fe4 <_printf_i+0xa8>
 8009f6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009f72:	2b15      	cmp	r3, #21
 8009f74:	d8f6      	bhi.n	8009f64 <_printf_i+0x28>
 8009f76:	a101      	add	r1, pc, #4	@ (adr r1, 8009f7c <_printf_i+0x40>)
 8009f78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f7c:	08009fd5 	.word	0x08009fd5
 8009f80:	08009fe9 	.word	0x08009fe9
 8009f84:	08009f65 	.word	0x08009f65
 8009f88:	08009f65 	.word	0x08009f65
 8009f8c:	08009f65 	.word	0x08009f65
 8009f90:	08009f65 	.word	0x08009f65
 8009f94:	08009fe9 	.word	0x08009fe9
 8009f98:	08009f65 	.word	0x08009f65
 8009f9c:	08009f65 	.word	0x08009f65
 8009fa0:	08009f65 	.word	0x08009f65
 8009fa4:	08009f65 	.word	0x08009f65
 8009fa8:	0800a0e7 	.word	0x0800a0e7
 8009fac:	0800a013 	.word	0x0800a013
 8009fb0:	0800a0a1 	.word	0x0800a0a1
 8009fb4:	08009f65 	.word	0x08009f65
 8009fb8:	08009f65 	.word	0x08009f65
 8009fbc:	0800a109 	.word	0x0800a109
 8009fc0:	08009f65 	.word	0x08009f65
 8009fc4:	0800a013 	.word	0x0800a013
 8009fc8:	08009f65 	.word	0x08009f65
 8009fcc:	08009f65 	.word	0x08009f65
 8009fd0:	0800a0a9 	.word	0x0800a0a9
 8009fd4:	6833      	ldr	r3, [r6, #0]
 8009fd6:	1d1a      	adds	r2, r3, #4
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	6032      	str	r2, [r6, #0]
 8009fdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009fe0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	e09c      	b.n	800a122 <_printf_i+0x1e6>
 8009fe8:	6833      	ldr	r3, [r6, #0]
 8009fea:	6820      	ldr	r0, [r4, #0]
 8009fec:	1d19      	adds	r1, r3, #4
 8009fee:	6031      	str	r1, [r6, #0]
 8009ff0:	0606      	lsls	r6, r0, #24
 8009ff2:	d501      	bpl.n	8009ff8 <_printf_i+0xbc>
 8009ff4:	681d      	ldr	r5, [r3, #0]
 8009ff6:	e003      	b.n	800a000 <_printf_i+0xc4>
 8009ff8:	0645      	lsls	r5, r0, #25
 8009ffa:	d5fb      	bpl.n	8009ff4 <_printf_i+0xb8>
 8009ffc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a000:	2d00      	cmp	r5, #0
 800a002:	da03      	bge.n	800a00c <_printf_i+0xd0>
 800a004:	232d      	movs	r3, #45	@ 0x2d
 800a006:	426d      	negs	r5, r5
 800a008:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a00c:	230a      	movs	r3, #10
 800a00e:	4858      	ldr	r0, [pc, #352]	@ (800a170 <_printf_i+0x234>)
 800a010:	e011      	b.n	800a036 <_printf_i+0xfa>
 800a012:	6821      	ldr	r1, [r4, #0]
 800a014:	6833      	ldr	r3, [r6, #0]
 800a016:	0608      	lsls	r0, r1, #24
 800a018:	f853 5b04 	ldr.w	r5, [r3], #4
 800a01c:	d402      	bmi.n	800a024 <_printf_i+0xe8>
 800a01e:	0649      	lsls	r1, r1, #25
 800a020:	bf48      	it	mi
 800a022:	b2ad      	uxthmi	r5, r5
 800a024:	2f6f      	cmp	r7, #111	@ 0x6f
 800a026:	6033      	str	r3, [r6, #0]
 800a028:	bf14      	ite	ne
 800a02a:	230a      	movne	r3, #10
 800a02c:	2308      	moveq	r3, #8
 800a02e:	4850      	ldr	r0, [pc, #320]	@ (800a170 <_printf_i+0x234>)
 800a030:	2100      	movs	r1, #0
 800a032:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a036:	6866      	ldr	r6, [r4, #4]
 800a038:	2e00      	cmp	r6, #0
 800a03a:	60a6      	str	r6, [r4, #8]
 800a03c:	db05      	blt.n	800a04a <_printf_i+0x10e>
 800a03e:	6821      	ldr	r1, [r4, #0]
 800a040:	432e      	orrs	r6, r5
 800a042:	f021 0104 	bic.w	r1, r1, #4
 800a046:	6021      	str	r1, [r4, #0]
 800a048:	d04b      	beq.n	800a0e2 <_printf_i+0x1a6>
 800a04a:	4616      	mov	r6, r2
 800a04c:	fbb5 f1f3 	udiv	r1, r5, r3
 800a050:	fb03 5711 	mls	r7, r3, r1, r5
 800a054:	5dc7      	ldrb	r7, [r0, r7]
 800a056:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a05a:	462f      	mov	r7, r5
 800a05c:	42bb      	cmp	r3, r7
 800a05e:	460d      	mov	r5, r1
 800a060:	d9f4      	bls.n	800a04c <_printf_i+0x110>
 800a062:	2b08      	cmp	r3, #8
 800a064:	d10b      	bne.n	800a07e <_printf_i+0x142>
 800a066:	6823      	ldr	r3, [r4, #0]
 800a068:	07df      	lsls	r7, r3, #31
 800a06a:	d508      	bpl.n	800a07e <_printf_i+0x142>
 800a06c:	6923      	ldr	r3, [r4, #16]
 800a06e:	6861      	ldr	r1, [r4, #4]
 800a070:	4299      	cmp	r1, r3
 800a072:	bfde      	ittt	le
 800a074:	2330      	movle	r3, #48	@ 0x30
 800a076:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a07a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a07e:	1b92      	subs	r2, r2, r6
 800a080:	6122      	str	r2, [r4, #16]
 800a082:	464b      	mov	r3, r9
 800a084:	4621      	mov	r1, r4
 800a086:	4640      	mov	r0, r8
 800a088:	f8cd a000 	str.w	sl, [sp]
 800a08c:	aa03      	add	r2, sp, #12
 800a08e:	f7ff fee3 	bl	8009e58 <_printf_common>
 800a092:	3001      	adds	r0, #1
 800a094:	d14a      	bne.n	800a12c <_printf_i+0x1f0>
 800a096:	f04f 30ff 	mov.w	r0, #4294967295
 800a09a:	b004      	add	sp, #16
 800a09c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0a0:	6823      	ldr	r3, [r4, #0]
 800a0a2:	f043 0320 	orr.w	r3, r3, #32
 800a0a6:	6023      	str	r3, [r4, #0]
 800a0a8:	2778      	movs	r7, #120	@ 0x78
 800a0aa:	4832      	ldr	r0, [pc, #200]	@ (800a174 <_printf_i+0x238>)
 800a0ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a0b0:	6823      	ldr	r3, [r4, #0]
 800a0b2:	6831      	ldr	r1, [r6, #0]
 800a0b4:	061f      	lsls	r7, r3, #24
 800a0b6:	f851 5b04 	ldr.w	r5, [r1], #4
 800a0ba:	d402      	bmi.n	800a0c2 <_printf_i+0x186>
 800a0bc:	065f      	lsls	r7, r3, #25
 800a0be:	bf48      	it	mi
 800a0c0:	b2ad      	uxthmi	r5, r5
 800a0c2:	6031      	str	r1, [r6, #0]
 800a0c4:	07d9      	lsls	r1, r3, #31
 800a0c6:	bf44      	itt	mi
 800a0c8:	f043 0320 	orrmi.w	r3, r3, #32
 800a0cc:	6023      	strmi	r3, [r4, #0]
 800a0ce:	b11d      	cbz	r5, 800a0d8 <_printf_i+0x19c>
 800a0d0:	2310      	movs	r3, #16
 800a0d2:	e7ad      	b.n	800a030 <_printf_i+0xf4>
 800a0d4:	4826      	ldr	r0, [pc, #152]	@ (800a170 <_printf_i+0x234>)
 800a0d6:	e7e9      	b.n	800a0ac <_printf_i+0x170>
 800a0d8:	6823      	ldr	r3, [r4, #0]
 800a0da:	f023 0320 	bic.w	r3, r3, #32
 800a0de:	6023      	str	r3, [r4, #0]
 800a0e0:	e7f6      	b.n	800a0d0 <_printf_i+0x194>
 800a0e2:	4616      	mov	r6, r2
 800a0e4:	e7bd      	b.n	800a062 <_printf_i+0x126>
 800a0e6:	6833      	ldr	r3, [r6, #0]
 800a0e8:	6825      	ldr	r5, [r4, #0]
 800a0ea:	1d18      	adds	r0, r3, #4
 800a0ec:	6961      	ldr	r1, [r4, #20]
 800a0ee:	6030      	str	r0, [r6, #0]
 800a0f0:	062e      	lsls	r6, r5, #24
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	d501      	bpl.n	800a0fa <_printf_i+0x1be>
 800a0f6:	6019      	str	r1, [r3, #0]
 800a0f8:	e002      	b.n	800a100 <_printf_i+0x1c4>
 800a0fa:	0668      	lsls	r0, r5, #25
 800a0fc:	d5fb      	bpl.n	800a0f6 <_printf_i+0x1ba>
 800a0fe:	8019      	strh	r1, [r3, #0]
 800a100:	2300      	movs	r3, #0
 800a102:	4616      	mov	r6, r2
 800a104:	6123      	str	r3, [r4, #16]
 800a106:	e7bc      	b.n	800a082 <_printf_i+0x146>
 800a108:	6833      	ldr	r3, [r6, #0]
 800a10a:	2100      	movs	r1, #0
 800a10c:	1d1a      	adds	r2, r3, #4
 800a10e:	6032      	str	r2, [r6, #0]
 800a110:	681e      	ldr	r6, [r3, #0]
 800a112:	6862      	ldr	r2, [r4, #4]
 800a114:	4630      	mov	r0, r6
 800a116:	f000 fdee 	bl	800acf6 <memchr>
 800a11a:	b108      	cbz	r0, 800a120 <_printf_i+0x1e4>
 800a11c:	1b80      	subs	r0, r0, r6
 800a11e:	6060      	str	r0, [r4, #4]
 800a120:	6863      	ldr	r3, [r4, #4]
 800a122:	6123      	str	r3, [r4, #16]
 800a124:	2300      	movs	r3, #0
 800a126:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a12a:	e7aa      	b.n	800a082 <_printf_i+0x146>
 800a12c:	4632      	mov	r2, r6
 800a12e:	4649      	mov	r1, r9
 800a130:	4640      	mov	r0, r8
 800a132:	6923      	ldr	r3, [r4, #16]
 800a134:	47d0      	blx	sl
 800a136:	3001      	adds	r0, #1
 800a138:	d0ad      	beq.n	800a096 <_printf_i+0x15a>
 800a13a:	6823      	ldr	r3, [r4, #0]
 800a13c:	079b      	lsls	r3, r3, #30
 800a13e:	d413      	bmi.n	800a168 <_printf_i+0x22c>
 800a140:	68e0      	ldr	r0, [r4, #12]
 800a142:	9b03      	ldr	r3, [sp, #12]
 800a144:	4298      	cmp	r0, r3
 800a146:	bfb8      	it	lt
 800a148:	4618      	movlt	r0, r3
 800a14a:	e7a6      	b.n	800a09a <_printf_i+0x15e>
 800a14c:	2301      	movs	r3, #1
 800a14e:	4632      	mov	r2, r6
 800a150:	4649      	mov	r1, r9
 800a152:	4640      	mov	r0, r8
 800a154:	47d0      	blx	sl
 800a156:	3001      	adds	r0, #1
 800a158:	d09d      	beq.n	800a096 <_printf_i+0x15a>
 800a15a:	3501      	adds	r5, #1
 800a15c:	68e3      	ldr	r3, [r4, #12]
 800a15e:	9903      	ldr	r1, [sp, #12]
 800a160:	1a5b      	subs	r3, r3, r1
 800a162:	42ab      	cmp	r3, r5
 800a164:	dcf2      	bgt.n	800a14c <_printf_i+0x210>
 800a166:	e7eb      	b.n	800a140 <_printf_i+0x204>
 800a168:	2500      	movs	r5, #0
 800a16a:	f104 0619 	add.w	r6, r4, #25
 800a16e:	e7f5      	b.n	800a15c <_printf_i+0x220>
 800a170:	0800ed06 	.word	0x0800ed06
 800a174:	0800ed17 	.word	0x0800ed17

0800a178 <_scanf_float>:
 800a178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a17c:	b087      	sub	sp, #28
 800a17e:	9303      	str	r3, [sp, #12]
 800a180:	688b      	ldr	r3, [r1, #8]
 800a182:	4691      	mov	r9, r2
 800a184:	1e5a      	subs	r2, r3, #1
 800a186:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a18a:	bf82      	ittt	hi
 800a18c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a190:	eb03 0b05 	addhi.w	fp, r3, r5
 800a194:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a198:	460a      	mov	r2, r1
 800a19a:	f04f 0500 	mov.w	r5, #0
 800a19e:	bf88      	it	hi
 800a1a0:	608b      	strhi	r3, [r1, #8]
 800a1a2:	680b      	ldr	r3, [r1, #0]
 800a1a4:	4680      	mov	r8, r0
 800a1a6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a1aa:	f842 3b1c 	str.w	r3, [r2], #28
 800a1ae:	460c      	mov	r4, r1
 800a1b0:	bf98      	it	ls
 800a1b2:	f04f 0b00 	movls.w	fp, #0
 800a1b6:	4616      	mov	r6, r2
 800a1b8:	46aa      	mov	sl, r5
 800a1ba:	462f      	mov	r7, r5
 800a1bc:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a1c0:	9201      	str	r2, [sp, #4]
 800a1c2:	9502      	str	r5, [sp, #8]
 800a1c4:	68a2      	ldr	r2, [r4, #8]
 800a1c6:	b15a      	cbz	r2, 800a1e0 <_scanf_float+0x68>
 800a1c8:	f8d9 3000 	ldr.w	r3, [r9]
 800a1cc:	781b      	ldrb	r3, [r3, #0]
 800a1ce:	2b4e      	cmp	r3, #78	@ 0x4e
 800a1d0:	d862      	bhi.n	800a298 <_scanf_float+0x120>
 800a1d2:	2b40      	cmp	r3, #64	@ 0x40
 800a1d4:	d83a      	bhi.n	800a24c <_scanf_float+0xd4>
 800a1d6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a1da:	b2c8      	uxtb	r0, r1
 800a1dc:	280e      	cmp	r0, #14
 800a1de:	d938      	bls.n	800a252 <_scanf_float+0xda>
 800a1e0:	b11f      	cbz	r7, 800a1ea <_scanf_float+0x72>
 800a1e2:	6823      	ldr	r3, [r4, #0]
 800a1e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a1e8:	6023      	str	r3, [r4, #0]
 800a1ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a1ee:	f1ba 0f01 	cmp.w	sl, #1
 800a1f2:	f200 8114 	bhi.w	800a41e <_scanf_float+0x2a6>
 800a1f6:	9b01      	ldr	r3, [sp, #4]
 800a1f8:	429e      	cmp	r6, r3
 800a1fa:	f200 8105 	bhi.w	800a408 <_scanf_float+0x290>
 800a1fe:	2001      	movs	r0, #1
 800a200:	b007      	add	sp, #28
 800a202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a206:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a20a:	2a0d      	cmp	r2, #13
 800a20c:	d8e8      	bhi.n	800a1e0 <_scanf_float+0x68>
 800a20e:	a101      	add	r1, pc, #4	@ (adr r1, 800a214 <_scanf_float+0x9c>)
 800a210:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a214:	0800a35d 	.word	0x0800a35d
 800a218:	0800a1e1 	.word	0x0800a1e1
 800a21c:	0800a1e1 	.word	0x0800a1e1
 800a220:	0800a1e1 	.word	0x0800a1e1
 800a224:	0800a3b9 	.word	0x0800a3b9
 800a228:	0800a393 	.word	0x0800a393
 800a22c:	0800a1e1 	.word	0x0800a1e1
 800a230:	0800a1e1 	.word	0x0800a1e1
 800a234:	0800a36b 	.word	0x0800a36b
 800a238:	0800a1e1 	.word	0x0800a1e1
 800a23c:	0800a1e1 	.word	0x0800a1e1
 800a240:	0800a1e1 	.word	0x0800a1e1
 800a244:	0800a1e1 	.word	0x0800a1e1
 800a248:	0800a327 	.word	0x0800a327
 800a24c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a250:	e7db      	b.n	800a20a <_scanf_float+0x92>
 800a252:	290e      	cmp	r1, #14
 800a254:	d8c4      	bhi.n	800a1e0 <_scanf_float+0x68>
 800a256:	a001      	add	r0, pc, #4	@ (adr r0, 800a25c <_scanf_float+0xe4>)
 800a258:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a25c:	0800a317 	.word	0x0800a317
 800a260:	0800a1e1 	.word	0x0800a1e1
 800a264:	0800a317 	.word	0x0800a317
 800a268:	0800a3a7 	.word	0x0800a3a7
 800a26c:	0800a1e1 	.word	0x0800a1e1
 800a270:	0800a2b9 	.word	0x0800a2b9
 800a274:	0800a2fd 	.word	0x0800a2fd
 800a278:	0800a2fd 	.word	0x0800a2fd
 800a27c:	0800a2fd 	.word	0x0800a2fd
 800a280:	0800a2fd 	.word	0x0800a2fd
 800a284:	0800a2fd 	.word	0x0800a2fd
 800a288:	0800a2fd 	.word	0x0800a2fd
 800a28c:	0800a2fd 	.word	0x0800a2fd
 800a290:	0800a2fd 	.word	0x0800a2fd
 800a294:	0800a2fd 	.word	0x0800a2fd
 800a298:	2b6e      	cmp	r3, #110	@ 0x6e
 800a29a:	d809      	bhi.n	800a2b0 <_scanf_float+0x138>
 800a29c:	2b60      	cmp	r3, #96	@ 0x60
 800a29e:	d8b2      	bhi.n	800a206 <_scanf_float+0x8e>
 800a2a0:	2b54      	cmp	r3, #84	@ 0x54
 800a2a2:	d07b      	beq.n	800a39c <_scanf_float+0x224>
 800a2a4:	2b59      	cmp	r3, #89	@ 0x59
 800a2a6:	d19b      	bne.n	800a1e0 <_scanf_float+0x68>
 800a2a8:	2d07      	cmp	r5, #7
 800a2aa:	d199      	bne.n	800a1e0 <_scanf_float+0x68>
 800a2ac:	2508      	movs	r5, #8
 800a2ae:	e02f      	b.n	800a310 <_scanf_float+0x198>
 800a2b0:	2b74      	cmp	r3, #116	@ 0x74
 800a2b2:	d073      	beq.n	800a39c <_scanf_float+0x224>
 800a2b4:	2b79      	cmp	r3, #121	@ 0x79
 800a2b6:	e7f6      	b.n	800a2a6 <_scanf_float+0x12e>
 800a2b8:	6821      	ldr	r1, [r4, #0]
 800a2ba:	05c8      	lsls	r0, r1, #23
 800a2bc:	d51e      	bpl.n	800a2fc <_scanf_float+0x184>
 800a2be:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a2c2:	6021      	str	r1, [r4, #0]
 800a2c4:	3701      	adds	r7, #1
 800a2c6:	f1bb 0f00 	cmp.w	fp, #0
 800a2ca:	d003      	beq.n	800a2d4 <_scanf_float+0x15c>
 800a2cc:	3201      	adds	r2, #1
 800a2ce:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a2d2:	60a2      	str	r2, [r4, #8]
 800a2d4:	68a3      	ldr	r3, [r4, #8]
 800a2d6:	3b01      	subs	r3, #1
 800a2d8:	60a3      	str	r3, [r4, #8]
 800a2da:	6923      	ldr	r3, [r4, #16]
 800a2dc:	3301      	adds	r3, #1
 800a2de:	6123      	str	r3, [r4, #16]
 800a2e0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a2e4:	3b01      	subs	r3, #1
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	f8c9 3004 	str.w	r3, [r9, #4]
 800a2ec:	f340 8083 	ble.w	800a3f6 <_scanf_float+0x27e>
 800a2f0:	f8d9 3000 	ldr.w	r3, [r9]
 800a2f4:	3301      	adds	r3, #1
 800a2f6:	f8c9 3000 	str.w	r3, [r9]
 800a2fa:	e763      	b.n	800a1c4 <_scanf_float+0x4c>
 800a2fc:	eb1a 0105 	adds.w	r1, sl, r5
 800a300:	f47f af6e 	bne.w	800a1e0 <_scanf_float+0x68>
 800a304:	460d      	mov	r5, r1
 800a306:	468a      	mov	sl, r1
 800a308:	6822      	ldr	r2, [r4, #0]
 800a30a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a30e:	6022      	str	r2, [r4, #0]
 800a310:	f806 3b01 	strb.w	r3, [r6], #1
 800a314:	e7de      	b.n	800a2d4 <_scanf_float+0x15c>
 800a316:	6822      	ldr	r2, [r4, #0]
 800a318:	0610      	lsls	r0, r2, #24
 800a31a:	f57f af61 	bpl.w	800a1e0 <_scanf_float+0x68>
 800a31e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a322:	6022      	str	r2, [r4, #0]
 800a324:	e7f4      	b.n	800a310 <_scanf_float+0x198>
 800a326:	f1ba 0f00 	cmp.w	sl, #0
 800a32a:	d10c      	bne.n	800a346 <_scanf_float+0x1ce>
 800a32c:	b977      	cbnz	r7, 800a34c <_scanf_float+0x1d4>
 800a32e:	6822      	ldr	r2, [r4, #0]
 800a330:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a334:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a338:	d108      	bne.n	800a34c <_scanf_float+0x1d4>
 800a33a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a33e:	f04f 0a01 	mov.w	sl, #1
 800a342:	6022      	str	r2, [r4, #0]
 800a344:	e7e4      	b.n	800a310 <_scanf_float+0x198>
 800a346:	f1ba 0f02 	cmp.w	sl, #2
 800a34a:	d051      	beq.n	800a3f0 <_scanf_float+0x278>
 800a34c:	2d01      	cmp	r5, #1
 800a34e:	d002      	beq.n	800a356 <_scanf_float+0x1de>
 800a350:	2d04      	cmp	r5, #4
 800a352:	f47f af45 	bne.w	800a1e0 <_scanf_float+0x68>
 800a356:	3501      	adds	r5, #1
 800a358:	b2ed      	uxtb	r5, r5
 800a35a:	e7d9      	b.n	800a310 <_scanf_float+0x198>
 800a35c:	f1ba 0f01 	cmp.w	sl, #1
 800a360:	f47f af3e 	bne.w	800a1e0 <_scanf_float+0x68>
 800a364:	f04f 0a02 	mov.w	sl, #2
 800a368:	e7d2      	b.n	800a310 <_scanf_float+0x198>
 800a36a:	b975      	cbnz	r5, 800a38a <_scanf_float+0x212>
 800a36c:	2f00      	cmp	r7, #0
 800a36e:	f47f af38 	bne.w	800a1e2 <_scanf_float+0x6a>
 800a372:	6822      	ldr	r2, [r4, #0]
 800a374:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a378:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a37c:	f040 80ff 	bne.w	800a57e <_scanf_float+0x406>
 800a380:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a384:	2501      	movs	r5, #1
 800a386:	6022      	str	r2, [r4, #0]
 800a388:	e7c2      	b.n	800a310 <_scanf_float+0x198>
 800a38a:	2d03      	cmp	r5, #3
 800a38c:	d0e3      	beq.n	800a356 <_scanf_float+0x1de>
 800a38e:	2d05      	cmp	r5, #5
 800a390:	e7df      	b.n	800a352 <_scanf_float+0x1da>
 800a392:	2d02      	cmp	r5, #2
 800a394:	f47f af24 	bne.w	800a1e0 <_scanf_float+0x68>
 800a398:	2503      	movs	r5, #3
 800a39a:	e7b9      	b.n	800a310 <_scanf_float+0x198>
 800a39c:	2d06      	cmp	r5, #6
 800a39e:	f47f af1f 	bne.w	800a1e0 <_scanf_float+0x68>
 800a3a2:	2507      	movs	r5, #7
 800a3a4:	e7b4      	b.n	800a310 <_scanf_float+0x198>
 800a3a6:	6822      	ldr	r2, [r4, #0]
 800a3a8:	0591      	lsls	r1, r2, #22
 800a3aa:	f57f af19 	bpl.w	800a1e0 <_scanf_float+0x68>
 800a3ae:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a3b2:	6022      	str	r2, [r4, #0]
 800a3b4:	9702      	str	r7, [sp, #8]
 800a3b6:	e7ab      	b.n	800a310 <_scanf_float+0x198>
 800a3b8:	6822      	ldr	r2, [r4, #0]
 800a3ba:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a3be:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a3c2:	d005      	beq.n	800a3d0 <_scanf_float+0x258>
 800a3c4:	0550      	lsls	r0, r2, #21
 800a3c6:	f57f af0b 	bpl.w	800a1e0 <_scanf_float+0x68>
 800a3ca:	2f00      	cmp	r7, #0
 800a3cc:	f000 80d7 	beq.w	800a57e <_scanf_float+0x406>
 800a3d0:	0591      	lsls	r1, r2, #22
 800a3d2:	bf58      	it	pl
 800a3d4:	9902      	ldrpl	r1, [sp, #8]
 800a3d6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a3da:	bf58      	it	pl
 800a3dc:	1a79      	subpl	r1, r7, r1
 800a3de:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a3e2:	f04f 0700 	mov.w	r7, #0
 800a3e6:	bf58      	it	pl
 800a3e8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a3ec:	6022      	str	r2, [r4, #0]
 800a3ee:	e78f      	b.n	800a310 <_scanf_float+0x198>
 800a3f0:	f04f 0a03 	mov.w	sl, #3
 800a3f4:	e78c      	b.n	800a310 <_scanf_float+0x198>
 800a3f6:	4649      	mov	r1, r9
 800a3f8:	4640      	mov	r0, r8
 800a3fa:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a3fe:	4798      	blx	r3
 800a400:	2800      	cmp	r0, #0
 800a402:	f43f aedf 	beq.w	800a1c4 <_scanf_float+0x4c>
 800a406:	e6eb      	b.n	800a1e0 <_scanf_float+0x68>
 800a408:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a40c:	464a      	mov	r2, r9
 800a40e:	4640      	mov	r0, r8
 800a410:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a414:	4798      	blx	r3
 800a416:	6923      	ldr	r3, [r4, #16]
 800a418:	3b01      	subs	r3, #1
 800a41a:	6123      	str	r3, [r4, #16]
 800a41c:	e6eb      	b.n	800a1f6 <_scanf_float+0x7e>
 800a41e:	1e6b      	subs	r3, r5, #1
 800a420:	2b06      	cmp	r3, #6
 800a422:	d824      	bhi.n	800a46e <_scanf_float+0x2f6>
 800a424:	2d02      	cmp	r5, #2
 800a426:	d836      	bhi.n	800a496 <_scanf_float+0x31e>
 800a428:	9b01      	ldr	r3, [sp, #4]
 800a42a:	429e      	cmp	r6, r3
 800a42c:	f67f aee7 	bls.w	800a1fe <_scanf_float+0x86>
 800a430:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a434:	464a      	mov	r2, r9
 800a436:	4640      	mov	r0, r8
 800a438:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a43c:	4798      	blx	r3
 800a43e:	6923      	ldr	r3, [r4, #16]
 800a440:	3b01      	subs	r3, #1
 800a442:	6123      	str	r3, [r4, #16]
 800a444:	e7f0      	b.n	800a428 <_scanf_float+0x2b0>
 800a446:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a44a:	464a      	mov	r2, r9
 800a44c:	4640      	mov	r0, r8
 800a44e:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a452:	4798      	blx	r3
 800a454:	6923      	ldr	r3, [r4, #16]
 800a456:	3b01      	subs	r3, #1
 800a458:	6123      	str	r3, [r4, #16]
 800a45a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a45e:	fa5f fa8a 	uxtb.w	sl, sl
 800a462:	f1ba 0f02 	cmp.w	sl, #2
 800a466:	d1ee      	bne.n	800a446 <_scanf_float+0x2ce>
 800a468:	3d03      	subs	r5, #3
 800a46a:	b2ed      	uxtb	r5, r5
 800a46c:	1b76      	subs	r6, r6, r5
 800a46e:	6823      	ldr	r3, [r4, #0]
 800a470:	05da      	lsls	r2, r3, #23
 800a472:	d530      	bpl.n	800a4d6 <_scanf_float+0x35e>
 800a474:	055b      	lsls	r3, r3, #21
 800a476:	d511      	bpl.n	800a49c <_scanf_float+0x324>
 800a478:	9b01      	ldr	r3, [sp, #4]
 800a47a:	429e      	cmp	r6, r3
 800a47c:	f67f aebf 	bls.w	800a1fe <_scanf_float+0x86>
 800a480:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a484:	464a      	mov	r2, r9
 800a486:	4640      	mov	r0, r8
 800a488:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a48c:	4798      	blx	r3
 800a48e:	6923      	ldr	r3, [r4, #16]
 800a490:	3b01      	subs	r3, #1
 800a492:	6123      	str	r3, [r4, #16]
 800a494:	e7f0      	b.n	800a478 <_scanf_float+0x300>
 800a496:	46aa      	mov	sl, r5
 800a498:	46b3      	mov	fp, r6
 800a49a:	e7de      	b.n	800a45a <_scanf_float+0x2e2>
 800a49c:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a4a0:	6923      	ldr	r3, [r4, #16]
 800a4a2:	2965      	cmp	r1, #101	@ 0x65
 800a4a4:	f103 33ff 	add.w	r3, r3, #4294967295
 800a4a8:	f106 35ff 	add.w	r5, r6, #4294967295
 800a4ac:	6123      	str	r3, [r4, #16]
 800a4ae:	d00c      	beq.n	800a4ca <_scanf_float+0x352>
 800a4b0:	2945      	cmp	r1, #69	@ 0x45
 800a4b2:	d00a      	beq.n	800a4ca <_scanf_float+0x352>
 800a4b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a4b8:	464a      	mov	r2, r9
 800a4ba:	4640      	mov	r0, r8
 800a4bc:	4798      	blx	r3
 800a4be:	6923      	ldr	r3, [r4, #16]
 800a4c0:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a4c4:	3b01      	subs	r3, #1
 800a4c6:	1eb5      	subs	r5, r6, #2
 800a4c8:	6123      	str	r3, [r4, #16]
 800a4ca:	464a      	mov	r2, r9
 800a4cc:	4640      	mov	r0, r8
 800a4ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a4d2:	4798      	blx	r3
 800a4d4:	462e      	mov	r6, r5
 800a4d6:	6822      	ldr	r2, [r4, #0]
 800a4d8:	f012 0210 	ands.w	r2, r2, #16
 800a4dc:	d001      	beq.n	800a4e2 <_scanf_float+0x36a>
 800a4de:	2000      	movs	r0, #0
 800a4e0:	e68e      	b.n	800a200 <_scanf_float+0x88>
 800a4e2:	7032      	strb	r2, [r6, #0]
 800a4e4:	6823      	ldr	r3, [r4, #0]
 800a4e6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a4ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a4ee:	d125      	bne.n	800a53c <_scanf_float+0x3c4>
 800a4f0:	9b02      	ldr	r3, [sp, #8]
 800a4f2:	429f      	cmp	r7, r3
 800a4f4:	d00a      	beq.n	800a50c <_scanf_float+0x394>
 800a4f6:	1bda      	subs	r2, r3, r7
 800a4f8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a4fc:	429e      	cmp	r6, r3
 800a4fe:	bf28      	it	cs
 800a500:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a504:	4630      	mov	r0, r6
 800a506:	491f      	ldr	r1, [pc, #124]	@ (800a584 <_scanf_float+0x40c>)
 800a508:	f000 fa38 	bl	800a97c <siprintf>
 800a50c:	2200      	movs	r2, #0
 800a50e:	4640      	mov	r0, r8
 800a510:	9901      	ldr	r1, [sp, #4]
 800a512:	f002 fe0d 	bl	800d130 <_strtod_r>
 800a516:	9b03      	ldr	r3, [sp, #12]
 800a518:	6825      	ldr	r5, [r4, #0]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	f015 0f02 	tst.w	r5, #2
 800a520:	4606      	mov	r6, r0
 800a522:	460f      	mov	r7, r1
 800a524:	f103 0204 	add.w	r2, r3, #4
 800a528:	d015      	beq.n	800a556 <_scanf_float+0x3de>
 800a52a:	9903      	ldr	r1, [sp, #12]
 800a52c:	600a      	str	r2, [r1, #0]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	e9c3 6700 	strd	r6, r7, [r3]
 800a534:	68e3      	ldr	r3, [r4, #12]
 800a536:	3301      	adds	r3, #1
 800a538:	60e3      	str	r3, [r4, #12]
 800a53a:	e7d0      	b.n	800a4de <_scanf_float+0x366>
 800a53c:	9b04      	ldr	r3, [sp, #16]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d0e4      	beq.n	800a50c <_scanf_float+0x394>
 800a542:	9905      	ldr	r1, [sp, #20]
 800a544:	230a      	movs	r3, #10
 800a546:	4640      	mov	r0, r8
 800a548:	3101      	adds	r1, #1
 800a54a:	f002 fe71 	bl	800d230 <_strtol_r>
 800a54e:	9b04      	ldr	r3, [sp, #16]
 800a550:	9e05      	ldr	r6, [sp, #20]
 800a552:	1ac2      	subs	r2, r0, r3
 800a554:	e7d0      	b.n	800a4f8 <_scanf_float+0x380>
 800a556:	076d      	lsls	r5, r5, #29
 800a558:	d4e7      	bmi.n	800a52a <_scanf_float+0x3b2>
 800a55a:	9d03      	ldr	r5, [sp, #12]
 800a55c:	602a      	str	r2, [r5, #0]
 800a55e:	681d      	ldr	r5, [r3, #0]
 800a560:	4602      	mov	r2, r0
 800a562:	460b      	mov	r3, r1
 800a564:	f7f6 fa52 	bl	8000a0c <__aeabi_dcmpun>
 800a568:	b120      	cbz	r0, 800a574 <_scanf_float+0x3fc>
 800a56a:	4807      	ldr	r0, [pc, #28]	@ (800a588 <_scanf_float+0x410>)
 800a56c:	f000 fbe0 	bl	800ad30 <nanf>
 800a570:	6028      	str	r0, [r5, #0]
 800a572:	e7df      	b.n	800a534 <_scanf_float+0x3bc>
 800a574:	4630      	mov	r0, r6
 800a576:	4639      	mov	r1, r7
 800a578:	f7f6 faa6 	bl	8000ac8 <__aeabi_d2f>
 800a57c:	e7f8      	b.n	800a570 <_scanf_float+0x3f8>
 800a57e:	2700      	movs	r7, #0
 800a580:	e633      	b.n	800a1ea <_scanf_float+0x72>
 800a582:	bf00      	nop
 800a584:	0800ed28 	.word	0x0800ed28
 800a588:	0800ecf5 	.word	0x0800ecf5

0800a58c <std>:
 800a58c:	2300      	movs	r3, #0
 800a58e:	b510      	push	{r4, lr}
 800a590:	4604      	mov	r4, r0
 800a592:	e9c0 3300 	strd	r3, r3, [r0]
 800a596:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a59a:	6083      	str	r3, [r0, #8]
 800a59c:	8181      	strh	r1, [r0, #12]
 800a59e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a5a0:	81c2      	strh	r2, [r0, #14]
 800a5a2:	6183      	str	r3, [r0, #24]
 800a5a4:	4619      	mov	r1, r3
 800a5a6:	2208      	movs	r2, #8
 800a5a8:	305c      	adds	r0, #92	@ 0x5c
 800a5aa:	f000 fb0f 	bl	800abcc <memset>
 800a5ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a5e4 <std+0x58>)
 800a5b0:	6224      	str	r4, [r4, #32]
 800a5b2:	6263      	str	r3, [r4, #36]	@ 0x24
 800a5b4:	4b0c      	ldr	r3, [pc, #48]	@ (800a5e8 <std+0x5c>)
 800a5b6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a5b8:	4b0c      	ldr	r3, [pc, #48]	@ (800a5ec <std+0x60>)
 800a5ba:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a5bc:	4b0c      	ldr	r3, [pc, #48]	@ (800a5f0 <std+0x64>)
 800a5be:	6323      	str	r3, [r4, #48]	@ 0x30
 800a5c0:	4b0c      	ldr	r3, [pc, #48]	@ (800a5f4 <std+0x68>)
 800a5c2:	429c      	cmp	r4, r3
 800a5c4:	d006      	beq.n	800a5d4 <std+0x48>
 800a5c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a5ca:	4294      	cmp	r4, r2
 800a5cc:	d002      	beq.n	800a5d4 <std+0x48>
 800a5ce:	33d0      	adds	r3, #208	@ 0xd0
 800a5d0:	429c      	cmp	r4, r3
 800a5d2:	d105      	bne.n	800a5e0 <std+0x54>
 800a5d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a5d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5dc:	f000 bb88 	b.w	800acf0 <__retarget_lock_init_recursive>
 800a5e0:	bd10      	pop	{r4, pc}
 800a5e2:	bf00      	nop
 800a5e4:	0800aa19 	.word	0x0800aa19
 800a5e8:	0800aa3f 	.word	0x0800aa3f
 800a5ec:	0800aa77 	.word	0x0800aa77
 800a5f0:	0800aa9b 	.word	0x0800aa9b
 800a5f4:	20003920 	.word	0x20003920

0800a5f8 <stdio_exit_handler>:
 800a5f8:	4a02      	ldr	r2, [pc, #8]	@ (800a604 <stdio_exit_handler+0xc>)
 800a5fa:	4903      	ldr	r1, [pc, #12]	@ (800a608 <stdio_exit_handler+0x10>)
 800a5fc:	4803      	ldr	r0, [pc, #12]	@ (800a60c <stdio_exit_handler+0x14>)
 800a5fe:	f000 b87b 	b.w	800a6f8 <_fwalk_sglue>
 800a602:	bf00      	nop
 800a604:	20000018 	.word	0x20000018
 800a608:	0800de99 	.word	0x0800de99
 800a60c:	20000028 	.word	0x20000028

0800a610 <cleanup_stdio>:
 800a610:	6841      	ldr	r1, [r0, #4]
 800a612:	4b0c      	ldr	r3, [pc, #48]	@ (800a644 <cleanup_stdio+0x34>)
 800a614:	b510      	push	{r4, lr}
 800a616:	4299      	cmp	r1, r3
 800a618:	4604      	mov	r4, r0
 800a61a:	d001      	beq.n	800a620 <cleanup_stdio+0x10>
 800a61c:	f003 fc3c 	bl	800de98 <_fflush_r>
 800a620:	68a1      	ldr	r1, [r4, #8]
 800a622:	4b09      	ldr	r3, [pc, #36]	@ (800a648 <cleanup_stdio+0x38>)
 800a624:	4299      	cmp	r1, r3
 800a626:	d002      	beq.n	800a62e <cleanup_stdio+0x1e>
 800a628:	4620      	mov	r0, r4
 800a62a:	f003 fc35 	bl	800de98 <_fflush_r>
 800a62e:	68e1      	ldr	r1, [r4, #12]
 800a630:	4b06      	ldr	r3, [pc, #24]	@ (800a64c <cleanup_stdio+0x3c>)
 800a632:	4299      	cmp	r1, r3
 800a634:	d004      	beq.n	800a640 <cleanup_stdio+0x30>
 800a636:	4620      	mov	r0, r4
 800a638:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a63c:	f003 bc2c 	b.w	800de98 <_fflush_r>
 800a640:	bd10      	pop	{r4, pc}
 800a642:	bf00      	nop
 800a644:	20003920 	.word	0x20003920
 800a648:	20003988 	.word	0x20003988
 800a64c:	200039f0 	.word	0x200039f0

0800a650 <global_stdio_init.part.0>:
 800a650:	b510      	push	{r4, lr}
 800a652:	4b0b      	ldr	r3, [pc, #44]	@ (800a680 <global_stdio_init.part.0+0x30>)
 800a654:	4c0b      	ldr	r4, [pc, #44]	@ (800a684 <global_stdio_init.part.0+0x34>)
 800a656:	4a0c      	ldr	r2, [pc, #48]	@ (800a688 <global_stdio_init.part.0+0x38>)
 800a658:	4620      	mov	r0, r4
 800a65a:	601a      	str	r2, [r3, #0]
 800a65c:	2104      	movs	r1, #4
 800a65e:	2200      	movs	r2, #0
 800a660:	f7ff ff94 	bl	800a58c <std>
 800a664:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a668:	2201      	movs	r2, #1
 800a66a:	2109      	movs	r1, #9
 800a66c:	f7ff ff8e 	bl	800a58c <std>
 800a670:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a674:	2202      	movs	r2, #2
 800a676:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a67a:	2112      	movs	r1, #18
 800a67c:	f7ff bf86 	b.w	800a58c <std>
 800a680:	20003a58 	.word	0x20003a58
 800a684:	20003920 	.word	0x20003920
 800a688:	0800a5f9 	.word	0x0800a5f9

0800a68c <__sfp_lock_acquire>:
 800a68c:	4801      	ldr	r0, [pc, #4]	@ (800a694 <__sfp_lock_acquire+0x8>)
 800a68e:	f000 bb30 	b.w	800acf2 <__retarget_lock_acquire_recursive>
 800a692:	bf00      	nop
 800a694:	20003a61 	.word	0x20003a61

0800a698 <__sfp_lock_release>:
 800a698:	4801      	ldr	r0, [pc, #4]	@ (800a6a0 <__sfp_lock_release+0x8>)
 800a69a:	f000 bb2b 	b.w	800acf4 <__retarget_lock_release_recursive>
 800a69e:	bf00      	nop
 800a6a0:	20003a61 	.word	0x20003a61

0800a6a4 <__sinit>:
 800a6a4:	b510      	push	{r4, lr}
 800a6a6:	4604      	mov	r4, r0
 800a6a8:	f7ff fff0 	bl	800a68c <__sfp_lock_acquire>
 800a6ac:	6a23      	ldr	r3, [r4, #32]
 800a6ae:	b11b      	cbz	r3, 800a6b8 <__sinit+0x14>
 800a6b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6b4:	f7ff bff0 	b.w	800a698 <__sfp_lock_release>
 800a6b8:	4b04      	ldr	r3, [pc, #16]	@ (800a6cc <__sinit+0x28>)
 800a6ba:	6223      	str	r3, [r4, #32]
 800a6bc:	4b04      	ldr	r3, [pc, #16]	@ (800a6d0 <__sinit+0x2c>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d1f5      	bne.n	800a6b0 <__sinit+0xc>
 800a6c4:	f7ff ffc4 	bl	800a650 <global_stdio_init.part.0>
 800a6c8:	e7f2      	b.n	800a6b0 <__sinit+0xc>
 800a6ca:	bf00      	nop
 800a6cc:	0800a611 	.word	0x0800a611
 800a6d0:	20003a58 	.word	0x20003a58

0800a6d4 <fiprintf>:
 800a6d4:	b40e      	push	{r1, r2, r3}
 800a6d6:	b503      	push	{r0, r1, lr}
 800a6d8:	4601      	mov	r1, r0
 800a6da:	ab03      	add	r3, sp, #12
 800a6dc:	4805      	ldr	r0, [pc, #20]	@ (800a6f4 <fiprintf+0x20>)
 800a6de:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6e2:	6800      	ldr	r0, [r0, #0]
 800a6e4:	9301      	str	r3, [sp, #4]
 800a6e6:	f003 f8f3 	bl	800d8d0 <_vfiprintf_r>
 800a6ea:	b002      	add	sp, #8
 800a6ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6f0:	b003      	add	sp, #12
 800a6f2:	4770      	bx	lr
 800a6f4:	20000024 	.word	0x20000024

0800a6f8 <_fwalk_sglue>:
 800a6f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6fc:	4607      	mov	r7, r0
 800a6fe:	4688      	mov	r8, r1
 800a700:	4614      	mov	r4, r2
 800a702:	2600      	movs	r6, #0
 800a704:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a708:	f1b9 0901 	subs.w	r9, r9, #1
 800a70c:	d505      	bpl.n	800a71a <_fwalk_sglue+0x22>
 800a70e:	6824      	ldr	r4, [r4, #0]
 800a710:	2c00      	cmp	r4, #0
 800a712:	d1f7      	bne.n	800a704 <_fwalk_sglue+0xc>
 800a714:	4630      	mov	r0, r6
 800a716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a71a:	89ab      	ldrh	r3, [r5, #12]
 800a71c:	2b01      	cmp	r3, #1
 800a71e:	d907      	bls.n	800a730 <_fwalk_sglue+0x38>
 800a720:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a724:	3301      	adds	r3, #1
 800a726:	d003      	beq.n	800a730 <_fwalk_sglue+0x38>
 800a728:	4629      	mov	r1, r5
 800a72a:	4638      	mov	r0, r7
 800a72c:	47c0      	blx	r8
 800a72e:	4306      	orrs	r6, r0
 800a730:	3568      	adds	r5, #104	@ 0x68
 800a732:	e7e9      	b.n	800a708 <_fwalk_sglue+0x10>

0800a734 <iprintf>:
 800a734:	b40f      	push	{r0, r1, r2, r3}
 800a736:	b507      	push	{r0, r1, r2, lr}
 800a738:	4906      	ldr	r1, [pc, #24]	@ (800a754 <iprintf+0x20>)
 800a73a:	ab04      	add	r3, sp, #16
 800a73c:	6808      	ldr	r0, [r1, #0]
 800a73e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a742:	6881      	ldr	r1, [r0, #8]
 800a744:	9301      	str	r3, [sp, #4]
 800a746:	f003 f8c3 	bl	800d8d0 <_vfiprintf_r>
 800a74a:	b003      	add	sp, #12
 800a74c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a750:	b004      	add	sp, #16
 800a752:	4770      	bx	lr
 800a754:	20000024 	.word	0x20000024

0800a758 <_puts_r>:
 800a758:	6a03      	ldr	r3, [r0, #32]
 800a75a:	b570      	push	{r4, r5, r6, lr}
 800a75c:	4605      	mov	r5, r0
 800a75e:	460e      	mov	r6, r1
 800a760:	6884      	ldr	r4, [r0, #8]
 800a762:	b90b      	cbnz	r3, 800a768 <_puts_r+0x10>
 800a764:	f7ff ff9e 	bl	800a6a4 <__sinit>
 800a768:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a76a:	07db      	lsls	r3, r3, #31
 800a76c:	d405      	bmi.n	800a77a <_puts_r+0x22>
 800a76e:	89a3      	ldrh	r3, [r4, #12]
 800a770:	0598      	lsls	r0, r3, #22
 800a772:	d402      	bmi.n	800a77a <_puts_r+0x22>
 800a774:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a776:	f000 fabc 	bl	800acf2 <__retarget_lock_acquire_recursive>
 800a77a:	89a3      	ldrh	r3, [r4, #12]
 800a77c:	0719      	lsls	r1, r3, #28
 800a77e:	d502      	bpl.n	800a786 <_puts_r+0x2e>
 800a780:	6923      	ldr	r3, [r4, #16]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d135      	bne.n	800a7f2 <_puts_r+0x9a>
 800a786:	4621      	mov	r1, r4
 800a788:	4628      	mov	r0, r5
 800a78a:	f000 f9c9 	bl	800ab20 <__swsetup_r>
 800a78e:	b380      	cbz	r0, 800a7f2 <_puts_r+0x9a>
 800a790:	f04f 35ff 	mov.w	r5, #4294967295
 800a794:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a796:	07da      	lsls	r2, r3, #31
 800a798:	d405      	bmi.n	800a7a6 <_puts_r+0x4e>
 800a79a:	89a3      	ldrh	r3, [r4, #12]
 800a79c:	059b      	lsls	r3, r3, #22
 800a79e:	d402      	bmi.n	800a7a6 <_puts_r+0x4e>
 800a7a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7a2:	f000 faa7 	bl	800acf4 <__retarget_lock_release_recursive>
 800a7a6:	4628      	mov	r0, r5
 800a7a8:	bd70      	pop	{r4, r5, r6, pc}
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	da04      	bge.n	800a7b8 <_puts_r+0x60>
 800a7ae:	69a2      	ldr	r2, [r4, #24]
 800a7b0:	429a      	cmp	r2, r3
 800a7b2:	dc17      	bgt.n	800a7e4 <_puts_r+0x8c>
 800a7b4:	290a      	cmp	r1, #10
 800a7b6:	d015      	beq.n	800a7e4 <_puts_r+0x8c>
 800a7b8:	6823      	ldr	r3, [r4, #0]
 800a7ba:	1c5a      	adds	r2, r3, #1
 800a7bc:	6022      	str	r2, [r4, #0]
 800a7be:	7019      	strb	r1, [r3, #0]
 800a7c0:	68a3      	ldr	r3, [r4, #8]
 800a7c2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a7c6:	3b01      	subs	r3, #1
 800a7c8:	60a3      	str	r3, [r4, #8]
 800a7ca:	2900      	cmp	r1, #0
 800a7cc:	d1ed      	bne.n	800a7aa <_puts_r+0x52>
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	da11      	bge.n	800a7f6 <_puts_r+0x9e>
 800a7d2:	4622      	mov	r2, r4
 800a7d4:	210a      	movs	r1, #10
 800a7d6:	4628      	mov	r0, r5
 800a7d8:	f000 f963 	bl	800aaa2 <__swbuf_r>
 800a7dc:	3001      	adds	r0, #1
 800a7de:	d0d7      	beq.n	800a790 <_puts_r+0x38>
 800a7e0:	250a      	movs	r5, #10
 800a7e2:	e7d7      	b.n	800a794 <_puts_r+0x3c>
 800a7e4:	4622      	mov	r2, r4
 800a7e6:	4628      	mov	r0, r5
 800a7e8:	f000 f95b 	bl	800aaa2 <__swbuf_r>
 800a7ec:	3001      	adds	r0, #1
 800a7ee:	d1e7      	bne.n	800a7c0 <_puts_r+0x68>
 800a7f0:	e7ce      	b.n	800a790 <_puts_r+0x38>
 800a7f2:	3e01      	subs	r6, #1
 800a7f4:	e7e4      	b.n	800a7c0 <_puts_r+0x68>
 800a7f6:	6823      	ldr	r3, [r4, #0]
 800a7f8:	1c5a      	adds	r2, r3, #1
 800a7fa:	6022      	str	r2, [r4, #0]
 800a7fc:	220a      	movs	r2, #10
 800a7fe:	701a      	strb	r2, [r3, #0]
 800a800:	e7ee      	b.n	800a7e0 <_puts_r+0x88>
	...

0800a804 <puts>:
 800a804:	4b02      	ldr	r3, [pc, #8]	@ (800a810 <puts+0xc>)
 800a806:	4601      	mov	r1, r0
 800a808:	6818      	ldr	r0, [r3, #0]
 800a80a:	f7ff bfa5 	b.w	800a758 <_puts_r>
 800a80e:	bf00      	nop
 800a810:	20000024 	.word	0x20000024

0800a814 <setvbuf>:
 800a814:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a818:	461d      	mov	r5, r3
 800a81a:	4b57      	ldr	r3, [pc, #348]	@ (800a978 <setvbuf+0x164>)
 800a81c:	4604      	mov	r4, r0
 800a81e:	681f      	ldr	r7, [r3, #0]
 800a820:	460e      	mov	r6, r1
 800a822:	4690      	mov	r8, r2
 800a824:	b127      	cbz	r7, 800a830 <setvbuf+0x1c>
 800a826:	6a3b      	ldr	r3, [r7, #32]
 800a828:	b913      	cbnz	r3, 800a830 <setvbuf+0x1c>
 800a82a:	4638      	mov	r0, r7
 800a82c:	f7ff ff3a 	bl	800a6a4 <__sinit>
 800a830:	f1b8 0f02 	cmp.w	r8, #2
 800a834:	d006      	beq.n	800a844 <setvbuf+0x30>
 800a836:	f1b8 0f01 	cmp.w	r8, #1
 800a83a:	f200 809a 	bhi.w	800a972 <setvbuf+0x15e>
 800a83e:	2d00      	cmp	r5, #0
 800a840:	f2c0 8097 	blt.w	800a972 <setvbuf+0x15e>
 800a844:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a846:	07d9      	lsls	r1, r3, #31
 800a848:	d405      	bmi.n	800a856 <setvbuf+0x42>
 800a84a:	89a3      	ldrh	r3, [r4, #12]
 800a84c:	059a      	lsls	r2, r3, #22
 800a84e:	d402      	bmi.n	800a856 <setvbuf+0x42>
 800a850:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a852:	f000 fa4e 	bl	800acf2 <__retarget_lock_acquire_recursive>
 800a856:	4621      	mov	r1, r4
 800a858:	4638      	mov	r0, r7
 800a85a:	f003 fb1d 	bl	800de98 <_fflush_r>
 800a85e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a860:	b141      	cbz	r1, 800a874 <setvbuf+0x60>
 800a862:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a866:	4299      	cmp	r1, r3
 800a868:	d002      	beq.n	800a870 <setvbuf+0x5c>
 800a86a:	4638      	mov	r0, r7
 800a86c:	f001 f8c8 	bl	800ba00 <_free_r>
 800a870:	2300      	movs	r3, #0
 800a872:	6363      	str	r3, [r4, #52]	@ 0x34
 800a874:	2300      	movs	r3, #0
 800a876:	61a3      	str	r3, [r4, #24]
 800a878:	6063      	str	r3, [r4, #4]
 800a87a:	89a3      	ldrh	r3, [r4, #12]
 800a87c:	061b      	lsls	r3, r3, #24
 800a87e:	d503      	bpl.n	800a888 <setvbuf+0x74>
 800a880:	4638      	mov	r0, r7
 800a882:	6921      	ldr	r1, [r4, #16]
 800a884:	f001 f8bc 	bl	800ba00 <_free_r>
 800a888:	89a3      	ldrh	r3, [r4, #12]
 800a88a:	f1b8 0f02 	cmp.w	r8, #2
 800a88e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800a892:	f023 0303 	bic.w	r3, r3, #3
 800a896:	81a3      	strh	r3, [r4, #12]
 800a898:	d061      	beq.n	800a95e <setvbuf+0x14a>
 800a89a:	ab01      	add	r3, sp, #4
 800a89c:	466a      	mov	r2, sp
 800a89e:	4621      	mov	r1, r4
 800a8a0:	4638      	mov	r0, r7
 800a8a2:	f003 fb21 	bl	800dee8 <__swhatbuf_r>
 800a8a6:	89a3      	ldrh	r3, [r4, #12]
 800a8a8:	4318      	orrs	r0, r3
 800a8aa:	81a0      	strh	r0, [r4, #12]
 800a8ac:	bb2d      	cbnz	r5, 800a8fa <setvbuf+0xe6>
 800a8ae:	9d00      	ldr	r5, [sp, #0]
 800a8b0:	4628      	mov	r0, r5
 800a8b2:	f001 f8ed 	bl	800ba90 <malloc>
 800a8b6:	4606      	mov	r6, r0
 800a8b8:	2800      	cmp	r0, #0
 800a8ba:	d152      	bne.n	800a962 <setvbuf+0x14e>
 800a8bc:	f8dd 9000 	ldr.w	r9, [sp]
 800a8c0:	45a9      	cmp	r9, r5
 800a8c2:	d140      	bne.n	800a946 <setvbuf+0x132>
 800a8c4:	f04f 35ff 	mov.w	r5, #4294967295
 800a8c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8cc:	f043 0202 	orr.w	r2, r3, #2
 800a8d0:	81a2      	strh	r2, [r4, #12]
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	60a2      	str	r2, [r4, #8]
 800a8d6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800a8da:	6022      	str	r2, [r4, #0]
 800a8dc:	6122      	str	r2, [r4, #16]
 800a8de:	2201      	movs	r2, #1
 800a8e0:	6162      	str	r2, [r4, #20]
 800a8e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a8e4:	07d6      	lsls	r6, r2, #31
 800a8e6:	d404      	bmi.n	800a8f2 <setvbuf+0xde>
 800a8e8:	0598      	lsls	r0, r3, #22
 800a8ea:	d402      	bmi.n	800a8f2 <setvbuf+0xde>
 800a8ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8ee:	f000 fa01 	bl	800acf4 <__retarget_lock_release_recursive>
 800a8f2:	4628      	mov	r0, r5
 800a8f4:	b003      	add	sp, #12
 800a8f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8fa:	2e00      	cmp	r6, #0
 800a8fc:	d0d8      	beq.n	800a8b0 <setvbuf+0x9c>
 800a8fe:	6a3b      	ldr	r3, [r7, #32]
 800a900:	b913      	cbnz	r3, 800a908 <setvbuf+0xf4>
 800a902:	4638      	mov	r0, r7
 800a904:	f7ff fece 	bl	800a6a4 <__sinit>
 800a908:	f1b8 0f01 	cmp.w	r8, #1
 800a90c:	bf08      	it	eq
 800a90e:	89a3      	ldrheq	r3, [r4, #12]
 800a910:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800a914:	bf04      	itt	eq
 800a916:	f043 0301 	orreq.w	r3, r3, #1
 800a91a:	81a3      	strheq	r3, [r4, #12]
 800a91c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a920:	6026      	str	r6, [r4, #0]
 800a922:	f013 0208 	ands.w	r2, r3, #8
 800a926:	d01e      	beq.n	800a966 <setvbuf+0x152>
 800a928:	07d9      	lsls	r1, r3, #31
 800a92a:	bf41      	itttt	mi
 800a92c:	2200      	movmi	r2, #0
 800a92e:	426d      	negmi	r5, r5
 800a930:	60a2      	strmi	r2, [r4, #8]
 800a932:	61a5      	strmi	r5, [r4, #24]
 800a934:	bf58      	it	pl
 800a936:	60a5      	strpl	r5, [r4, #8]
 800a938:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a93a:	07d2      	lsls	r2, r2, #31
 800a93c:	d401      	bmi.n	800a942 <setvbuf+0x12e>
 800a93e:	059b      	lsls	r3, r3, #22
 800a940:	d513      	bpl.n	800a96a <setvbuf+0x156>
 800a942:	2500      	movs	r5, #0
 800a944:	e7d5      	b.n	800a8f2 <setvbuf+0xde>
 800a946:	4648      	mov	r0, r9
 800a948:	f001 f8a2 	bl	800ba90 <malloc>
 800a94c:	4606      	mov	r6, r0
 800a94e:	2800      	cmp	r0, #0
 800a950:	d0b8      	beq.n	800a8c4 <setvbuf+0xb0>
 800a952:	89a3      	ldrh	r3, [r4, #12]
 800a954:	464d      	mov	r5, r9
 800a956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a95a:	81a3      	strh	r3, [r4, #12]
 800a95c:	e7cf      	b.n	800a8fe <setvbuf+0xea>
 800a95e:	2500      	movs	r5, #0
 800a960:	e7b2      	b.n	800a8c8 <setvbuf+0xb4>
 800a962:	46a9      	mov	r9, r5
 800a964:	e7f5      	b.n	800a952 <setvbuf+0x13e>
 800a966:	60a2      	str	r2, [r4, #8]
 800a968:	e7e6      	b.n	800a938 <setvbuf+0x124>
 800a96a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a96c:	f000 f9c2 	bl	800acf4 <__retarget_lock_release_recursive>
 800a970:	e7e7      	b.n	800a942 <setvbuf+0x12e>
 800a972:	f04f 35ff 	mov.w	r5, #4294967295
 800a976:	e7bc      	b.n	800a8f2 <setvbuf+0xde>
 800a978:	20000024 	.word	0x20000024

0800a97c <siprintf>:
 800a97c:	b40e      	push	{r1, r2, r3}
 800a97e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a982:	b510      	push	{r4, lr}
 800a984:	2400      	movs	r4, #0
 800a986:	b09d      	sub	sp, #116	@ 0x74
 800a988:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a98a:	9002      	str	r0, [sp, #8]
 800a98c:	9006      	str	r0, [sp, #24]
 800a98e:	9107      	str	r1, [sp, #28]
 800a990:	9104      	str	r1, [sp, #16]
 800a992:	4809      	ldr	r0, [pc, #36]	@ (800a9b8 <siprintf+0x3c>)
 800a994:	4909      	ldr	r1, [pc, #36]	@ (800a9bc <siprintf+0x40>)
 800a996:	f853 2b04 	ldr.w	r2, [r3], #4
 800a99a:	9105      	str	r1, [sp, #20]
 800a99c:	6800      	ldr	r0, [r0, #0]
 800a99e:	a902      	add	r1, sp, #8
 800a9a0:	9301      	str	r3, [sp, #4]
 800a9a2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a9a4:	f002 fca2 	bl	800d2ec <_svfiprintf_r>
 800a9a8:	9b02      	ldr	r3, [sp, #8]
 800a9aa:	701c      	strb	r4, [r3, #0]
 800a9ac:	b01d      	add	sp, #116	@ 0x74
 800a9ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9b2:	b003      	add	sp, #12
 800a9b4:	4770      	bx	lr
 800a9b6:	bf00      	nop
 800a9b8:	20000024 	.word	0x20000024
 800a9bc:	ffff0208 	.word	0xffff0208

0800a9c0 <siscanf>:
 800a9c0:	b40e      	push	{r1, r2, r3}
 800a9c2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800a9c6:	b570      	push	{r4, r5, r6, lr}
 800a9c8:	2500      	movs	r5, #0
 800a9ca:	b09d      	sub	sp, #116	@ 0x74
 800a9cc:	ac21      	add	r4, sp, #132	@ 0x84
 800a9ce:	f854 6b04 	ldr.w	r6, [r4], #4
 800a9d2:	f8ad 2014 	strh.w	r2, [sp, #20]
 800a9d6:	951b      	str	r5, [sp, #108]	@ 0x6c
 800a9d8:	9002      	str	r0, [sp, #8]
 800a9da:	9006      	str	r0, [sp, #24]
 800a9dc:	f7f5 fbb8 	bl	8000150 <strlen>
 800a9e0:	4b0b      	ldr	r3, [pc, #44]	@ (800aa10 <siscanf+0x50>)
 800a9e2:	9003      	str	r0, [sp, #12]
 800a9e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a9e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a9ea:	9007      	str	r0, [sp, #28]
 800a9ec:	4809      	ldr	r0, [pc, #36]	@ (800aa14 <siscanf+0x54>)
 800a9ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a9f2:	4632      	mov	r2, r6
 800a9f4:	4623      	mov	r3, r4
 800a9f6:	a902      	add	r1, sp, #8
 800a9f8:	6800      	ldr	r0, [r0, #0]
 800a9fa:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a9fc:	9514      	str	r5, [sp, #80]	@ 0x50
 800a9fe:	9401      	str	r4, [sp, #4]
 800aa00:	f002 fdca 	bl	800d598 <__ssvfiscanf_r>
 800aa04:	b01d      	add	sp, #116	@ 0x74
 800aa06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aa0a:	b003      	add	sp, #12
 800aa0c:	4770      	bx	lr
 800aa0e:	bf00      	nop
 800aa10:	0800aa3b 	.word	0x0800aa3b
 800aa14:	20000024 	.word	0x20000024

0800aa18 <__sread>:
 800aa18:	b510      	push	{r4, lr}
 800aa1a:	460c      	mov	r4, r1
 800aa1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa20:	f000 f918 	bl	800ac54 <_read_r>
 800aa24:	2800      	cmp	r0, #0
 800aa26:	bfab      	itete	ge
 800aa28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aa2a:	89a3      	ldrhlt	r3, [r4, #12]
 800aa2c:	181b      	addge	r3, r3, r0
 800aa2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aa32:	bfac      	ite	ge
 800aa34:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aa36:	81a3      	strhlt	r3, [r4, #12]
 800aa38:	bd10      	pop	{r4, pc}

0800aa3a <__seofread>:
 800aa3a:	2000      	movs	r0, #0
 800aa3c:	4770      	bx	lr

0800aa3e <__swrite>:
 800aa3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa42:	461f      	mov	r7, r3
 800aa44:	898b      	ldrh	r3, [r1, #12]
 800aa46:	4605      	mov	r5, r0
 800aa48:	05db      	lsls	r3, r3, #23
 800aa4a:	460c      	mov	r4, r1
 800aa4c:	4616      	mov	r6, r2
 800aa4e:	d505      	bpl.n	800aa5c <__swrite+0x1e>
 800aa50:	2302      	movs	r3, #2
 800aa52:	2200      	movs	r2, #0
 800aa54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa58:	f000 f8ea 	bl	800ac30 <_lseek_r>
 800aa5c:	89a3      	ldrh	r3, [r4, #12]
 800aa5e:	4632      	mov	r2, r6
 800aa60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800aa64:	81a3      	strh	r3, [r4, #12]
 800aa66:	4628      	mov	r0, r5
 800aa68:	463b      	mov	r3, r7
 800aa6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa72:	f000 b901 	b.w	800ac78 <_write_r>

0800aa76 <__sseek>:
 800aa76:	b510      	push	{r4, lr}
 800aa78:	460c      	mov	r4, r1
 800aa7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa7e:	f000 f8d7 	bl	800ac30 <_lseek_r>
 800aa82:	1c43      	adds	r3, r0, #1
 800aa84:	89a3      	ldrh	r3, [r4, #12]
 800aa86:	bf15      	itete	ne
 800aa88:	6560      	strne	r0, [r4, #84]	@ 0x54
 800aa8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800aa8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800aa92:	81a3      	strheq	r3, [r4, #12]
 800aa94:	bf18      	it	ne
 800aa96:	81a3      	strhne	r3, [r4, #12]
 800aa98:	bd10      	pop	{r4, pc}

0800aa9a <__sclose>:
 800aa9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa9e:	f000 b8b7 	b.w	800ac10 <_close_r>

0800aaa2 <__swbuf_r>:
 800aaa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaa4:	460e      	mov	r6, r1
 800aaa6:	4614      	mov	r4, r2
 800aaa8:	4605      	mov	r5, r0
 800aaaa:	b118      	cbz	r0, 800aab4 <__swbuf_r+0x12>
 800aaac:	6a03      	ldr	r3, [r0, #32]
 800aaae:	b90b      	cbnz	r3, 800aab4 <__swbuf_r+0x12>
 800aab0:	f7ff fdf8 	bl	800a6a4 <__sinit>
 800aab4:	69a3      	ldr	r3, [r4, #24]
 800aab6:	60a3      	str	r3, [r4, #8]
 800aab8:	89a3      	ldrh	r3, [r4, #12]
 800aaba:	071a      	lsls	r2, r3, #28
 800aabc:	d501      	bpl.n	800aac2 <__swbuf_r+0x20>
 800aabe:	6923      	ldr	r3, [r4, #16]
 800aac0:	b943      	cbnz	r3, 800aad4 <__swbuf_r+0x32>
 800aac2:	4621      	mov	r1, r4
 800aac4:	4628      	mov	r0, r5
 800aac6:	f000 f82b 	bl	800ab20 <__swsetup_r>
 800aaca:	b118      	cbz	r0, 800aad4 <__swbuf_r+0x32>
 800aacc:	f04f 37ff 	mov.w	r7, #4294967295
 800aad0:	4638      	mov	r0, r7
 800aad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aad4:	6823      	ldr	r3, [r4, #0]
 800aad6:	6922      	ldr	r2, [r4, #16]
 800aad8:	b2f6      	uxtb	r6, r6
 800aada:	1a98      	subs	r0, r3, r2
 800aadc:	6963      	ldr	r3, [r4, #20]
 800aade:	4637      	mov	r7, r6
 800aae0:	4283      	cmp	r3, r0
 800aae2:	dc05      	bgt.n	800aaf0 <__swbuf_r+0x4e>
 800aae4:	4621      	mov	r1, r4
 800aae6:	4628      	mov	r0, r5
 800aae8:	f003 f9d6 	bl	800de98 <_fflush_r>
 800aaec:	2800      	cmp	r0, #0
 800aaee:	d1ed      	bne.n	800aacc <__swbuf_r+0x2a>
 800aaf0:	68a3      	ldr	r3, [r4, #8]
 800aaf2:	3b01      	subs	r3, #1
 800aaf4:	60a3      	str	r3, [r4, #8]
 800aaf6:	6823      	ldr	r3, [r4, #0]
 800aaf8:	1c5a      	adds	r2, r3, #1
 800aafa:	6022      	str	r2, [r4, #0]
 800aafc:	701e      	strb	r6, [r3, #0]
 800aafe:	6962      	ldr	r2, [r4, #20]
 800ab00:	1c43      	adds	r3, r0, #1
 800ab02:	429a      	cmp	r2, r3
 800ab04:	d004      	beq.n	800ab10 <__swbuf_r+0x6e>
 800ab06:	89a3      	ldrh	r3, [r4, #12]
 800ab08:	07db      	lsls	r3, r3, #31
 800ab0a:	d5e1      	bpl.n	800aad0 <__swbuf_r+0x2e>
 800ab0c:	2e0a      	cmp	r6, #10
 800ab0e:	d1df      	bne.n	800aad0 <__swbuf_r+0x2e>
 800ab10:	4621      	mov	r1, r4
 800ab12:	4628      	mov	r0, r5
 800ab14:	f003 f9c0 	bl	800de98 <_fflush_r>
 800ab18:	2800      	cmp	r0, #0
 800ab1a:	d0d9      	beq.n	800aad0 <__swbuf_r+0x2e>
 800ab1c:	e7d6      	b.n	800aacc <__swbuf_r+0x2a>
	...

0800ab20 <__swsetup_r>:
 800ab20:	b538      	push	{r3, r4, r5, lr}
 800ab22:	4b29      	ldr	r3, [pc, #164]	@ (800abc8 <__swsetup_r+0xa8>)
 800ab24:	4605      	mov	r5, r0
 800ab26:	6818      	ldr	r0, [r3, #0]
 800ab28:	460c      	mov	r4, r1
 800ab2a:	b118      	cbz	r0, 800ab34 <__swsetup_r+0x14>
 800ab2c:	6a03      	ldr	r3, [r0, #32]
 800ab2e:	b90b      	cbnz	r3, 800ab34 <__swsetup_r+0x14>
 800ab30:	f7ff fdb8 	bl	800a6a4 <__sinit>
 800ab34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab38:	0719      	lsls	r1, r3, #28
 800ab3a:	d422      	bmi.n	800ab82 <__swsetup_r+0x62>
 800ab3c:	06da      	lsls	r2, r3, #27
 800ab3e:	d407      	bmi.n	800ab50 <__swsetup_r+0x30>
 800ab40:	2209      	movs	r2, #9
 800ab42:	602a      	str	r2, [r5, #0]
 800ab44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab48:	f04f 30ff 	mov.w	r0, #4294967295
 800ab4c:	81a3      	strh	r3, [r4, #12]
 800ab4e:	e033      	b.n	800abb8 <__swsetup_r+0x98>
 800ab50:	0758      	lsls	r0, r3, #29
 800ab52:	d512      	bpl.n	800ab7a <__swsetup_r+0x5a>
 800ab54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ab56:	b141      	cbz	r1, 800ab6a <__swsetup_r+0x4a>
 800ab58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ab5c:	4299      	cmp	r1, r3
 800ab5e:	d002      	beq.n	800ab66 <__swsetup_r+0x46>
 800ab60:	4628      	mov	r0, r5
 800ab62:	f000 ff4d 	bl	800ba00 <_free_r>
 800ab66:	2300      	movs	r3, #0
 800ab68:	6363      	str	r3, [r4, #52]	@ 0x34
 800ab6a:	89a3      	ldrh	r3, [r4, #12]
 800ab6c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ab70:	81a3      	strh	r3, [r4, #12]
 800ab72:	2300      	movs	r3, #0
 800ab74:	6063      	str	r3, [r4, #4]
 800ab76:	6923      	ldr	r3, [r4, #16]
 800ab78:	6023      	str	r3, [r4, #0]
 800ab7a:	89a3      	ldrh	r3, [r4, #12]
 800ab7c:	f043 0308 	orr.w	r3, r3, #8
 800ab80:	81a3      	strh	r3, [r4, #12]
 800ab82:	6923      	ldr	r3, [r4, #16]
 800ab84:	b94b      	cbnz	r3, 800ab9a <__swsetup_r+0x7a>
 800ab86:	89a3      	ldrh	r3, [r4, #12]
 800ab88:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ab8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab90:	d003      	beq.n	800ab9a <__swsetup_r+0x7a>
 800ab92:	4621      	mov	r1, r4
 800ab94:	4628      	mov	r0, r5
 800ab96:	f003 f9cc 	bl	800df32 <__smakebuf_r>
 800ab9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab9e:	f013 0201 	ands.w	r2, r3, #1
 800aba2:	d00a      	beq.n	800abba <__swsetup_r+0x9a>
 800aba4:	2200      	movs	r2, #0
 800aba6:	60a2      	str	r2, [r4, #8]
 800aba8:	6962      	ldr	r2, [r4, #20]
 800abaa:	4252      	negs	r2, r2
 800abac:	61a2      	str	r2, [r4, #24]
 800abae:	6922      	ldr	r2, [r4, #16]
 800abb0:	b942      	cbnz	r2, 800abc4 <__swsetup_r+0xa4>
 800abb2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800abb6:	d1c5      	bne.n	800ab44 <__swsetup_r+0x24>
 800abb8:	bd38      	pop	{r3, r4, r5, pc}
 800abba:	0799      	lsls	r1, r3, #30
 800abbc:	bf58      	it	pl
 800abbe:	6962      	ldrpl	r2, [r4, #20]
 800abc0:	60a2      	str	r2, [r4, #8]
 800abc2:	e7f4      	b.n	800abae <__swsetup_r+0x8e>
 800abc4:	2000      	movs	r0, #0
 800abc6:	e7f7      	b.n	800abb8 <__swsetup_r+0x98>
 800abc8:	20000024 	.word	0x20000024

0800abcc <memset>:
 800abcc:	4603      	mov	r3, r0
 800abce:	4402      	add	r2, r0
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d100      	bne.n	800abd6 <memset+0xa>
 800abd4:	4770      	bx	lr
 800abd6:	f803 1b01 	strb.w	r1, [r3], #1
 800abda:	e7f9      	b.n	800abd0 <memset+0x4>

0800abdc <strstr>:
 800abdc:	780a      	ldrb	r2, [r1, #0]
 800abde:	b570      	push	{r4, r5, r6, lr}
 800abe0:	b96a      	cbnz	r2, 800abfe <strstr+0x22>
 800abe2:	bd70      	pop	{r4, r5, r6, pc}
 800abe4:	429a      	cmp	r2, r3
 800abe6:	d109      	bne.n	800abfc <strstr+0x20>
 800abe8:	460c      	mov	r4, r1
 800abea:	4605      	mov	r5, r0
 800abec:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d0f6      	beq.n	800abe2 <strstr+0x6>
 800abf4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800abf8:	429e      	cmp	r6, r3
 800abfa:	d0f7      	beq.n	800abec <strstr+0x10>
 800abfc:	3001      	adds	r0, #1
 800abfe:	7803      	ldrb	r3, [r0, #0]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d1ef      	bne.n	800abe4 <strstr+0x8>
 800ac04:	4618      	mov	r0, r3
 800ac06:	e7ec      	b.n	800abe2 <strstr+0x6>

0800ac08 <_localeconv_r>:
 800ac08:	4800      	ldr	r0, [pc, #0]	@ (800ac0c <_localeconv_r+0x4>)
 800ac0a:	4770      	bx	lr
 800ac0c:	20000164 	.word	0x20000164

0800ac10 <_close_r>:
 800ac10:	b538      	push	{r3, r4, r5, lr}
 800ac12:	2300      	movs	r3, #0
 800ac14:	4d05      	ldr	r5, [pc, #20]	@ (800ac2c <_close_r+0x1c>)
 800ac16:	4604      	mov	r4, r0
 800ac18:	4608      	mov	r0, r1
 800ac1a:	602b      	str	r3, [r5, #0]
 800ac1c:	f7f7 fa3d 	bl	800209a <_close>
 800ac20:	1c43      	adds	r3, r0, #1
 800ac22:	d102      	bne.n	800ac2a <_close_r+0x1a>
 800ac24:	682b      	ldr	r3, [r5, #0]
 800ac26:	b103      	cbz	r3, 800ac2a <_close_r+0x1a>
 800ac28:	6023      	str	r3, [r4, #0]
 800ac2a:	bd38      	pop	{r3, r4, r5, pc}
 800ac2c:	20003a5c 	.word	0x20003a5c

0800ac30 <_lseek_r>:
 800ac30:	b538      	push	{r3, r4, r5, lr}
 800ac32:	4604      	mov	r4, r0
 800ac34:	4608      	mov	r0, r1
 800ac36:	4611      	mov	r1, r2
 800ac38:	2200      	movs	r2, #0
 800ac3a:	4d05      	ldr	r5, [pc, #20]	@ (800ac50 <_lseek_r+0x20>)
 800ac3c:	602a      	str	r2, [r5, #0]
 800ac3e:	461a      	mov	r2, r3
 800ac40:	f7f7 fa4f 	bl	80020e2 <_lseek>
 800ac44:	1c43      	adds	r3, r0, #1
 800ac46:	d102      	bne.n	800ac4e <_lseek_r+0x1e>
 800ac48:	682b      	ldr	r3, [r5, #0]
 800ac4a:	b103      	cbz	r3, 800ac4e <_lseek_r+0x1e>
 800ac4c:	6023      	str	r3, [r4, #0]
 800ac4e:	bd38      	pop	{r3, r4, r5, pc}
 800ac50:	20003a5c 	.word	0x20003a5c

0800ac54 <_read_r>:
 800ac54:	b538      	push	{r3, r4, r5, lr}
 800ac56:	4604      	mov	r4, r0
 800ac58:	4608      	mov	r0, r1
 800ac5a:	4611      	mov	r1, r2
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	4d05      	ldr	r5, [pc, #20]	@ (800ac74 <_read_r+0x20>)
 800ac60:	602a      	str	r2, [r5, #0]
 800ac62:	461a      	mov	r2, r3
 800ac64:	f7f7 f9fc 	bl	8002060 <_read>
 800ac68:	1c43      	adds	r3, r0, #1
 800ac6a:	d102      	bne.n	800ac72 <_read_r+0x1e>
 800ac6c:	682b      	ldr	r3, [r5, #0]
 800ac6e:	b103      	cbz	r3, 800ac72 <_read_r+0x1e>
 800ac70:	6023      	str	r3, [r4, #0]
 800ac72:	bd38      	pop	{r3, r4, r5, pc}
 800ac74:	20003a5c 	.word	0x20003a5c

0800ac78 <_write_r>:
 800ac78:	b538      	push	{r3, r4, r5, lr}
 800ac7a:	4604      	mov	r4, r0
 800ac7c:	4608      	mov	r0, r1
 800ac7e:	4611      	mov	r1, r2
 800ac80:	2200      	movs	r2, #0
 800ac82:	4d05      	ldr	r5, [pc, #20]	@ (800ac98 <_write_r+0x20>)
 800ac84:	602a      	str	r2, [r5, #0]
 800ac86:	461a      	mov	r2, r3
 800ac88:	f7f6 fb00 	bl	800128c <_write>
 800ac8c:	1c43      	adds	r3, r0, #1
 800ac8e:	d102      	bne.n	800ac96 <_write_r+0x1e>
 800ac90:	682b      	ldr	r3, [r5, #0]
 800ac92:	b103      	cbz	r3, 800ac96 <_write_r+0x1e>
 800ac94:	6023      	str	r3, [r4, #0]
 800ac96:	bd38      	pop	{r3, r4, r5, pc}
 800ac98:	20003a5c 	.word	0x20003a5c

0800ac9c <__errno>:
 800ac9c:	4b01      	ldr	r3, [pc, #4]	@ (800aca4 <__errno+0x8>)
 800ac9e:	6818      	ldr	r0, [r3, #0]
 800aca0:	4770      	bx	lr
 800aca2:	bf00      	nop
 800aca4:	20000024 	.word	0x20000024

0800aca8 <__libc_init_array>:
 800aca8:	b570      	push	{r4, r5, r6, lr}
 800acaa:	2600      	movs	r6, #0
 800acac:	4d0c      	ldr	r5, [pc, #48]	@ (800ace0 <__libc_init_array+0x38>)
 800acae:	4c0d      	ldr	r4, [pc, #52]	@ (800ace4 <__libc_init_array+0x3c>)
 800acb0:	1b64      	subs	r4, r4, r5
 800acb2:	10a4      	asrs	r4, r4, #2
 800acb4:	42a6      	cmp	r6, r4
 800acb6:	d109      	bne.n	800accc <__libc_init_array+0x24>
 800acb8:	f003 fea4 	bl	800ea04 <_init>
 800acbc:	2600      	movs	r6, #0
 800acbe:	4d0a      	ldr	r5, [pc, #40]	@ (800ace8 <__libc_init_array+0x40>)
 800acc0:	4c0a      	ldr	r4, [pc, #40]	@ (800acec <__libc_init_array+0x44>)
 800acc2:	1b64      	subs	r4, r4, r5
 800acc4:	10a4      	asrs	r4, r4, #2
 800acc6:	42a6      	cmp	r6, r4
 800acc8:	d105      	bne.n	800acd6 <__libc_init_array+0x2e>
 800acca:	bd70      	pop	{r4, r5, r6, pc}
 800accc:	f855 3b04 	ldr.w	r3, [r5], #4
 800acd0:	4798      	blx	r3
 800acd2:	3601      	adds	r6, #1
 800acd4:	e7ee      	b.n	800acb4 <__libc_init_array+0xc>
 800acd6:	f855 3b04 	ldr.w	r3, [r5], #4
 800acda:	4798      	blx	r3
 800acdc:	3601      	adds	r6, #1
 800acde:	e7f2      	b.n	800acc6 <__libc_init_array+0x1e>
 800ace0:	0800f104 	.word	0x0800f104
 800ace4:	0800f104 	.word	0x0800f104
 800ace8:	0800f104 	.word	0x0800f104
 800acec:	0800f108 	.word	0x0800f108

0800acf0 <__retarget_lock_init_recursive>:
 800acf0:	4770      	bx	lr

0800acf2 <__retarget_lock_acquire_recursive>:
 800acf2:	4770      	bx	lr

0800acf4 <__retarget_lock_release_recursive>:
 800acf4:	4770      	bx	lr

0800acf6 <memchr>:
 800acf6:	4603      	mov	r3, r0
 800acf8:	b510      	push	{r4, lr}
 800acfa:	b2c9      	uxtb	r1, r1
 800acfc:	4402      	add	r2, r0
 800acfe:	4293      	cmp	r3, r2
 800ad00:	4618      	mov	r0, r3
 800ad02:	d101      	bne.n	800ad08 <memchr+0x12>
 800ad04:	2000      	movs	r0, #0
 800ad06:	e003      	b.n	800ad10 <memchr+0x1a>
 800ad08:	7804      	ldrb	r4, [r0, #0]
 800ad0a:	3301      	adds	r3, #1
 800ad0c:	428c      	cmp	r4, r1
 800ad0e:	d1f6      	bne.n	800acfe <memchr+0x8>
 800ad10:	bd10      	pop	{r4, pc}

0800ad12 <memcpy>:
 800ad12:	440a      	add	r2, r1
 800ad14:	4291      	cmp	r1, r2
 800ad16:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad1a:	d100      	bne.n	800ad1e <memcpy+0xc>
 800ad1c:	4770      	bx	lr
 800ad1e:	b510      	push	{r4, lr}
 800ad20:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad24:	4291      	cmp	r1, r2
 800ad26:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad2a:	d1f9      	bne.n	800ad20 <memcpy+0xe>
 800ad2c:	bd10      	pop	{r4, pc}
	...

0800ad30 <nanf>:
 800ad30:	4800      	ldr	r0, [pc, #0]	@ (800ad34 <nanf+0x4>)
 800ad32:	4770      	bx	lr
 800ad34:	7fc00000 	.word	0x7fc00000

0800ad38 <abort>:
 800ad38:	2006      	movs	r0, #6
 800ad3a:	b508      	push	{r3, lr}
 800ad3c:	f003 f9fa 	bl	800e134 <raise>
 800ad40:	2001      	movs	r0, #1
 800ad42:	f7f7 f982 	bl	800204a <_exit>

0800ad46 <quorem>:
 800ad46:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad4a:	6903      	ldr	r3, [r0, #16]
 800ad4c:	690c      	ldr	r4, [r1, #16]
 800ad4e:	4607      	mov	r7, r0
 800ad50:	42a3      	cmp	r3, r4
 800ad52:	db7e      	blt.n	800ae52 <quorem+0x10c>
 800ad54:	3c01      	subs	r4, #1
 800ad56:	00a3      	lsls	r3, r4, #2
 800ad58:	f100 0514 	add.w	r5, r0, #20
 800ad5c:	f101 0814 	add.w	r8, r1, #20
 800ad60:	9300      	str	r3, [sp, #0]
 800ad62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad66:	9301      	str	r3, [sp, #4]
 800ad68:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ad6c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad70:	3301      	adds	r3, #1
 800ad72:	429a      	cmp	r2, r3
 800ad74:	fbb2 f6f3 	udiv	r6, r2, r3
 800ad78:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ad7c:	d32e      	bcc.n	800addc <quorem+0x96>
 800ad7e:	f04f 0a00 	mov.w	sl, #0
 800ad82:	46c4      	mov	ip, r8
 800ad84:	46ae      	mov	lr, r5
 800ad86:	46d3      	mov	fp, sl
 800ad88:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ad8c:	b298      	uxth	r0, r3
 800ad8e:	fb06 a000 	mla	r0, r6, r0, sl
 800ad92:	0c1b      	lsrs	r3, r3, #16
 800ad94:	0c02      	lsrs	r2, r0, #16
 800ad96:	fb06 2303 	mla	r3, r6, r3, r2
 800ad9a:	f8de 2000 	ldr.w	r2, [lr]
 800ad9e:	b280      	uxth	r0, r0
 800ada0:	b292      	uxth	r2, r2
 800ada2:	1a12      	subs	r2, r2, r0
 800ada4:	445a      	add	r2, fp
 800ada6:	f8de 0000 	ldr.w	r0, [lr]
 800adaa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800adae:	b29b      	uxth	r3, r3
 800adb0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800adb4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800adb8:	b292      	uxth	r2, r2
 800adba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800adbe:	45e1      	cmp	r9, ip
 800adc0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800adc4:	f84e 2b04 	str.w	r2, [lr], #4
 800adc8:	d2de      	bcs.n	800ad88 <quorem+0x42>
 800adca:	9b00      	ldr	r3, [sp, #0]
 800adcc:	58eb      	ldr	r3, [r5, r3]
 800adce:	b92b      	cbnz	r3, 800addc <quorem+0x96>
 800add0:	9b01      	ldr	r3, [sp, #4]
 800add2:	3b04      	subs	r3, #4
 800add4:	429d      	cmp	r5, r3
 800add6:	461a      	mov	r2, r3
 800add8:	d32f      	bcc.n	800ae3a <quorem+0xf4>
 800adda:	613c      	str	r4, [r7, #16]
 800addc:	4638      	mov	r0, r7
 800adde:	f001 f9c9 	bl	800c174 <__mcmp>
 800ade2:	2800      	cmp	r0, #0
 800ade4:	db25      	blt.n	800ae32 <quorem+0xec>
 800ade6:	4629      	mov	r1, r5
 800ade8:	2000      	movs	r0, #0
 800adea:	f858 2b04 	ldr.w	r2, [r8], #4
 800adee:	f8d1 c000 	ldr.w	ip, [r1]
 800adf2:	fa1f fe82 	uxth.w	lr, r2
 800adf6:	fa1f f38c 	uxth.w	r3, ip
 800adfa:	eba3 030e 	sub.w	r3, r3, lr
 800adfe:	4403      	add	r3, r0
 800ae00:	0c12      	lsrs	r2, r2, #16
 800ae02:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ae06:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ae0a:	b29b      	uxth	r3, r3
 800ae0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae10:	45c1      	cmp	r9, r8
 800ae12:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ae16:	f841 3b04 	str.w	r3, [r1], #4
 800ae1a:	d2e6      	bcs.n	800adea <quorem+0xa4>
 800ae1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae20:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae24:	b922      	cbnz	r2, 800ae30 <quorem+0xea>
 800ae26:	3b04      	subs	r3, #4
 800ae28:	429d      	cmp	r5, r3
 800ae2a:	461a      	mov	r2, r3
 800ae2c:	d30b      	bcc.n	800ae46 <quorem+0x100>
 800ae2e:	613c      	str	r4, [r7, #16]
 800ae30:	3601      	adds	r6, #1
 800ae32:	4630      	mov	r0, r6
 800ae34:	b003      	add	sp, #12
 800ae36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae3a:	6812      	ldr	r2, [r2, #0]
 800ae3c:	3b04      	subs	r3, #4
 800ae3e:	2a00      	cmp	r2, #0
 800ae40:	d1cb      	bne.n	800adda <quorem+0x94>
 800ae42:	3c01      	subs	r4, #1
 800ae44:	e7c6      	b.n	800add4 <quorem+0x8e>
 800ae46:	6812      	ldr	r2, [r2, #0]
 800ae48:	3b04      	subs	r3, #4
 800ae4a:	2a00      	cmp	r2, #0
 800ae4c:	d1ef      	bne.n	800ae2e <quorem+0xe8>
 800ae4e:	3c01      	subs	r4, #1
 800ae50:	e7ea      	b.n	800ae28 <quorem+0xe2>
 800ae52:	2000      	movs	r0, #0
 800ae54:	e7ee      	b.n	800ae34 <quorem+0xee>
	...

0800ae58 <_dtoa_r>:
 800ae58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae5c:	4614      	mov	r4, r2
 800ae5e:	461d      	mov	r5, r3
 800ae60:	69c7      	ldr	r7, [r0, #28]
 800ae62:	b097      	sub	sp, #92	@ 0x5c
 800ae64:	4681      	mov	r9, r0
 800ae66:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ae6a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800ae6c:	b97f      	cbnz	r7, 800ae8e <_dtoa_r+0x36>
 800ae6e:	2010      	movs	r0, #16
 800ae70:	f000 fe0e 	bl	800ba90 <malloc>
 800ae74:	4602      	mov	r2, r0
 800ae76:	f8c9 001c 	str.w	r0, [r9, #28]
 800ae7a:	b920      	cbnz	r0, 800ae86 <_dtoa_r+0x2e>
 800ae7c:	21ef      	movs	r1, #239	@ 0xef
 800ae7e:	4bac      	ldr	r3, [pc, #688]	@ (800b130 <_dtoa_r+0x2d8>)
 800ae80:	48ac      	ldr	r0, [pc, #688]	@ (800b134 <_dtoa_r+0x2dc>)
 800ae82:	f7fe fd01 	bl	8009888 <__assert_func>
 800ae86:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ae8a:	6007      	str	r7, [r0, #0]
 800ae8c:	60c7      	str	r7, [r0, #12]
 800ae8e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ae92:	6819      	ldr	r1, [r3, #0]
 800ae94:	b159      	cbz	r1, 800aeae <_dtoa_r+0x56>
 800ae96:	685a      	ldr	r2, [r3, #4]
 800ae98:	2301      	movs	r3, #1
 800ae9a:	4093      	lsls	r3, r2
 800ae9c:	604a      	str	r2, [r1, #4]
 800ae9e:	608b      	str	r3, [r1, #8]
 800aea0:	4648      	mov	r0, r9
 800aea2:	f000 feeb 	bl	800bc7c <_Bfree>
 800aea6:	2200      	movs	r2, #0
 800aea8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aeac:	601a      	str	r2, [r3, #0]
 800aeae:	1e2b      	subs	r3, r5, #0
 800aeb0:	bfaf      	iteee	ge
 800aeb2:	2300      	movge	r3, #0
 800aeb4:	2201      	movlt	r2, #1
 800aeb6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800aeba:	9307      	strlt	r3, [sp, #28]
 800aebc:	bfa8      	it	ge
 800aebe:	6033      	strge	r3, [r6, #0]
 800aec0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800aec4:	4b9c      	ldr	r3, [pc, #624]	@ (800b138 <_dtoa_r+0x2e0>)
 800aec6:	bfb8      	it	lt
 800aec8:	6032      	strlt	r2, [r6, #0]
 800aeca:	ea33 0308 	bics.w	r3, r3, r8
 800aece:	d112      	bne.n	800aef6 <_dtoa_r+0x9e>
 800aed0:	f242 730f 	movw	r3, #9999	@ 0x270f
 800aed4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800aed6:	6013      	str	r3, [r2, #0]
 800aed8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800aedc:	4323      	orrs	r3, r4
 800aede:	f000 855e 	beq.w	800b99e <_dtoa_r+0xb46>
 800aee2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800aee4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b13c <_dtoa_r+0x2e4>
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	f000 8560 	beq.w	800b9ae <_dtoa_r+0xb56>
 800aeee:	f10a 0303 	add.w	r3, sl, #3
 800aef2:	f000 bd5a 	b.w	800b9aa <_dtoa_r+0xb52>
 800aef6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aefa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800aefe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800af02:	2200      	movs	r2, #0
 800af04:	2300      	movs	r3, #0
 800af06:	f7f5 fd4f 	bl	80009a8 <__aeabi_dcmpeq>
 800af0a:	4607      	mov	r7, r0
 800af0c:	b158      	cbz	r0, 800af26 <_dtoa_r+0xce>
 800af0e:	2301      	movs	r3, #1
 800af10:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800af12:	6013      	str	r3, [r2, #0]
 800af14:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800af16:	b113      	cbz	r3, 800af1e <_dtoa_r+0xc6>
 800af18:	4b89      	ldr	r3, [pc, #548]	@ (800b140 <_dtoa_r+0x2e8>)
 800af1a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800af1c:	6013      	str	r3, [r2, #0]
 800af1e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800b144 <_dtoa_r+0x2ec>
 800af22:	f000 bd44 	b.w	800b9ae <_dtoa_r+0xb56>
 800af26:	ab14      	add	r3, sp, #80	@ 0x50
 800af28:	9301      	str	r3, [sp, #4]
 800af2a:	ab15      	add	r3, sp, #84	@ 0x54
 800af2c:	9300      	str	r3, [sp, #0]
 800af2e:	4648      	mov	r0, r9
 800af30:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800af34:	f001 fa36 	bl	800c3a4 <__d2b>
 800af38:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800af3c:	9003      	str	r0, [sp, #12]
 800af3e:	2e00      	cmp	r6, #0
 800af40:	d078      	beq.n	800b034 <_dtoa_r+0x1dc>
 800af42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800af46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800af48:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800af4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af50:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800af54:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800af58:	9712      	str	r7, [sp, #72]	@ 0x48
 800af5a:	4619      	mov	r1, r3
 800af5c:	2200      	movs	r2, #0
 800af5e:	4b7a      	ldr	r3, [pc, #488]	@ (800b148 <_dtoa_r+0x2f0>)
 800af60:	f7f5 f902 	bl	8000168 <__aeabi_dsub>
 800af64:	a36c      	add	r3, pc, #432	@ (adr r3, 800b118 <_dtoa_r+0x2c0>)
 800af66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af6a:	f7f5 fab5 	bl	80004d8 <__aeabi_dmul>
 800af6e:	a36c      	add	r3, pc, #432	@ (adr r3, 800b120 <_dtoa_r+0x2c8>)
 800af70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af74:	f7f5 f8fa 	bl	800016c <__adddf3>
 800af78:	4604      	mov	r4, r0
 800af7a:	4630      	mov	r0, r6
 800af7c:	460d      	mov	r5, r1
 800af7e:	f7f5 fa41 	bl	8000404 <__aeabi_i2d>
 800af82:	a369      	add	r3, pc, #420	@ (adr r3, 800b128 <_dtoa_r+0x2d0>)
 800af84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af88:	f7f5 faa6 	bl	80004d8 <__aeabi_dmul>
 800af8c:	4602      	mov	r2, r0
 800af8e:	460b      	mov	r3, r1
 800af90:	4620      	mov	r0, r4
 800af92:	4629      	mov	r1, r5
 800af94:	f7f5 f8ea 	bl	800016c <__adddf3>
 800af98:	4604      	mov	r4, r0
 800af9a:	460d      	mov	r5, r1
 800af9c:	f7f5 fd4c 	bl	8000a38 <__aeabi_d2iz>
 800afa0:	2200      	movs	r2, #0
 800afa2:	4607      	mov	r7, r0
 800afa4:	2300      	movs	r3, #0
 800afa6:	4620      	mov	r0, r4
 800afa8:	4629      	mov	r1, r5
 800afaa:	f7f5 fd07 	bl	80009bc <__aeabi_dcmplt>
 800afae:	b140      	cbz	r0, 800afc2 <_dtoa_r+0x16a>
 800afb0:	4638      	mov	r0, r7
 800afb2:	f7f5 fa27 	bl	8000404 <__aeabi_i2d>
 800afb6:	4622      	mov	r2, r4
 800afb8:	462b      	mov	r3, r5
 800afba:	f7f5 fcf5 	bl	80009a8 <__aeabi_dcmpeq>
 800afbe:	b900      	cbnz	r0, 800afc2 <_dtoa_r+0x16a>
 800afc0:	3f01      	subs	r7, #1
 800afc2:	2f16      	cmp	r7, #22
 800afc4:	d854      	bhi.n	800b070 <_dtoa_r+0x218>
 800afc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800afca:	4b60      	ldr	r3, [pc, #384]	@ (800b14c <_dtoa_r+0x2f4>)
 800afcc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800afd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afd4:	f7f5 fcf2 	bl	80009bc <__aeabi_dcmplt>
 800afd8:	2800      	cmp	r0, #0
 800afda:	d04b      	beq.n	800b074 <_dtoa_r+0x21c>
 800afdc:	2300      	movs	r3, #0
 800afde:	3f01      	subs	r7, #1
 800afe0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800afe2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800afe4:	1b9b      	subs	r3, r3, r6
 800afe6:	1e5a      	subs	r2, r3, #1
 800afe8:	bf49      	itett	mi
 800afea:	f1c3 0301 	rsbmi	r3, r3, #1
 800afee:	2300      	movpl	r3, #0
 800aff0:	9304      	strmi	r3, [sp, #16]
 800aff2:	2300      	movmi	r3, #0
 800aff4:	9209      	str	r2, [sp, #36]	@ 0x24
 800aff6:	bf54      	ite	pl
 800aff8:	9304      	strpl	r3, [sp, #16]
 800affa:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800affc:	2f00      	cmp	r7, #0
 800affe:	db3b      	blt.n	800b078 <_dtoa_r+0x220>
 800b000:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b002:	970e      	str	r7, [sp, #56]	@ 0x38
 800b004:	443b      	add	r3, r7
 800b006:	9309      	str	r3, [sp, #36]	@ 0x24
 800b008:	2300      	movs	r3, #0
 800b00a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b00c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b00e:	2b09      	cmp	r3, #9
 800b010:	d865      	bhi.n	800b0de <_dtoa_r+0x286>
 800b012:	2b05      	cmp	r3, #5
 800b014:	bfc4      	itt	gt
 800b016:	3b04      	subgt	r3, #4
 800b018:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800b01a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b01c:	bfc8      	it	gt
 800b01e:	2400      	movgt	r4, #0
 800b020:	f1a3 0302 	sub.w	r3, r3, #2
 800b024:	bfd8      	it	le
 800b026:	2401      	movle	r4, #1
 800b028:	2b03      	cmp	r3, #3
 800b02a:	d864      	bhi.n	800b0f6 <_dtoa_r+0x29e>
 800b02c:	e8df f003 	tbb	[pc, r3]
 800b030:	2c385553 	.word	0x2c385553
 800b034:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b038:	441e      	add	r6, r3
 800b03a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b03e:	2b20      	cmp	r3, #32
 800b040:	bfc1      	itttt	gt
 800b042:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b046:	fa08 f803 	lslgt.w	r8, r8, r3
 800b04a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b04e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b052:	bfd6      	itet	le
 800b054:	f1c3 0320 	rsble	r3, r3, #32
 800b058:	ea48 0003 	orrgt.w	r0, r8, r3
 800b05c:	fa04 f003 	lslle.w	r0, r4, r3
 800b060:	f7f5 f9c0 	bl	80003e4 <__aeabi_ui2d>
 800b064:	2201      	movs	r2, #1
 800b066:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b06a:	3e01      	subs	r6, #1
 800b06c:	9212      	str	r2, [sp, #72]	@ 0x48
 800b06e:	e774      	b.n	800af5a <_dtoa_r+0x102>
 800b070:	2301      	movs	r3, #1
 800b072:	e7b5      	b.n	800afe0 <_dtoa_r+0x188>
 800b074:	900f      	str	r0, [sp, #60]	@ 0x3c
 800b076:	e7b4      	b.n	800afe2 <_dtoa_r+0x18a>
 800b078:	9b04      	ldr	r3, [sp, #16]
 800b07a:	1bdb      	subs	r3, r3, r7
 800b07c:	9304      	str	r3, [sp, #16]
 800b07e:	427b      	negs	r3, r7
 800b080:	930a      	str	r3, [sp, #40]	@ 0x28
 800b082:	2300      	movs	r3, #0
 800b084:	930e      	str	r3, [sp, #56]	@ 0x38
 800b086:	e7c1      	b.n	800b00c <_dtoa_r+0x1b4>
 800b088:	2301      	movs	r3, #1
 800b08a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b08c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b08e:	eb07 0b03 	add.w	fp, r7, r3
 800b092:	f10b 0301 	add.w	r3, fp, #1
 800b096:	2b01      	cmp	r3, #1
 800b098:	9308      	str	r3, [sp, #32]
 800b09a:	bfb8      	it	lt
 800b09c:	2301      	movlt	r3, #1
 800b09e:	e006      	b.n	800b0ae <_dtoa_r+0x256>
 800b0a0:	2301      	movs	r3, #1
 800b0a2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	dd28      	ble.n	800b0fc <_dtoa_r+0x2a4>
 800b0aa:	469b      	mov	fp, r3
 800b0ac:	9308      	str	r3, [sp, #32]
 800b0ae:	2100      	movs	r1, #0
 800b0b0:	2204      	movs	r2, #4
 800b0b2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b0b6:	f102 0514 	add.w	r5, r2, #20
 800b0ba:	429d      	cmp	r5, r3
 800b0bc:	d926      	bls.n	800b10c <_dtoa_r+0x2b4>
 800b0be:	6041      	str	r1, [r0, #4]
 800b0c0:	4648      	mov	r0, r9
 800b0c2:	f000 fd9b 	bl	800bbfc <_Balloc>
 800b0c6:	4682      	mov	sl, r0
 800b0c8:	2800      	cmp	r0, #0
 800b0ca:	d143      	bne.n	800b154 <_dtoa_r+0x2fc>
 800b0cc:	4602      	mov	r2, r0
 800b0ce:	f240 11af 	movw	r1, #431	@ 0x1af
 800b0d2:	4b1f      	ldr	r3, [pc, #124]	@ (800b150 <_dtoa_r+0x2f8>)
 800b0d4:	e6d4      	b.n	800ae80 <_dtoa_r+0x28>
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	e7e3      	b.n	800b0a2 <_dtoa_r+0x24a>
 800b0da:	2300      	movs	r3, #0
 800b0dc:	e7d5      	b.n	800b08a <_dtoa_r+0x232>
 800b0de:	2401      	movs	r4, #1
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b0e4:	9320      	str	r3, [sp, #128]	@ 0x80
 800b0e6:	f04f 3bff 	mov.w	fp, #4294967295
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	2312      	movs	r3, #18
 800b0ee:	f8cd b020 	str.w	fp, [sp, #32]
 800b0f2:	9221      	str	r2, [sp, #132]	@ 0x84
 800b0f4:	e7db      	b.n	800b0ae <_dtoa_r+0x256>
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0fa:	e7f4      	b.n	800b0e6 <_dtoa_r+0x28e>
 800b0fc:	f04f 0b01 	mov.w	fp, #1
 800b100:	465b      	mov	r3, fp
 800b102:	f8cd b020 	str.w	fp, [sp, #32]
 800b106:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800b10a:	e7d0      	b.n	800b0ae <_dtoa_r+0x256>
 800b10c:	3101      	adds	r1, #1
 800b10e:	0052      	lsls	r2, r2, #1
 800b110:	e7d1      	b.n	800b0b6 <_dtoa_r+0x25e>
 800b112:	bf00      	nop
 800b114:	f3af 8000 	nop.w
 800b118:	636f4361 	.word	0x636f4361
 800b11c:	3fd287a7 	.word	0x3fd287a7
 800b120:	8b60c8b3 	.word	0x8b60c8b3
 800b124:	3fc68a28 	.word	0x3fc68a28
 800b128:	509f79fb 	.word	0x509f79fb
 800b12c:	3fd34413 	.word	0x3fd34413
 800b130:	0800ed3a 	.word	0x0800ed3a
 800b134:	0800ed51 	.word	0x0800ed51
 800b138:	7ff00000 	.word	0x7ff00000
 800b13c:	0800ed36 	.word	0x0800ed36
 800b140:	0800ee3d 	.word	0x0800ee3d
 800b144:	0800ee3c 	.word	0x0800ee3c
 800b148:	3ff80000 	.word	0x3ff80000
 800b14c:	0800eee0 	.word	0x0800eee0
 800b150:	0800eda9 	.word	0x0800eda9
 800b154:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b158:	6018      	str	r0, [r3, #0]
 800b15a:	9b08      	ldr	r3, [sp, #32]
 800b15c:	2b0e      	cmp	r3, #14
 800b15e:	f200 80a1 	bhi.w	800b2a4 <_dtoa_r+0x44c>
 800b162:	2c00      	cmp	r4, #0
 800b164:	f000 809e 	beq.w	800b2a4 <_dtoa_r+0x44c>
 800b168:	2f00      	cmp	r7, #0
 800b16a:	dd33      	ble.n	800b1d4 <_dtoa_r+0x37c>
 800b16c:	4b9c      	ldr	r3, [pc, #624]	@ (800b3e0 <_dtoa_r+0x588>)
 800b16e:	f007 020f 	and.w	r2, r7, #15
 800b172:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b176:	05f8      	lsls	r0, r7, #23
 800b178:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b17c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800b180:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b184:	d516      	bpl.n	800b1b4 <_dtoa_r+0x35c>
 800b186:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b18a:	4b96      	ldr	r3, [pc, #600]	@ (800b3e4 <_dtoa_r+0x58c>)
 800b18c:	2603      	movs	r6, #3
 800b18e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b192:	f7f5 facb 	bl	800072c <__aeabi_ddiv>
 800b196:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b19a:	f004 040f 	and.w	r4, r4, #15
 800b19e:	4d91      	ldr	r5, [pc, #580]	@ (800b3e4 <_dtoa_r+0x58c>)
 800b1a0:	b954      	cbnz	r4, 800b1b8 <_dtoa_r+0x360>
 800b1a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b1a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b1aa:	f7f5 fabf 	bl	800072c <__aeabi_ddiv>
 800b1ae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b1b2:	e028      	b.n	800b206 <_dtoa_r+0x3ae>
 800b1b4:	2602      	movs	r6, #2
 800b1b6:	e7f2      	b.n	800b19e <_dtoa_r+0x346>
 800b1b8:	07e1      	lsls	r1, r4, #31
 800b1ba:	d508      	bpl.n	800b1ce <_dtoa_r+0x376>
 800b1bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b1c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b1c4:	f7f5 f988 	bl	80004d8 <__aeabi_dmul>
 800b1c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b1cc:	3601      	adds	r6, #1
 800b1ce:	1064      	asrs	r4, r4, #1
 800b1d0:	3508      	adds	r5, #8
 800b1d2:	e7e5      	b.n	800b1a0 <_dtoa_r+0x348>
 800b1d4:	f000 80af 	beq.w	800b336 <_dtoa_r+0x4de>
 800b1d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b1dc:	427c      	negs	r4, r7
 800b1de:	4b80      	ldr	r3, [pc, #512]	@ (800b3e0 <_dtoa_r+0x588>)
 800b1e0:	f004 020f 	and.w	r2, r4, #15
 800b1e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ec:	f7f5 f974 	bl	80004d8 <__aeabi_dmul>
 800b1f0:	2602      	movs	r6, #2
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b1f8:	4d7a      	ldr	r5, [pc, #488]	@ (800b3e4 <_dtoa_r+0x58c>)
 800b1fa:	1124      	asrs	r4, r4, #4
 800b1fc:	2c00      	cmp	r4, #0
 800b1fe:	f040 808f 	bne.w	800b320 <_dtoa_r+0x4c8>
 800b202:	2b00      	cmp	r3, #0
 800b204:	d1d3      	bne.n	800b1ae <_dtoa_r+0x356>
 800b206:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800b20a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	f000 8094 	beq.w	800b33a <_dtoa_r+0x4e2>
 800b212:	2200      	movs	r2, #0
 800b214:	4620      	mov	r0, r4
 800b216:	4629      	mov	r1, r5
 800b218:	4b73      	ldr	r3, [pc, #460]	@ (800b3e8 <_dtoa_r+0x590>)
 800b21a:	f7f5 fbcf 	bl	80009bc <__aeabi_dcmplt>
 800b21e:	2800      	cmp	r0, #0
 800b220:	f000 808b 	beq.w	800b33a <_dtoa_r+0x4e2>
 800b224:	9b08      	ldr	r3, [sp, #32]
 800b226:	2b00      	cmp	r3, #0
 800b228:	f000 8087 	beq.w	800b33a <_dtoa_r+0x4e2>
 800b22c:	f1bb 0f00 	cmp.w	fp, #0
 800b230:	dd34      	ble.n	800b29c <_dtoa_r+0x444>
 800b232:	4620      	mov	r0, r4
 800b234:	2200      	movs	r2, #0
 800b236:	4629      	mov	r1, r5
 800b238:	4b6c      	ldr	r3, [pc, #432]	@ (800b3ec <_dtoa_r+0x594>)
 800b23a:	f7f5 f94d 	bl	80004d8 <__aeabi_dmul>
 800b23e:	465c      	mov	r4, fp
 800b240:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b244:	f107 38ff 	add.w	r8, r7, #4294967295
 800b248:	3601      	adds	r6, #1
 800b24a:	4630      	mov	r0, r6
 800b24c:	f7f5 f8da 	bl	8000404 <__aeabi_i2d>
 800b250:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b254:	f7f5 f940 	bl	80004d8 <__aeabi_dmul>
 800b258:	2200      	movs	r2, #0
 800b25a:	4b65      	ldr	r3, [pc, #404]	@ (800b3f0 <_dtoa_r+0x598>)
 800b25c:	f7f4 ff86 	bl	800016c <__adddf3>
 800b260:	4605      	mov	r5, r0
 800b262:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b266:	2c00      	cmp	r4, #0
 800b268:	d16a      	bne.n	800b340 <_dtoa_r+0x4e8>
 800b26a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b26e:	2200      	movs	r2, #0
 800b270:	4b60      	ldr	r3, [pc, #384]	@ (800b3f4 <_dtoa_r+0x59c>)
 800b272:	f7f4 ff79 	bl	8000168 <__aeabi_dsub>
 800b276:	4602      	mov	r2, r0
 800b278:	460b      	mov	r3, r1
 800b27a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b27e:	462a      	mov	r2, r5
 800b280:	4633      	mov	r3, r6
 800b282:	f7f5 fbb9 	bl	80009f8 <__aeabi_dcmpgt>
 800b286:	2800      	cmp	r0, #0
 800b288:	f040 8298 	bne.w	800b7bc <_dtoa_r+0x964>
 800b28c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b290:	462a      	mov	r2, r5
 800b292:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b296:	f7f5 fb91 	bl	80009bc <__aeabi_dcmplt>
 800b29a:	bb38      	cbnz	r0, 800b2ec <_dtoa_r+0x494>
 800b29c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b2a0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800b2a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	f2c0 8157 	blt.w	800b55a <_dtoa_r+0x702>
 800b2ac:	2f0e      	cmp	r7, #14
 800b2ae:	f300 8154 	bgt.w	800b55a <_dtoa_r+0x702>
 800b2b2:	4b4b      	ldr	r3, [pc, #300]	@ (800b3e0 <_dtoa_r+0x588>)
 800b2b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b2b8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b2bc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b2c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	f280 80e5 	bge.w	800b492 <_dtoa_r+0x63a>
 800b2c8:	9b08      	ldr	r3, [sp, #32]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	f300 80e1 	bgt.w	800b492 <_dtoa_r+0x63a>
 800b2d0:	d10c      	bne.n	800b2ec <_dtoa_r+0x494>
 800b2d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	4b46      	ldr	r3, [pc, #280]	@ (800b3f4 <_dtoa_r+0x59c>)
 800b2da:	f7f5 f8fd 	bl	80004d8 <__aeabi_dmul>
 800b2de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b2e2:	f7f5 fb7f 	bl	80009e4 <__aeabi_dcmpge>
 800b2e6:	2800      	cmp	r0, #0
 800b2e8:	f000 8266 	beq.w	800b7b8 <_dtoa_r+0x960>
 800b2ec:	2400      	movs	r4, #0
 800b2ee:	4625      	mov	r5, r4
 800b2f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b2f2:	4656      	mov	r6, sl
 800b2f4:	ea6f 0803 	mvn.w	r8, r3
 800b2f8:	2700      	movs	r7, #0
 800b2fa:	4621      	mov	r1, r4
 800b2fc:	4648      	mov	r0, r9
 800b2fe:	f000 fcbd 	bl	800bc7c <_Bfree>
 800b302:	2d00      	cmp	r5, #0
 800b304:	f000 80bd 	beq.w	800b482 <_dtoa_r+0x62a>
 800b308:	b12f      	cbz	r7, 800b316 <_dtoa_r+0x4be>
 800b30a:	42af      	cmp	r7, r5
 800b30c:	d003      	beq.n	800b316 <_dtoa_r+0x4be>
 800b30e:	4639      	mov	r1, r7
 800b310:	4648      	mov	r0, r9
 800b312:	f000 fcb3 	bl	800bc7c <_Bfree>
 800b316:	4629      	mov	r1, r5
 800b318:	4648      	mov	r0, r9
 800b31a:	f000 fcaf 	bl	800bc7c <_Bfree>
 800b31e:	e0b0      	b.n	800b482 <_dtoa_r+0x62a>
 800b320:	07e2      	lsls	r2, r4, #31
 800b322:	d505      	bpl.n	800b330 <_dtoa_r+0x4d8>
 800b324:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b328:	f7f5 f8d6 	bl	80004d8 <__aeabi_dmul>
 800b32c:	2301      	movs	r3, #1
 800b32e:	3601      	adds	r6, #1
 800b330:	1064      	asrs	r4, r4, #1
 800b332:	3508      	adds	r5, #8
 800b334:	e762      	b.n	800b1fc <_dtoa_r+0x3a4>
 800b336:	2602      	movs	r6, #2
 800b338:	e765      	b.n	800b206 <_dtoa_r+0x3ae>
 800b33a:	46b8      	mov	r8, r7
 800b33c:	9c08      	ldr	r4, [sp, #32]
 800b33e:	e784      	b.n	800b24a <_dtoa_r+0x3f2>
 800b340:	4b27      	ldr	r3, [pc, #156]	@ (800b3e0 <_dtoa_r+0x588>)
 800b342:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b344:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b348:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b34c:	4454      	add	r4, sl
 800b34e:	2900      	cmp	r1, #0
 800b350:	d054      	beq.n	800b3fc <_dtoa_r+0x5a4>
 800b352:	2000      	movs	r0, #0
 800b354:	4928      	ldr	r1, [pc, #160]	@ (800b3f8 <_dtoa_r+0x5a0>)
 800b356:	f7f5 f9e9 	bl	800072c <__aeabi_ddiv>
 800b35a:	4633      	mov	r3, r6
 800b35c:	462a      	mov	r2, r5
 800b35e:	f7f4 ff03 	bl	8000168 <__aeabi_dsub>
 800b362:	4656      	mov	r6, sl
 800b364:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b368:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b36c:	f7f5 fb64 	bl	8000a38 <__aeabi_d2iz>
 800b370:	4605      	mov	r5, r0
 800b372:	f7f5 f847 	bl	8000404 <__aeabi_i2d>
 800b376:	4602      	mov	r2, r0
 800b378:	460b      	mov	r3, r1
 800b37a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b37e:	f7f4 fef3 	bl	8000168 <__aeabi_dsub>
 800b382:	4602      	mov	r2, r0
 800b384:	460b      	mov	r3, r1
 800b386:	3530      	adds	r5, #48	@ 0x30
 800b388:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b38c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b390:	f806 5b01 	strb.w	r5, [r6], #1
 800b394:	f7f5 fb12 	bl	80009bc <__aeabi_dcmplt>
 800b398:	2800      	cmp	r0, #0
 800b39a:	d172      	bne.n	800b482 <_dtoa_r+0x62a>
 800b39c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b3a0:	2000      	movs	r0, #0
 800b3a2:	4911      	ldr	r1, [pc, #68]	@ (800b3e8 <_dtoa_r+0x590>)
 800b3a4:	f7f4 fee0 	bl	8000168 <__aeabi_dsub>
 800b3a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b3ac:	f7f5 fb06 	bl	80009bc <__aeabi_dcmplt>
 800b3b0:	2800      	cmp	r0, #0
 800b3b2:	f040 80b4 	bne.w	800b51e <_dtoa_r+0x6c6>
 800b3b6:	42a6      	cmp	r6, r4
 800b3b8:	f43f af70 	beq.w	800b29c <_dtoa_r+0x444>
 800b3bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	4b0a      	ldr	r3, [pc, #40]	@ (800b3ec <_dtoa_r+0x594>)
 800b3c4:	f7f5 f888 	bl	80004d8 <__aeabi_dmul>
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b3ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b3d2:	4b06      	ldr	r3, [pc, #24]	@ (800b3ec <_dtoa_r+0x594>)
 800b3d4:	f7f5 f880 	bl	80004d8 <__aeabi_dmul>
 800b3d8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b3dc:	e7c4      	b.n	800b368 <_dtoa_r+0x510>
 800b3de:	bf00      	nop
 800b3e0:	0800eee0 	.word	0x0800eee0
 800b3e4:	0800eeb8 	.word	0x0800eeb8
 800b3e8:	3ff00000 	.word	0x3ff00000
 800b3ec:	40240000 	.word	0x40240000
 800b3f0:	401c0000 	.word	0x401c0000
 800b3f4:	40140000 	.word	0x40140000
 800b3f8:	3fe00000 	.word	0x3fe00000
 800b3fc:	4631      	mov	r1, r6
 800b3fe:	4628      	mov	r0, r5
 800b400:	f7f5 f86a 	bl	80004d8 <__aeabi_dmul>
 800b404:	4656      	mov	r6, sl
 800b406:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b40a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b40c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b410:	f7f5 fb12 	bl	8000a38 <__aeabi_d2iz>
 800b414:	4605      	mov	r5, r0
 800b416:	f7f4 fff5 	bl	8000404 <__aeabi_i2d>
 800b41a:	4602      	mov	r2, r0
 800b41c:	460b      	mov	r3, r1
 800b41e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b422:	f7f4 fea1 	bl	8000168 <__aeabi_dsub>
 800b426:	4602      	mov	r2, r0
 800b428:	460b      	mov	r3, r1
 800b42a:	3530      	adds	r5, #48	@ 0x30
 800b42c:	f806 5b01 	strb.w	r5, [r6], #1
 800b430:	42a6      	cmp	r6, r4
 800b432:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b436:	f04f 0200 	mov.w	r2, #0
 800b43a:	d124      	bne.n	800b486 <_dtoa_r+0x62e>
 800b43c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b440:	4bae      	ldr	r3, [pc, #696]	@ (800b6fc <_dtoa_r+0x8a4>)
 800b442:	f7f4 fe93 	bl	800016c <__adddf3>
 800b446:	4602      	mov	r2, r0
 800b448:	460b      	mov	r3, r1
 800b44a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b44e:	f7f5 fad3 	bl	80009f8 <__aeabi_dcmpgt>
 800b452:	2800      	cmp	r0, #0
 800b454:	d163      	bne.n	800b51e <_dtoa_r+0x6c6>
 800b456:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b45a:	2000      	movs	r0, #0
 800b45c:	49a7      	ldr	r1, [pc, #668]	@ (800b6fc <_dtoa_r+0x8a4>)
 800b45e:	f7f4 fe83 	bl	8000168 <__aeabi_dsub>
 800b462:	4602      	mov	r2, r0
 800b464:	460b      	mov	r3, r1
 800b466:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b46a:	f7f5 faa7 	bl	80009bc <__aeabi_dcmplt>
 800b46e:	2800      	cmp	r0, #0
 800b470:	f43f af14 	beq.w	800b29c <_dtoa_r+0x444>
 800b474:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b476:	1e73      	subs	r3, r6, #1
 800b478:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b47a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b47e:	2b30      	cmp	r3, #48	@ 0x30
 800b480:	d0f8      	beq.n	800b474 <_dtoa_r+0x61c>
 800b482:	4647      	mov	r7, r8
 800b484:	e03b      	b.n	800b4fe <_dtoa_r+0x6a6>
 800b486:	4b9e      	ldr	r3, [pc, #632]	@ (800b700 <_dtoa_r+0x8a8>)
 800b488:	f7f5 f826 	bl	80004d8 <__aeabi_dmul>
 800b48c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b490:	e7bc      	b.n	800b40c <_dtoa_r+0x5b4>
 800b492:	4656      	mov	r6, sl
 800b494:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800b498:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b49c:	4620      	mov	r0, r4
 800b49e:	4629      	mov	r1, r5
 800b4a0:	f7f5 f944 	bl	800072c <__aeabi_ddiv>
 800b4a4:	f7f5 fac8 	bl	8000a38 <__aeabi_d2iz>
 800b4a8:	4680      	mov	r8, r0
 800b4aa:	f7f4 ffab 	bl	8000404 <__aeabi_i2d>
 800b4ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4b2:	f7f5 f811 	bl	80004d8 <__aeabi_dmul>
 800b4b6:	4602      	mov	r2, r0
 800b4b8:	460b      	mov	r3, r1
 800b4ba:	4620      	mov	r0, r4
 800b4bc:	4629      	mov	r1, r5
 800b4be:	f7f4 fe53 	bl	8000168 <__aeabi_dsub>
 800b4c2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b4c6:	9d08      	ldr	r5, [sp, #32]
 800b4c8:	f806 4b01 	strb.w	r4, [r6], #1
 800b4cc:	eba6 040a 	sub.w	r4, r6, sl
 800b4d0:	42a5      	cmp	r5, r4
 800b4d2:	4602      	mov	r2, r0
 800b4d4:	460b      	mov	r3, r1
 800b4d6:	d133      	bne.n	800b540 <_dtoa_r+0x6e8>
 800b4d8:	f7f4 fe48 	bl	800016c <__adddf3>
 800b4dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4e0:	4604      	mov	r4, r0
 800b4e2:	460d      	mov	r5, r1
 800b4e4:	f7f5 fa88 	bl	80009f8 <__aeabi_dcmpgt>
 800b4e8:	b9c0      	cbnz	r0, 800b51c <_dtoa_r+0x6c4>
 800b4ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4ee:	4620      	mov	r0, r4
 800b4f0:	4629      	mov	r1, r5
 800b4f2:	f7f5 fa59 	bl	80009a8 <__aeabi_dcmpeq>
 800b4f6:	b110      	cbz	r0, 800b4fe <_dtoa_r+0x6a6>
 800b4f8:	f018 0f01 	tst.w	r8, #1
 800b4fc:	d10e      	bne.n	800b51c <_dtoa_r+0x6c4>
 800b4fe:	4648      	mov	r0, r9
 800b500:	9903      	ldr	r1, [sp, #12]
 800b502:	f000 fbbb 	bl	800bc7c <_Bfree>
 800b506:	2300      	movs	r3, #0
 800b508:	7033      	strb	r3, [r6, #0]
 800b50a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b50c:	3701      	adds	r7, #1
 800b50e:	601f      	str	r7, [r3, #0]
 800b510:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b512:	2b00      	cmp	r3, #0
 800b514:	f000 824b 	beq.w	800b9ae <_dtoa_r+0xb56>
 800b518:	601e      	str	r6, [r3, #0]
 800b51a:	e248      	b.n	800b9ae <_dtoa_r+0xb56>
 800b51c:	46b8      	mov	r8, r7
 800b51e:	4633      	mov	r3, r6
 800b520:	461e      	mov	r6, r3
 800b522:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b526:	2a39      	cmp	r2, #57	@ 0x39
 800b528:	d106      	bne.n	800b538 <_dtoa_r+0x6e0>
 800b52a:	459a      	cmp	sl, r3
 800b52c:	d1f8      	bne.n	800b520 <_dtoa_r+0x6c8>
 800b52e:	2230      	movs	r2, #48	@ 0x30
 800b530:	f108 0801 	add.w	r8, r8, #1
 800b534:	f88a 2000 	strb.w	r2, [sl]
 800b538:	781a      	ldrb	r2, [r3, #0]
 800b53a:	3201      	adds	r2, #1
 800b53c:	701a      	strb	r2, [r3, #0]
 800b53e:	e7a0      	b.n	800b482 <_dtoa_r+0x62a>
 800b540:	2200      	movs	r2, #0
 800b542:	4b6f      	ldr	r3, [pc, #444]	@ (800b700 <_dtoa_r+0x8a8>)
 800b544:	f7f4 ffc8 	bl	80004d8 <__aeabi_dmul>
 800b548:	2200      	movs	r2, #0
 800b54a:	2300      	movs	r3, #0
 800b54c:	4604      	mov	r4, r0
 800b54e:	460d      	mov	r5, r1
 800b550:	f7f5 fa2a 	bl	80009a8 <__aeabi_dcmpeq>
 800b554:	2800      	cmp	r0, #0
 800b556:	d09f      	beq.n	800b498 <_dtoa_r+0x640>
 800b558:	e7d1      	b.n	800b4fe <_dtoa_r+0x6a6>
 800b55a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b55c:	2a00      	cmp	r2, #0
 800b55e:	f000 80ea 	beq.w	800b736 <_dtoa_r+0x8de>
 800b562:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b564:	2a01      	cmp	r2, #1
 800b566:	f300 80cd 	bgt.w	800b704 <_dtoa_r+0x8ac>
 800b56a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b56c:	2a00      	cmp	r2, #0
 800b56e:	f000 80c1 	beq.w	800b6f4 <_dtoa_r+0x89c>
 800b572:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b576:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b578:	9e04      	ldr	r6, [sp, #16]
 800b57a:	9a04      	ldr	r2, [sp, #16]
 800b57c:	2101      	movs	r1, #1
 800b57e:	441a      	add	r2, r3
 800b580:	9204      	str	r2, [sp, #16]
 800b582:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b584:	4648      	mov	r0, r9
 800b586:	441a      	add	r2, r3
 800b588:	9209      	str	r2, [sp, #36]	@ 0x24
 800b58a:	f000 fc75 	bl	800be78 <__i2b>
 800b58e:	4605      	mov	r5, r0
 800b590:	b166      	cbz	r6, 800b5ac <_dtoa_r+0x754>
 800b592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b594:	2b00      	cmp	r3, #0
 800b596:	dd09      	ble.n	800b5ac <_dtoa_r+0x754>
 800b598:	42b3      	cmp	r3, r6
 800b59a:	bfa8      	it	ge
 800b59c:	4633      	movge	r3, r6
 800b59e:	9a04      	ldr	r2, [sp, #16]
 800b5a0:	1af6      	subs	r6, r6, r3
 800b5a2:	1ad2      	subs	r2, r2, r3
 800b5a4:	9204      	str	r2, [sp, #16]
 800b5a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5a8:	1ad3      	subs	r3, r2, r3
 800b5aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5ae:	b30b      	cbz	r3, 800b5f4 <_dtoa_r+0x79c>
 800b5b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	f000 80c6 	beq.w	800b744 <_dtoa_r+0x8ec>
 800b5b8:	2c00      	cmp	r4, #0
 800b5ba:	f000 80c0 	beq.w	800b73e <_dtoa_r+0x8e6>
 800b5be:	4629      	mov	r1, r5
 800b5c0:	4622      	mov	r2, r4
 800b5c2:	4648      	mov	r0, r9
 800b5c4:	f000 fd10 	bl	800bfe8 <__pow5mult>
 800b5c8:	9a03      	ldr	r2, [sp, #12]
 800b5ca:	4601      	mov	r1, r0
 800b5cc:	4605      	mov	r5, r0
 800b5ce:	4648      	mov	r0, r9
 800b5d0:	f000 fc68 	bl	800bea4 <__multiply>
 800b5d4:	9903      	ldr	r1, [sp, #12]
 800b5d6:	4680      	mov	r8, r0
 800b5d8:	4648      	mov	r0, r9
 800b5da:	f000 fb4f 	bl	800bc7c <_Bfree>
 800b5de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5e0:	1b1b      	subs	r3, r3, r4
 800b5e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b5e4:	f000 80b1 	beq.w	800b74a <_dtoa_r+0x8f2>
 800b5e8:	4641      	mov	r1, r8
 800b5ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b5ec:	4648      	mov	r0, r9
 800b5ee:	f000 fcfb 	bl	800bfe8 <__pow5mult>
 800b5f2:	9003      	str	r0, [sp, #12]
 800b5f4:	2101      	movs	r1, #1
 800b5f6:	4648      	mov	r0, r9
 800b5f8:	f000 fc3e 	bl	800be78 <__i2b>
 800b5fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b5fe:	4604      	mov	r4, r0
 800b600:	2b00      	cmp	r3, #0
 800b602:	f000 81d8 	beq.w	800b9b6 <_dtoa_r+0xb5e>
 800b606:	461a      	mov	r2, r3
 800b608:	4601      	mov	r1, r0
 800b60a:	4648      	mov	r0, r9
 800b60c:	f000 fcec 	bl	800bfe8 <__pow5mult>
 800b610:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b612:	4604      	mov	r4, r0
 800b614:	2b01      	cmp	r3, #1
 800b616:	f300 809f 	bgt.w	800b758 <_dtoa_r+0x900>
 800b61a:	9b06      	ldr	r3, [sp, #24]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	f040 8097 	bne.w	800b750 <_dtoa_r+0x8f8>
 800b622:	9b07      	ldr	r3, [sp, #28]
 800b624:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b628:	2b00      	cmp	r3, #0
 800b62a:	f040 8093 	bne.w	800b754 <_dtoa_r+0x8fc>
 800b62e:	9b07      	ldr	r3, [sp, #28]
 800b630:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b634:	0d1b      	lsrs	r3, r3, #20
 800b636:	051b      	lsls	r3, r3, #20
 800b638:	b133      	cbz	r3, 800b648 <_dtoa_r+0x7f0>
 800b63a:	9b04      	ldr	r3, [sp, #16]
 800b63c:	3301      	adds	r3, #1
 800b63e:	9304      	str	r3, [sp, #16]
 800b640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b642:	3301      	adds	r3, #1
 800b644:	9309      	str	r3, [sp, #36]	@ 0x24
 800b646:	2301      	movs	r3, #1
 800b648:	930a      	str	r3, [sp, #40]	@ 0x28
 800b64a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	f000 81b8 	beq.w	800b9c2 <_dtoa_r+0xb6a>
 800b652:	6923      	ldr	r3, [r4, #16]
 800b654:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b658:	6918      	ldr	r0, [r3, #16]
 800b65a:	f000 fbc1 	bl	800bde0 <__hi0bits>
 800b65e:	f1c0 0020 	rsb	r0, r0, #32
 800b662:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b664:	4418      	add	r0, r3
 800b666:	f010 001f 	ands.w	r0, r0, #31
 800b66a:	f000 8082 	beq.w	800b772 <_dtoa_r+0x91a>
 800b66e:	f1c0 0320 	rsb	r3, r0, #32
 800b672:	2b04      	cmp	r3, #4
 800b674:	dd73      	ble.n	800b75e <_dtoa_r+0x906>
 800b676:	9b04      	ldr	r3, [sp, #16]
 800b678:	f1c0 001c 	rsb	r0, r0, #28
 800b67c:	4403      	add	r3, r0
 800b67e:	9304      	str	r3, [sp, #16]
 800b680:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b682:	4406      	add	r6, r0
 800b684:	4403      	add	r3, r0
 800b686:	9309      	str	r3, [sp, #36]	@ 0x24
 800b688:	9b04      	ldr	r3, [sp, #16]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	dd05      	ble.n	800b69a <_dtoa_r+0x842>
 800b68e:	461a      	mov	r2, r3
 800b690:	4648      	mov	r0, r9
 800b692:	9903      	ldr	r1, [sp, #12]
 800b694:	f000 fd02 	bl	800c09c <__lshift>
 800b698:	9003      	str	r0, [sp, #12]
 800b69a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	dd05      	ble.n	800b6ac <_dtoa_r+0x854>
 800b6a0:	4621      	mov	r1, r4
 800b6a2:	461a      	mov	r2, r3
 800b6a4:	4648      	mov	r0, r9
 800b6a6:	f000 fcf9 	bl	800c09c <__lshift>
 800b6aa:	4604      	mov	r4, r0
 800b6ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d061      	beq.n	800b776 <_dtoa_r+0x91e>
 800b6b2:	4621      	mov	r1, r4
 800b6b4:	9803      	ldr	r0, [sp, #12]
 800b6b6:	f000 fd5d 	bl	800c174 <__mcmp>
 800b6ba:	2800      	cmp	r0, #0
 800b6bc:	da5b      	bge.n	800b776 <_dtoa_r+0x91e>
 800b6be:	2300      	movs	r3, #0
 800b6c0:	220a      	movs	r2, #10
 800b6c2:	4648      	mov	r0, r9
 800b6c4:	9903      	ldr	r1, [sp, #12]
 800b6c6:	f000 fafb 	bl	800bcc0 <__multadd>
 800b6ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b6cc:	f107 38ff 	add.w	r8, r7, #4294967295
 800b6d0:	9003      	str	r0, [sp, #12]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	f000 8177 	beq.w	800b9c6 <_dtoa_r+0xb6e>
 800b6d8:	4629      	mov	r1, r5
 800b6da:	2300      	movs	r3, #0
 800b6dc:	220a      	movs	r2, #10
 800b6de:	4648      	mov	r0, r9
 800b6e0:	f000 faee 	bl	800bcc0 <__multadd>
 800b6e4:	f1bb 0f00 	cmp.w	fp, #0
 800b6e8:	4605      	mov	r5, r0
 800b6ea:	dc6f      	bgt.n	800b7cc <_dtoa_r+0x974>
 800b6ec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b6ee:	2b02      	cmp	r3, #2
 800b6f0:	dc49      	bgt.n	800b786 <_dtoa_r+0x92e>
 800b6f2:	e06b      	b.n	800b7cc <_dtoa_r+0x974>
 800b6f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b6f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b6fa:	e73c      	b.n	800b576 <_dtoa_r+0x71e>
 800b6fc:	3fe00000 	.word	0x3fe00000
 800b700:	40240000 	.word	0x40240000
 800b704:	9b08      	ldr	r3, [sp, #32]
 800b706:	1e5c      	subs	r4, r3, #1
 800b708:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b70a:	42a3      	cmp	r3, r4
 800b70c:	db09      	blt.n	800b722 <_dtoa_r+0x8ca>
 800b70e:	1b1c      	subs	r4, r3, r4
 800b710:	9b08      	ldr	r3, [sp, #32]
 800b712:	2b00      	cmp	r3, #0
 800b714:	f6bf af30 	bge.w	800b578 <_dtoa_r+0x720>
 800b718:	9b04      	ldr	r3, [sp, #16]
 800b71a:	9a08      	ldr	r2, [sp, #32]
 800b71c:	1a9e      	subs	r6, r3, r2
 800b71e:	2300      	movs	r3, #0
 800b720:	e72b      	b.n	800b57a <_dtoa_r+0x722>
 800b722:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b724:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b726:	1ae3      	subs	r3, r4, r3
 800b728:	441a      	add	r2, r3
 800b72a:	940a      	str	r4, [sp, #40]	@ 0x28
 800b72c:	9e04      	ldr	r6, [sp, #16]
 800b72e:	2400      	movs	r4, #0
 800b730:	9b08      	ldr	r3, [sp, #32]
 800b732:	920e      	str	r2, [sp, #56]	@ 0x38
 800b734:	e721      	b.n	800b57a <_dtoa_r+0x722>
 800b736:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b738:	9e04      	ldr	r6, [sp, #16]
 800b73a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b73c:	e728      	b.n	800b590 <_dtoa_r+0x738>
 800b73e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b742:	e751      	b.n	800b5e8 <_dtoa_r+0x790>
 800b744:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b746:	9903      	ldr	r1, [sp, #12]
 800b748:	e750      	b.n	800b5ec <_dtoa_r+0x794>
 800b74a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b74e:	e751      	b.n	800b5f4 <_dtoa_r+0x79c>
 800b750:	2300      	movs	r3, #0
 800b752:	e779      	b.n	800b648 <_dtoa_r+0x7f0>
 800b754:	9b06      	ldr	r3, [sp, #24]
 800b756:	e777      	b.n	800b648 <_dtoa_r+0x7f0>
 800b758:	2300      	movs	r3, #0
 800b75a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b75c:	e779      	b.n	800b652 <_dtoa_r+0x7fa>
 800b75e:	d093      	beq.n	800b688 <_dtoa_r+0x830>
 800b760:	9a04      	ldr	r2, [sp, #16]
 800b762:	331c      	adds	r3, #28
 800b764:	441a      	add	r2, r3
 800b766:	9204      	str	r2, [sp, #16]
 800b768:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b76a:	441e      	add	r6, r3
 800b76c:	441a      	add	r2, r3
 800b76e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b770:	e78a      	b.n	800b688 <_dtoa_r+0x830>
 800b772:	4603      	mov	r3, r0
 800b774:	e7f4      	b.n	800b760 <_dtoa_r+0x908>
 800b776:	9b08      	ldr	r3, [sp, #32]
 800b778:	46b8      	mov	r8, r7
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	dc20      	bgt.n	800b7c0 <_dtoa_r+0x968>
 800b77e:	469b      	mov	fp, r3
 800b780:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b782:	2b02      	cmp	r3, #2
 800b784:	dd1e      	ble.n	800b7c4 <_dtoa_r+0x96c>
 800b786:	f1bb 0f00 	cmp.w	fp, #0
 800b78a:	f47f adb1 	bne.w	800b2f0 <_dtoa_r+0x498>
 800b78e:	4621      	mov	r1, r4
 800b790:	465b      	mov	r3, fp
 800b792:	2205      	movs	r2, #5
 800b794:	4648      	mov	r0, r9
 800b796:	f000 fa93 	bl	800bcc0 <__multadd>
 800b79a:	4601      	mov	r1, r0
 800b79c:	4604      	mov	r4, r0
 800b79e:	9803      	ldr	r0, [sp, #12]
 800b7a0:	f000 fce8 	bl	800c174 <__mcmp>
 800b7a4:	2800      	cmp	r0, #0
 800b7a6:	f77f ada3 	ble.w	800b2f0 <_dtoa_r+0x498>
 800b7aa:	4656      	mov	r6, sl
 800b7ac:	2331      	movs	r3, #49	@ 0x31
 800b7ae:	f108 0801 	add.w	r8, r8, #1
 800b7b2:	f806 3b01 	strb.w	r3, [r6], #1
 800b7b6:	e59f      	b.n	800b2f8 <_dtoa_r+0x4a0>
 800b7b8:	46b8      	mov	r8, r7
 800b7ba:	9c08      	ldr	r4, [sp, #32]
 800b7bc:	4625      	mov	r5, r4
 800b7be:	e7f4      	b.n	800b7aa <_dtoa_r+0x952>
 800b7c0:	f8dd b020 	ldr.w	fp, [sp, #32]
 800b7c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	f000 8101 	beq.w	800b9ce <_dtoa_r+0xb76>
 800b7cc:	2e00      	cmp	r6, #0
 800b7ce:	dd05      	ble.n	800b7dc <_dtoa_r+0x984>
 800b7d0:	4629      	mov	r1, r5
 800b7d2:	4632      	mov	r2, r6
 800b7d4:	4648      	mov	r0, r9
 800b7d6:	f000 fc61 	bl	800c09c <__lshift>
 800b7da:	4605      	mov	r5, r0
 800b7dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d05c      	beq.n	800b89c <_dtoa_r+0xa44>
 800b7e2:	4648      	mov	r0, r9
 800b7e4:	6869      	ldr	r1, [r5, #4]
 800b7e6:	f000 fa09 	bl	800bbfc <_Balloc>
 800b7ea:	4606      	mov	r6, r0
 800b7ec:	b928      	cbnz	r0, 800b7fa <_dtoa_r+0x9a2>
 800b7ee:	4602      	mov	r2, r0
 800b7f0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b7f4:	4b80      	ldr	r3, [pc, #512]	@ (800b9f8 <_dtoa_r+0xba0>)
 800b7f6:	f7ff bb43 	b.w	800ae80 <_dtoa_r+0x28>
 800b7fa:	692a      	ldr	r2, [r5, #16]
 800b7fc:	f105 010c 	add.w	r1, r5, #12
 800b800:	3202      	adds	r2, #2
 800b802:	0092      	lsls	r2, r2, #2
 800b804:	300c      	adds	r0, #12
 800b806:	f7ff fa84 	bl	800ad12 <memcpy>
 800b80a:	2201      	movs	r2, #1
 800b80c:	4631      	mov	r1, r6
 800b80e:	4648      	mov	r0, r9
 800b810:	f000 fc44 	bl	800c09c <__lshift>
 800b814:	462f      	mov	r7, r5
 800b816:	4605      	mov	r5, r0
 800b818:	f10a 0301 	add.w	r3, sl, #1
 800b81c:	9304      	str	r3, [sp, #16]
 800b81e:	eb0a 030b 	add.w	r3, sl, fp
 800b822:	930a      	str	r3, [sp, #40]	@ 0x28
 800b824:	9b06      	ldr	r3, [sp, #24]
 800b826:	f003 0301 	and.w	r3, r3, #1
 800b82a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b82c:	9b04      	ldr	r3, [sp, #16]
 800b82e:	4621      	mov	r1, r4
 800b830:	9803      	ldr	r0, [sp, #12]
 800b832:	f103 3bff 	add.w	fp, r3, #4294967295
 800b836:	f7ff fa86 	bl	800ad46 <quorem>
 800b83a:	4603      	mov	r3, r0
 800b83c:	4639      	mov	r1, r7
 800b83e:	3330      	adds	r3, #48	@ 0x30
 800b840:	9006      	str	r0, [sp, #24]
 800b842:	9803      	ldr	r0, [sp, #12]
 800b844:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b846:	f000 fc95 	bl	800c174 <__mcmp>
 800b84a:	462a      	mov	r2, r5
 800b84c:	9008      	str	r0, [sp, #32]
 800b84e:	4621      	mov	r1, r4
 800b850:	4648      	mov	r0, r9
 800b852:	f000 fcab 	bl	800c1ac <__mdiff>
 800b856:	68c2      	ldr	r2, [r0, #12]
 800b858:	4606      	mov	r6, r0
 800b85a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b85c:	bb02      	cbnz	r2, 800b8a0 <_dtoa_r+0xa48>
 800b85e:	4601      	mov	r1, r0
 800b860:	9803      	ldr	r0, [sp, #12]
 800b862:	f000 fc87 	bl	800c174 <__mcmp>
 800b866:	4602      	mov	r2, r0
 800b868:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b86a:	4631      	mov	r1, r6
 800b86c:	4648      	mov	r0, r9
 800b86e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800b872:	f000 fa03 	bl	800bc7c <_Bfree>
 800b876:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b878:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b87a:	9e04      	ldr	r6, [sp, #16]
 800b87c:	ea42 0103 	orr.w	r1, r2, r3
 800b880:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b882:	4319      	orrs	r1, r3
 800b884:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b886:	d10d      	bne.n	800b8a4 <_dtoa_r+0xa4c>
 800b888:	2b39      	cmp	r3, #57	@ 0x39
 800b88a:	d027      	beq.n	800b8dc <_dtoa_r+0xa84>
 800b88c:	9a08      	ldr	r2, [sp, #32]
 800b88e:	2a00      	cmp	r2, #0
 800b890:	dd01      	ble.n	800b896 <_dtoa_r+0xa3e>
 800b892:	9b06      	ldr	r3, [sp, #24]
 800b894:	3331      	adds	r3, #49	@ 0x31
 800b896:	f88b 3000 	strb.w	r3, [fp]
 800b89a:	e52e      	b.n	800b2fa <_dtoa_r+0x4a2>
 800b89c:	4628      	mov	r0, r5
 800b89e:	e7b9      	b.n	800b814 <_dtoa_r+0x9bc>
 800b8a0:	2201      	movs	r2, #1
 800b8a2:	e7e2      	b.n	800b86a <_dtoa_r+0xa12>
 800b8a4:	9908      	ldr	r1, [sp, #32]
 800b8a6:	2900      	cmp	r1, #0
 800b8a8:	db04      	blt.n	800b8b4 <_dtoa_r+0xa5c>
 800b8aa:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800b8ac:	4301      	orrs	r1, r0
 800b8ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b8b0:	4301      	orrs	r1, r0
 800b8b2:	d120      	bne.n	800b8f6 <_dtoa_r+0xa9e>
 800b8b4:	2a00      	cmp	r2, #0
 800b8b6:	ddee      	ble.n	800b896 <_dtoa_r+0xa3e>
 800b8b8:	2201      	movs	r2, #1
 800b8ba:	9903      	ldr	r1, [sp, #12]
 800b8bc:	4648      	mov	r0, r9
 800b8be:	9304      	str	r3, [sp, #16]
 800b8c0:	f000 fbec 	bl	800c09c <__lshift>
 800b8c4:	4621      	mov	r1, r4
 800b8c6:	9003      	str	r0, [sp, #12]
 800b8c8:	f000 fc54 	bl	800c174 <__mcmp>
 800b8cc:	2800      	cmp	r0, #0
 800b8ce:	9b04      	ldr	r3, [sp, #16]
 800b8d0:	dc02      	bgt.n	800b8d8 <_dtoa_r+0xa80>
 800b8d2:	d1e0      	bne.n	800b896 <_dtoa_r+0xa3e>
 800b8d4:	07da      	lsls	r2, r3, #31
 800b8d6:	d5de      	bpl.n	800b896 <_dtoa_r+0xa3e>
 800b8d8:	2b39      	cmp	r3, #57	@ 0x39
 800b8da:	d1da      	bne.n	800b892 <_dtoa_r+0xa3a>
 800b8dc:	2339      	movs	r3, #57	@ 0x39
 800b8de:	f88b 3000 	strb.w	r3, [fp]
 800b8e2:	4633      	mov	r3, r6
 800b8e4:	461e      	mov	r6, r3
 800b8e6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b8ea:	3b01      	subs	r3, #1
 800b8ec:	2a39      	cmp	r2, #57	@ 0x39
 800b8ee:	d04e      	beq.n	800b98e <_dtoa_r+0xb36>
 800b8f0:	3201      	adds	r2, #1
 800b8f2:	701a      	strb	r2, [r3, #0]
 800b8f4:	e501      	b.n	800b2fa <_dtoa_r+0x4a2>
 800b8f6:	2a00      	cmp	r2, #0
 800b8f8:	dd03      	ble.n	800b902 <_dtoa_r+0xaaa>
 800b8fa:	2b39      	cmp	r3, #57	@ 0x39
 800b8fc:	d0ee      	beq.n	800b8dc <_dtoa_r+0xa84>
 800b8fe:	3301      	adds	r3, #1
 800b900:	e7c9      	b.n	800b896 <_dtoa_r+0xa3e>
 800b902:	9a04      	ldr	r2, [sp, #16]
 800b904:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b906:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b90a:	428a      	cmp	r2, r1
 800b90c:	d028      	beq.n	800b960 <_dtoa_r+0xb08>
 800b90e:	2300      	movs	r3, #0
 800b910:	220a      	movs	r2, #10
 800b912:	9903      	ldr	r1, [sp, #12]
 800b914:	4648      	mov	r0, r9
 800b916:	f000 f9d3 	bl	800bcc0 <__multadd>
 800b91a:	42af      	cmp	r7, r5
 800b91c:	9003      	str	r0, [sp, #12]
 800b91e:	f04f 0300 	mov.w	r3, #0
 800b922:	f04f 020a 	mov.w	r2, #10
 800b926:	4639      	mov	r1, r7
 800b928:	4648      	mov	r0, r9
 800b92a:	d107      	bne.n	800b93c <_dtoa_r+0xae4>
 800b92c:	f000 f9c8 	bl	800bcc0 <__multadd>
 800b930:	4607      	mov	r7, r0
 800b932:	4605      	mov	r5, r0
 800b934:	9b04      	ldr	r3, [sp, #16]
 800b936:	3301      	adds	r3, #1
 800b938:	9304      	str	r3, [sp, #16]
 800b93a:	e777      	b.n	800b82c <_dtoa_r+0x9d4>
 800b93c:	f000 f9c0 	bl	800bcc0 <__multadd>
 800b940:	4629      	mov	r1, r5
 800b942:	4607      	mov	r7, r0
 800b944:	2300      	movs	r3, #0
 800b946:	220a      	movs	r2, #10
 800b948:	4648      	mov	r0, r9
 800b94a:	f000 f9b9 	bl	800bcc0 <__multadd>
 800b94e:	4605      	mov	r5, r0
 800b950:	e7f0      	b.n	800b934 <_dtoa_r+0xadc>
 800b952:	f1bb 0f00 	cmp.w	fp, #0
 800b956:	bfcc      	ite	gt
 800b958:	465e      	movgt	r6, fp
 800b95a:	2601      	movle	r6, #1
 800b95c:	2700      	movs	r7, #0
 800b95e:	4456      	add	r6, sl
 800b960:	2201      	movs	r2, #1
 800b962:	9903      	ldr	r1, [sp, #12]
 800b964:	4648      	mov	r0, r9
 800b966:	9304      	str	r3, [sp, #16]
 800b968:	f000 fb98 	bl	800c09c <__lshift>
 800b96c:	4621      	mov	r1, r4
 800b96e:	9003      	str	r0, [sp, #12]
 800b970:	f000 fc00 	bl	800c174 <__mcmp>
 800b974:	2800      	cmp	r0, #0
 800b976:	dcb4      	bgt.n	800b8e2 <_dtoa_r+0xa8a>
 800b978:	d102      	bne.n	800b980 <_dtoa_r+0xb28>
 800b97a:	9b04      	ldr	r3, [sp, #16]
 800b97c:	07db      	lsls	r3, r3, #31
 800b97e:	d4b0      	bmi.n	800b8e2 <_dtoa_r+0xa8a>
 800b980:	4633      	mov	r3, r6
 800b982:	461e      	mov	r6, r3
 800b984:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b988:	2a30      	cmp	r2, #48	@ 0x30
 800b98a:	d0fa      	beq.n	800b982 <_dtoa_r+0xb2a>
 800b98c:	e4b5      	b.n	800b2fa <_dtoa_r+0x4a2>
 800b98e:	459a      	cmp	sl, r3
 800b990:	d1a8      	bne.n	800b8e4 <_dtoa_r+0xa8c>
 800b992:	2331      	movs	r3, #49	@ 0x31
 800b994:	f108 0801 	add.w	r8, r8, #1
 800b998:	f88a 3000 	strb.w	r3, [sl]
 800b99c:	e4ad      	b.n	800b2fa <_dtoa_r+0x4a2>
 800b99e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b9a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b9fc <_dtoa_r+0xba4>
 800b9a4:	b11b      	cbz	r3, 800b9ae <_dtoa_r+0xb56>
 800b9a6:	f10a 0308 	add.w	r3, sl, #8
 800b9aa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b9ac:	6013      	str	r3, [r2, #0]
 800b9ae:	4650      	mov	r0, sl
 800b9b0:	b017      	add	sp, #92	@ 0x5c
 800b9b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9b6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b9b8:	2b01      	cmp	r3, #1
 800b9ba:	f77f ae2e 	ble.w	800b61a <_dtoa_r+0x7c2>
 800b9be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9c0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b9c2:	2001      	movs	r0, #1
 800b9c4:	e64d      	b.n	800b662 <_dtoa_r+0x80a>
 800b9c6:	f1bb 0f00 	cmp.w	fp, #0
 800b9ca:	f77f aed9 	ble.w	800b780 <_dtoa_r+0x928>
 800b9ce:	4656      	mov	r6, sl
 800b9d0:	4621      	mov	r1, r4
 800b9d2:	9803      	ldr	r0, [sp, #12]
 800b9d4:	f7ff f9b7 	bl	800ad46 <quorem>
 800b9d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b9dc:	f806 3b01 	strb.w	r3, [r6], #1
 800b9e0:	eba6 020a 	sub.w	r2, r6, sl
 800b9e4:	4593      	cmp	fp, r2
 800b9e6:	ddb4      	ble.n	800b952 <_dtoa_r+0xafa>
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	220a      	movs	r2, #10
 800b9ec:	4648      	mov	r0, r9
 800b9ee:	9903      	ldr	r1, [sp, #12]
 800b9f0:	f000 f966 	bl	800bcc0 <__multadd>
 800b9f4:	9003      	str	r0, [sp, #12]
 800b9f6:	e7eb      	b.n	800b9d0 <_dtoa_r+0xb78>
 800b9f8:	0800eda9 	.word	0x0800eda9
 800b9fc:	0800ed2d 	.word	0x0800ed2d

0800ba00 <_free_r>:
 800ba00:	b538      	push	{r3, r4, r5, lr}
 800ba02:	4605      	mov	r5, r0
 800ba04:	2900      	cmp	r1, #0
 800ba06:	d040      	beq.n	800ba8a <_free_r+0x8a>
 800ba08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba0c:	1f0c      	subs	r4, r1, #4
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	bfb8      	it	lt
 800ba12:	18e4      	addlt	r4, r4, r3
 800ba14:	f000 f8e6 	bl	800bbe4 <__malloc_lock>
 800ba18:	4a1c      	ldr	r2, [pc, #112]	@ (800ba8c <_free_r+0x8c>)
 800ba1a:	6813      	ldr	r3, [r2, #0]
 800ba1c:	b933      	cbnz	r3, 800ba2c <_free_r+0x2c>
 800ba1e:	6063      	str	r3, [r4, #4]
 800ba20:	6014      	str	r4, [r2, #0]
 800ba22:	4628      	mov	r0, r5
 800ba24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba28:	f000 b8e2 	b.w	800bbf0 <__malloc_unlock>
 800ba2c:	42a3      	cmp	r3, r4
 800ba2e:	d908      	bls.n	800ba42 <_free_r+0x42>
 800ba30:	6820      	ldr	r0, [r4, #0]
 800ba32:	1821      	adds	r1, r4, r0
 800ba34:	428b      	cmp	r3, r1
 800ba36:	bf01      	itttt	eq
 800ba38:	6819      	ldreq	r1, [r3, #0]
 800ba3a:	685b      	ldreq	r3, [r3, #4]
 800ba3c:	1809      	addeq	r1, r1, r0
 800ba3e:	6021      	streq	r1, [r4, #0]
 800ba40:	e7ed      	b.n	800ba1e <_free_r+0x1e>
 800ba42:	461a      	mov	r2, r3
 800ba44:	685b      	ldr	r3, [r3, #4]
 800ba46:	b10b      	cbz	r3, 800ba4c <_free_r+0x4c>
 800ba48:	42a3      	cmp	r3, r4
 800ba4a:	d9fa      	bls.n	800ba42 <_free_r+0x42>
 800ba4c:	6811      	ldr	r1, [r2, #0]
 800ba4e:	1850      	adds	r0, r2, r1
 800ba50:	42a0      	cmp	r0, r4
 800ba52:	d10b      	bne.n	800ba6c <_free_r+0x6c>
 800ba54:	6820      	ldr	r0, [r4, #0]
 800ba56:	4401      	add	r1, r0
 800ba58:	1850      	adds	r0, r2, r1
 800ba5a:	4283      	cmp	r3, r0
 800ba5c:	6011      	str	r1, [r2, #0]
 800ba5e:	d1e0      	bne.n	800ba22 <_free_r+0x22>
 800ba60:	6818      	ldr	r0, [r3, #0]
 800ba62:	685b      	ldr	r3, [r3, #4]
 800ba64:	4408      	add	r0, r1
 800ba66:	6010      	str	r0, [r2, #0]
 800ba68:	6053      	str	r3, [r2, #4]
 800ba6a:	e7da      	b.n	800ba22 <_free_r+0x22>
 800ba6c:	d902      	bls.n	800ba74 <_free_r+0x74>
 800ba6e:	230c      	movs	r3, #12
 800ba70:	602b      	str	r3, [r5, #0]
 800ba72:	e7d6      	b.n	800ba22 <_free_r+0x22>
 800ba74:	6820      	ldr	r0, [r4, #0]
 800ba76:	1821      	adds	r1, r4, r0
 800ba78:	428b      	cmp	r3, r1
 800ba7a:	bf01      	itttt	eq
 800ba7c:	6819      	ldreq	r1, [r3, #0]
 800ba7e:	685b      	ldreq	r3, [r3, #4]
 800ba80:	1809      	addeq	r1, r1, r0
 800ba82:	6021      	streq	r1, [r4, #0]
 800ba84:	6063      	str	r3, [r4, #4]
 800ba86:	6054      	str	r4, [r2, #4]
 800ba88:	e7cb      	b.n	800ba22 <_free_r+0x22>
 800ba8a:	bd38      	pop	{r3, r4, r5, pc}
 800ba8c:	20003a68 	.word	0x20003a68

0800ba90 <malloc>:
 800ba90:	4b02      	ldr	r3, [pc, #8]	@ (800ba9c <malloc+0xc>)
 800ba92:	4601      	mov	r1, r0
 800ba94:	6818      	ldr	r0, [r3, #0]
 800ba96:	f000 b825 	b.w	800bae4 <_malloc_r>
 800ba9a:	bf00      	nop
 800ba9c:	20000024 	.word	0x20000024

0800baa0 <sbrk_aligned>:
 800baa0:	b570      	push	{r4, r5, r6, lr}
 800baa2:	4e0f      	ldr	r6, [pc, #60]	@ (800bae0 <sbrk_aligned+0x40>)
 800baa4:	460c      	mov	r4, r1
 800baa6:	6831      	ldr	r1, [r6, #0]
 800baa8:	4605      	mov	r5, r0
 800baaa:	b911      	cbnz	r1, 800bab2 <sbrk_aligned+0x12>
 800baac:	f002 fb80 	bl	800e1b0 <_sbrk_r>
 800bab0:	6030      	str	r0, [r6, #0]
 800bab2:	4621      	mov	r1, r4
 800bab4:	4628      	mov	r0, r5
 800bab6:	f002 fb7b 	bl	800e1b0 <_sbrk_r>
 800baba:	1c43      	adds	r3, r0, #1
 800babc:	d103      	bne.n	800bac6 <sbrk_aligned+0x26>
 800babe:	f04f 34ff 	mov.w	r4, #4294967295
 800bac2:	4620      	mov	r0, r4
 800bac4:	bd70      	pop	{r4, r5, r6, pc}
 800bac6:	1cc4      	adds	r4, r0, #3
 800bac8:	f024 0403 	bic.w	r4, r4, #3
 800bacc:	42a0      	cmp	r0, r4
 800bace:	d0f8      	beq.n	800bac2 <sbrk_aligned+0x22>
 800bad0:	1a21      	subs	r1, r4, r0
 800bad2:	4628      	mov	r0, r5
 800bad4:	f002 fb6c 	bl	800e1b0 <_sbrk_r>
 800bad8:	3001      	adds	r0, #1
 800bada:	d1f2      	bne.n	800bac2 <sbrk_aligned+0x22>
 800badc:	e7ef      	b.n	800babe <sbrk_aligned+0x1e>
 800bade:	bf00      	nop
 800bae0:	20003a64 	.word	0x20003a64

0800bae4 <_malloc_r>:
 800bae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bae8:	1ccd      	adds	r5, r1, #3
 800baea:	f025 0503 	bic.w	r5, r5, #3
 800baee:	3508      	adds	r5, #8
 800baf0:	2d0c      	cmp	r5, #12
 800baf2:	bf38      	it	cc
 800baf4:	250c      	movcc	r5, #12
 800baf6:	2d00      	cmp	r5, #0
 800baf8:	4606      	mov	r6, r0
 800bafa:	db01      	blt.n	800bb00 <_malloc_r+0x1c>
 800bafc:	42a9      	cmp	r1, r5
 800bafe:	d904      	bls.n	800bb0a <_malloc_r+0x26>
 800bb00:	230c      	movs	r3, #12
 800bb02:	6033      	str	r3, [r6, #0]
 800bb04:	2000      	movs	r0, #0
 800bb06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bbe0 <_malloc_r+0xfc>
 800bb0e:	f000 f869 	bl	800bbe4 <__malloc_lock>
 800bb12:	f8d8 3000 	ldr.w	r3, [r8]
 800bb16:	461c      	mov	r4, r3
 800bb18:	bb44      	cbnz	r4, 800bb6c <_malloc_r+0x88>
 800bb1a:	4629      	mov	r1, r5
 800bb1c:	4630      	mov	r0, r6
 800bb1e:	f7ff ffbf 	bl	800baa0 <sbrk_aligned>
 800bb22:	1c43      	adds	r3, r0, #1
 800bb24:	4604      	mov	r4, r0
 800bb26:	d158      	bne.n	800bbda <_malloc_r+0xf6>
 800bb28:	f8d8 4000 	ldr.w	r4, [r8]
 800bb2c:	4627      	mov	r7, r4
 800bb2e:	2f00      	cmp	r7, #0
 800bb30:	d143      	bne.n	800bbba <_malloc_r+0xd6>
 800bb32:	2c00      	cmp	r4, #0
 800bb34:	d04b      	beq.n	800bbce <_malloc_r+0xea>
 800bb36:	6823      	ldr	r3, [r4, #0]
 800bb38:	4639      	mov	r1, r7
 800bb3a:	4630      	mov	r0, r6
 800bb3c:	eb04 0903 	add.w	r9, r4, r3
 800bb40:	f002 fb36 	bl	800e1b0 <_sbrk_r>
 800bb44:	4581      	cmp	r9, r0
 800bb46:	d142      	bne.n	800bbce <_malloc_r+0xea>
 800bb48:	6821      	ldr	r1, [r4, #0]
 800bb4a:	4630      	mov	r0, r6
 800bb4c:	1a6d      	subs	r5, r5, r1
 800bb4e:	4629      	mov	r1, r5
 800bb50:	f7ff ffa6 	bl	800baa0 <sbrk_aligned>
 800bb54:	3001      	adds	r0, #1
 800bb56:	d03a      	beq.n	800bbce <_malloc_r+0xea>
 800bb58:	6823      	ldr	r3, [r4, #0]
 800bb5a:	442b      	add	r3, r5
 800bb5c:	6023      	str	r3, [r4, #0]
 800bb5e:	f8d8 3000 	ldr.w	r3, [r8]
 800bb62:	685a      	ldr	r2, [r3, #4]
 800bb64:	bb62      	cbnz	r2, 800bbc0 <_malloc_r+0xdc>
 800bb66:	f8c8 7000 	str.w	r7, [r8]
 800bb6a:	e00f      	b.n	800bb8c <_malloc_r+0xa8>
 800bb6c:	6822      	ldr	r2, [r4, #0]
 800bb6e:	1b52      	subs	r2, r2, r5
 800bb70:	d420      	bmi.n	800bbb4 <_malloc_r+0xd0>
 800bb72:	2a0b      	cmp	r2, #11
 800bb74:	d917      	bls.n	800bba6 <_malloc_r+0xc2>
 800bb76:	1961      	adds	r1, r4, r5
 800bb78:	42a3      	cmp	r3, r4
 800bb7a:	6025      	str	r5, [r4, #0]
 800bb7c:	bf18      	it	ne
 800bb7e:	6059      	strne	r1, [r3, #4]
 800bb80:	6863      	ldr	r3, [r4, #4]
 800bb82:	bf08      	it	eq
 800bb84:	f8c8 1000 	streq.w	r1, [r8]
 800bb88:	5162      	str	r2, [r4, r5]
 800bb8a:	604b      	str	r3, [r1, #4]
 800bb8c:	4630      	mov	r0, r6
 800bb8e:	f000 f82f 	bl	800bbf0 <__malloc_unlock>
 800bb92:	f104 000b 	add.w	r0, r4, #11
 800bb96:	1d23      	adds	r3, r4, #4
 800bb98:	f020 0007 	bic.w	r0, r0, #7
 800bb9c:	1ac2      	subs	r2, r0, r3
 800bb9e:	bf1c      	itt	ne
 800bba0:	1a1b      	subne	r3, r3, r0
 800bba2:	50a3      	strne	r3, [r4, r2]
 800bba4:	e7af      	b.n	800bb06 <_malloc_r+0x22>
 800bba6:	6862      	ldr	r2, [r4, #4]
 800bba8:	42a3      	cmp	r3, r4
 800bbaa:	bf0c      	ite	eq
 800bbac:	f8c8 2000 	streq.w	r2, [r8]
 800bbb0:	605a      	strne	r2, [r3, #4]
 800bbb2:	e7eb      	b.n	800bb8c <_malloc_r+0xa8>
 800bbb4:	4623      	mov	r3, r4
 800bbb6:	6864      	ldr	r4, [r4, #4]
 800bbb8:	e7ae      	b.n	800bb18 <_malloc_r+0x34>
 800bbba:	463c      	mov	r4, r7
 800bbbc:	687f      	ldr	r7, [r7, #4]
 800bbbe:	e7b6      	b.n	800bb2e <_malloc_r+0x4a>
 800bbc0:	461a      	mov	r2, r3
 800bbc2:	685b      	ldr	r3, [r3, #4]
 800bbc4:	42a3      	cmp	r3, r4
 800bbc6:	d1fb      	bne.n	800bbc0 <_malloc_r+0xdc>
 800bbc8:	2300      	movs	r3, #0
 800bbca:	6053      	str	r3, [r2, #4]
 800bbcc:	e7de      	b.n	800bb8c <_malloc_r+0xa8>
 800bbce:	230c      	movs	r3, #12
 800bbd0:	4630      	mov	r0, r6
 800bbd2:	6033      	str	r3, [r6, #0]
 800bbd4:	f000 f80c 	bl	800bbf0 <__malloc_unlock>
 800bbd8:	e794      	b.n	800bb04 <_malloc_r+0x20>
 800bbda:	6005      	str	r5, [r0, #0]
 800bbdc:	e7d6      	b.n	800bb8c <_malloc_r+0xa8>
 800bbde:	bf00      	nop
 800bbe0:	20003a68 	.word	0x20003a68

0800bbe4 <__malloc_lock>:
 800bbe4:	4801      	ldr	r0, [pc, #4]	@ (800bbec <__malloc_lock+0x8>)
 800bbe6:	f7ff b884 	b.w	800acf2 <__retarget_lock_acquire_recursive>
 800bbea:	bf00      	nop
 800bbec:	20003a60 	.word	0x20003a60

0800bbf0 <__malloc_unlock>:
 800bbf0:	4801      	ldr	r0, [pc, #4]	@ (800bbf8 <__malloc_unlock+0x8>)
 800bbf2:	f7ff b87f 	b.w	800acf4 <__retarget_lock_release_recursive>
 800bbf6:	bf00      	nop
 800bbf8:	20003a60 	.word	0x20003a60

0800bbfc <_Balloc>:
 800bbfc:	b570      	push	{r4, r5, r6, lr}
 800bbfe:	69c6      	ldr	r6, [r0, #28]
 800bc00:	4604      	mov	r4, r0
 800bc02:	460d      	mov	r5, r1
 800bc04:	b976      	cbnz	r6, 800bc24 <_Balloc+0x28>
 800bc06:	2010      	movs	r0, #16
 800bc08:	f7ff ff42 	bl	800ba90 <malloc>
 800bc0c:	4602      	mov	r2, r0
 800bc0e:	61e0      	str	r0, [r4, #28]
 800bc10:	b920      	cbnz	r0, 800bc1c <_Balloc+0x20>
 800bc12:	216b      	movs	r1, #107	@ 0x6b
 800bc14:	4b17      	ldr	r3, [pc, #92]	@ (800bc74 <_Balloc+0x78>)
 800bc16:	4818      	ldr	r0, [pc, #96]	@ (800bc78 <_Balloc+0x7c>)
 800bc18:	f7fd fe36 	bl	8009888 <__assert_func>
 800bc1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc20:	6006      	str	r6, [r0, #0]
 800bc22:	60c6      	str	r6, [r0, #12]
 800bc24:	69e6      	ldr	r6, [r4, #28]
 800bc26:	68f3      	ldr	r3, [r6, #12]
 800bc28:	b183      	cbz	r3, 800bc4c <_Balloc+0x50>
 800bc2a:	69e3      	ldr	r3, [r4, #28]
 800bc2c:	68db      	ldr	r3, [r3, #12]
 800bc2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bc32:	b9b8      	cbnz	r0, 800bc64 <_Balloc+0x68>
 800bc34:	2101      	movs	r1, #1
 800bc36:	fa01 f605 	lsl.w	r6, r1, r5
 800bc3a:	1d72      	adds	r2, r6, #5
 800bc3c:	4620      	mov	r0, r4
 800bc3e:	0092      	lsls	r2, r2, #2
 800bc40:	f002 facc 	bl	800e1dc <_calloc_r>
 800bc44:	b160      	cbz	r0, 800bc60 <_Balloc+0x64>
 800bc46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bc4a:	e00e      	b.n	800bc6a <_Balloc+0x6e>
 800bc4c:	2221      	movs	r2, #33	@ 0x21
 800bc4e:	2104      	movs	r1, #4
 800bc50:	4620      	mov	r0, r4
 800bc52:	f002 fac3 	bl	800e1dc <_calloc_r>
 800bc56:	69e3      	ldr	r3, [r4, #28]
 800bc58:	60f0      	str	r0, [r6, #12]
 800bc5a:	68db      	ldr	r3, [r3, #12]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d1e4      	bne.n	800bc2a <_Balloc+0x2e>
 800bc60:	2000      	movs	r0, #0
 800bc62:	bd70      	pop	{r4, r5, r6, pc}
 800bc64:	6802      	ldr	r2, [r0, #0]
 800bc66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bc70:	e7f7      	b.n	800bc62 <_Balloc+0x66>
 800bc72:	bf00      	nop
 800bc74:	0800ed3a 	.word	0x0800ed3a
 800bc78:	0800edba 	.word	0x0800edba

0800bc7c <_Bfree>:
 800bc7c:	b570      	push	{r4, r5, r6, lr}
 800bc7e:	69c6      	ldr	r6, [r0, #28]
 800bc80:	4605      	mov	r5, r0
 800bc82:	460c      	mov	r4, r1
 800bc84:	b976      	cbnz	r6, 800bca4 <_Bfree+0x28>
 800bc86:	2010      	movs	r0, #16
 800bc88:	f7ff ff02 	bl	800ba90 <malloc>
 800bc8c:	4602      	mov	r2, r0
 800bc8e:	61e8      	str	r0, [r5, #28]
 800bc90:	b920      	cbnz	r0, 800bc9c <_Bfree+0x20>
 800bc92:	218f      	movs	r1, #143	@ 0x8f
 800bc94:	4b08      	ldr	r3, [pc, #32]	@ (800bcb8 <_Bfree+0x3c>)
 800bc96:	4809      	ldr	r0, [pc, #36]	@ (800bcbc <_Bfree+0x40>)
 800bc98:	f7fd fdf6 	bl	8009888 <__assert_func>
 800bc9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bca0:	6006      	str	r6, [r0, #0]
 800bca2:	60c6      	str	r6, [r0, #12]
 800bca4:	b13c      	cbz	r4, 800bcb6 <_Bfree+0x3a>
 800bca6:	69eb      	ldr	r3, [r5, #28]
 800bca8:	6862      	ldr	r2, [r4, #4]
 800bcaa:	68db      	ldr	r3, [r3, #12]
 800bcac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bcb0:	6021      	str	r1, [r4, #0]
 800bcb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bcb6:	bd70      	pop	{r4, r5, r6, pc}
 800bcb8:	0800ed3a 	.word	0x0800ed3a
 800bcbc:	0800edba 	.word	0x0800edba

0800bcc0 <__multadd>:
 800bcc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcc4:	4607      	mov	r7, r0
 800bcc6:	460c      	mov	r4, r1
 800bcc8:	461e      	mov	r6, r3
 800bcca:	2000      	movs	r0, #0
 800bccc:	690d      	ldr	r5, [r1, #16]
 800bcce:	f101 0c14 	add.w	ip, r1, #20
 800bcd2:	f8dc 3000 	ldr.w	r3, [ip]
 800bcd6:	3001      	adds	r0, #1
 800bcd8:	b299      	uxth	r1, r3
 800bcda:	fb02 6101 	mla	r1, r2, r1, r6
 800bcde:	0c1e      	lsrs	r6, r3, #16
 800bce0:	0c0b      	lsrs	r3, r1, #16
 800bce2:	fb02 3306 	mla	r3, r2, r6, r3
 800bce6:	b289      	uxth	r1, r1
 800bce8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bcec:	4285      	cmp	r5, r0
 800bcee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bcf2:	f84c 1b04 	str.w	r1, [ip], #4
 800bcf6:	dcec      	bgt.n	800bcd2 <__multadd+0x12>
 800bcf8:	b30e      	cbz	r6, 800bd3e <__multadd+0x7e>
 800bcfa:	68a3      	ldr	r3, [r4, #8]
 800bcfc:	42ab      	cmp	r3, r5
 800bcfe:	dc19      	bgt.n	800bd34 <__multadd+0x74>
 800bd00:	6861      	ldr	r1, [r4, #4]
 800bd02:	4638      	mov	r0, r7
 800bd04:	3101      	adds	r1, #1
 800bd06:	f7ff ff79 	bl	800bbfc <_Balloc>
 800bd0a:	4680      	mov	r8, r0
 800bd0c:	b928      	cbnz	r0, 800bd1a <__multadd+0x5a>
 800bd0e:	4602      	mov	r2, r0
 800bd10:	21ba      	movs	r1, #186	@ 0xba
 800bd12:	4b0c      	ldr	r3, [pc, #48]	@ (800bd44 <__multadd+0x84>)
 800bd14:	480c      	ldr	r0, [pc, #48]	@ (800bd48 <__multadd+0x88>)
 800bd16:	f7fd fdb7 	bl	8009888 <__assert_func>
 800bd1a:	6922      	ldr	r2, [r4, #16]
 800bd1c:	f104 010c 	add.w	r1, r4, #12
 800bd20:	3202      	adds	r2, #2
 800bd22:	0092      	lsls	r2, r2, #2
 800bd24:	300c      	adds	r0, #12
 800bd26:	f7fe fff4 	bl	800ad12 <memcpy>
 800bd2a:	4621      	mov	r1, r4
 800bd2c:	4638      	mov	r0, r7
 800bd2e:	f7ff ffa5 	bl	800bc7c <_Bfree>
 800bd32:	4644      	mov	r4, r8
 800bd34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bd38:	3501      	adds	r5, #1
 800bd3a:	615e      	str	r6, [r3, #20]
 800bd3c:	6125      	str	r5, [r4, #16]
 800bd3e:	4620      	mov	r0, r4
 800bd40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd44:	0800eda9 	.word	0x0800eda9
 800bd48:	0800edba 	.word	0x0800edba

0800bd4c <__s2b>:
 800bd4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd50:	4615      	mov	r5, r2
 800bd52:	2209      	movs	r2, #9
 800bd54:	461f      	mov	r7, r3
 800bd56:	3308      	adds	r3, #8
 800bd58:	460c      	mov	r4, r1
 800bd5a:	fb93 f3f2 	sdiv	r3, r3, r2
 800bd5e:	4606      	mov	r6, r0
 800bd60:	2201      	movs	r2, #1
 800bd62:	2100      	movs	r1, #0
 800bd64:	429a      	cmp	r2, r3
 800bd66:	db09      	blt.n	800bd7c <__s2b+0x30>
 800bd68:	4630      	mov	r0, r6
 800bd6a:	f7ff ff47 	bl	800bbfc <_Balloc>
 800bd6e:	b940      	cbnz	r0, 800bd82 <__s2b+0x36>
 800bd70:	4602      	mov	r2, r0
 800bd72:	21d3      	movs	r1, #211	@ 0xd3
 800bd74:	4b18      	ldr	r3, [pc, #96]	@ (800bdd8 <__s2b+0x8c>)
 800bd76:	4819      	ldr	r0, [pc, #100]	@ (800bddc <__s2b+0x90>)
 800bd78:	f7fd fd86 	bl	8009888 <__assert_func>
 800bd7c:	0052      	lsls	r2, r2, #1
 800bd7e:	3101      	adds	r1, #1
 800bd80:	e7f0      	b.n	800bd64 <__s2b+0x18>
 800bd82:	9b08      	ldr	r3, [sp, #32]
 800bd84:	2d09      	cmp	r5, #9
 800bd86:	6143      	str	r3, [r0, #20]
 800bd88:	f04f 0301 	mov.w	r3, #1
 800bd8c:	6103      	str	r3, [r0, #16]
 800bd8e:	dd16      	ble.n	800bdbe <__s2b+0x72>
 800bd90:	f104 0909 	add.w	r9, r4, #9
 800bd94:	46c8      	mov	r8, r9
 800bd96:	442c      	add	r4, r5
 800bd98:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bd9c:	4601      	mov	r1, r0
 800bd9e:	220a      	movs	r2, #10
 800bda0:	4630      	mov	r0, r6
 800bda2:	3b30      	subs	r3, #48	@ 0x30
 800bda4:	f7ff ff8c 	bl	800bcc0 <__multadd>
 800bda8:	45a0      	cmp	r8, r4
 800bdaa:	d1f5      	bne.n	800bd98 <__s2b+0x4c>
 800bdac:	f1a5 0408 	sub.w	r4, r5, #8
 800bdb0:	444c      	add	r4, r9
 800bdb2:	1b2d      	subs	r5, r5, r4
 800bdb4:	1963      	adds	r3, r4, r5
 800bdb6:	42bb      	cmp	r3, r7
 800bdb8:	db04      	blt.n	800bdc4 <__s2b+0x78>
 800bdba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdbe:	2509      	movs	r5, #9
 800bdc0:	340a      	adds	r4, #10
 800bdc2:	e7f6      	b.n	800bdb2 <__s2b+0x66>
 800bdc4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bdc8:	4601      	mov	r1, r0
 800bdca:	220a      	movs	r2, #10
 800bdcc:	4630      	mov	r0, r6
 800bdce:	3b30      	subs	r3, #48	@ 0x30
 800bdd0:	f7ff ff76 	bl	800bcc0 <__multadd>
 800bdd4:	e7ee      	b.n	800bdb4 <__s2b+0x68>
 800bdd6:	bf00      	nop
 800bdd8:	0800eda9 	.word	0x0800eda9
 800bddc:	0800edba 	.word	0x0800edba

0800bde0 <__hi0bits>:
 800bde0:	4603      	mov	r3, r0
 800bde2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bde6:	bf3a      	itte	cc
 800bde8:	0403      	lslcc	r3, r0, #16
 800bdea:	2010      	movcc	r0, #16
 800bdec:	2000      	movcs	r0, #0
 800bdee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bdf2:	bf3c      	itt	cc
 800bdf4:	021b      	lslcc	r3, r3, #8
 800bdf6:	3008      	addcc	r0, #8
 800bdf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bdfc:	bf3c      	itt	cc
 800bdfe:	011b      	lslcc	r3, r3, #4
 800be00:	3004      	addcc	r0, #4
 800be02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be06:	bf3c      	itt	cc
 800be08:	009b      	lslcc	r3, r3, #2
 800be0a:	3002      	addcc	r0, #2
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	db05      	blt.n	800be1c <__hi0bits+0x3c>
 800be10:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800be14:	f100 0001 	add.w	r0, r0, #1
 800be18:	bf08      	it	eq
 800be1a:	2020      	moveq	r0, #32
 800be1c:	4770      	bx	lr

0800be1e <__lo0bits>:
 800be1e:	6803      	ldr	r3, [r0, #0]
 800be20:	4602      	mov	r2, r0
 800be22:	f013 0007 	ands.w	r0, r3, #7
 800be26:	d00b      	beq.n	800be40 <__lo0bits+0x22>
 800be28:	07d9      	lsls	r1, r3, #31
 800be2a:	d421      	bmi.n	800be70 <__lo0bits+0x52>
 800be2c:	0798      	lsls	r0, r3, #30
 800be2e:	bf49      	itett	mi
 800be30:	085b      	lsrmi	r3, r3, #1
 800be32:	089b      	lsrpl	r3, r3, #2
 800be34:	2001      	movmi	r0, #1
 800be36:	6013      	strmi	r3, [r2, #0]
 800be38:	bf5c      	itt	pl
 800be3a:	2002      	movpl	r0, #2
 800be3c:	6013      	strpl	r3, [r2, #0]
 800be3e:	4770      	bx	lr
 800be40:	b299      	uxth	r1, r3
 800be42:	b909      	cbnz	r1, 800be48 <__lo0bits+0x2a>
 800be44:	2010      	movs	r0, #16
 800be46:	0c1b      	lsrs	r3, r3, #16
 800be48:	b2d9      	uxtb	r1, r3
 800be4a:	b909      	cbnz	r1, 800be50 <__lo0bits+0x32>
 800be4c:	3008      	adds	r0, #8
 800be4e:	0a1b      	lsrs	r3, r3, #8
 800be50:	0719      	lsls	r1, r3, #28
 800be52:	bf04      	itt	eq
 800be54:	091b      	lsreq	r3, r3, #4
 800be56:	3004      	addeq	r0, #4
 800be58:	0799      	lsls	r1, r3, #30
 800be5a:	bf04      	itt	eq
 800be5c:	089b      	lsreq	r3, r3, #2
 800be5e:	3002      	addeq	r0, #2
 800be60:	07d9      	lsls	r1, r3, #31
 800be62:	d403      	bmi.n	800be6c <__lo0bits+0x4e>
 800be64:	085b      	lsrs	r3, r3, #1
 800be66:	f100 0001 	add.w	r0, r0, #1
 800be6a:	d003      	beq.n	800be74 <__lo0bits+0x56>
 800be6c:	6013      	str	r3, [r2, #0]
 800be6e:	4770      	bx	lr
 800be70:	2000      	movs	r0, #0
 800be72:	4770      	bx	lr
 800be74:	2020      	movs	r0, #32
 800be76:	4770      	bx	lr

0800be78 <__i2b>:
 800be78:	b510      	push	{r4, lr}
 800be7a:	460c      	mov	r4, r1
 800be7c:	2101      	movs	r1, #1
 800be7e:	f7ff febd 	bl	800bbfc <_Balloc>
 800be82:	4602      	mov	r2, r0
 800be84:	b928      	cbnz	r0, 800be92 <__i2b+0x1a>
 800be86:	f240 1145 	movw	r1, #325	@ 0x145
 800be8a:	4b04      	ldr	r3, [pc, #16]	@ (800be9c <__i2b+0x24>)
 800be8c:	4804      	ldr	r0, [pc, #16]	@ (800bea0 <__i2b+0x28>)
 800be8e:	f7fd fcfb 	bl	8009888 <__assert_func>
 800be92:	2301      	movs	r3, #1
 800be94:	6144      	str	r4, [r0, #20]
 800be96:	6103      	str	r3, [r0, #16]
 800be98:	bd10      	pop	{r4, pc}
 800be9a:	bf00      	nop
 800be9c:	0800eda9 	.word	0x0800eda9
 800bea0:	0800edba 	.word	0x0800edba

0800bea4 <__multiply>:
 800bea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bea8:	4617      	mov	r7, r2
 800beaa:	690a      	ldr	r2, [r1, #16]
 800beac:	693b      	ldr	r3, [r7, #16]
 800beae:	4689      	mov	r9, r1
 800beb0:	429a      	cmp	r2, r3
 800beb2:	bfa2      	ittt	ge
 800beb4:	463b      	movge	r3, r7
 800beb6:	460f      	movge	r7, r1
 800beb8:	4699      	movge	r9, r3
 800beba:	693d      	ldr	r5, [r7, #16]
 800bebc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	6879      	ldr	r1, [r7, #4]
 800bec4:	eb05 060a 	add.w	r6, r5, sl
 800bec8:	42b3      	cmp	r3, r6
 800beca:	b085      	sub	sp, #20
 800becc:	bfb8      	it	lt
 800bece:	3101      	addlt	r1, #1
 800bed0:	f7ff fe94 	bl	800bbfc <_Balloc>
 800bed4:	b930      	cbnz	r0, 800bee4 <__multiply+0x40>
 800bed6:	4602      	mov	r2, r0
 800bed8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bedc:	4b40      	ldr	r3, [pc, #256]	@ (800bfe0 <__multiply+0x13c>)
 800bede:	4841      	ldr	r0, [pc, #260]	@ (800bfe4 <__multiply+0x140>)
 800bee0:	f7fd fcd2 	bl	8009888 <__assert_func>
 800bee4:	f100 0414 	add.w	r4, r0, #20
 800bee8:	4623      	mov	r3, r4
 800beea:	2200      	movs	r2, #0
 800beec:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bef0:	4573      	cmp	r3, lr
 800bef2:	d320      	bcc.n	800bf36 <__multiply+0x92>
 800bef4:	f107 0814 	add.w	r8, r7, #20
 800bef8:	f109 0114 	add.w	r1, r9, #20
 800befc:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bf00:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bf04:	9302      	str	r3, [sp, #8]
 800bf06:	1beb      	subs	r3, r5, r7
 800bf08:	3b15      	subs	r3, #21
 800bf0a:	f023 0303 	bic.w	r3, r3, #3
 800bf0e:	3304      	adds	r3, #4
 800bf10:	3715      	adds	r7, #21
 800bf12:	42bd      	cmp	r5, r7
 800bf14:	bf38      	it	cc
 800bf16:	2304      	movcc	r3, #4
 800bf18:	9301      	str	r3, [sp, #4]
 800bf1a:	9b02      	ldr	r3, [sp, #8]
 800bf1c:	9103      	str	r1, [sp, #12]
 800bf1e:	428b      	cmp	r3, r1
 800bf20:	d80c      	bhi.n	800bf3c <__multiply+0x98>
 800bf22:	2e00      	cmp	r6, #0
 800bf24:	dd03      	ble.n	800bf2e <__multiply+0x8a>
 800bf26:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d055      	beq.n	800bfda <__multiply+0x136>
 800bf2e:	6106      	str	r6, [r0, #16]
 800bf30:	b005      	add	sp, #20
 800bf32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf36:	f843 2b04 	str.w	r2, [r3], #4
 800bf3a:	e7d9      	b.n	800bef0 <__multiply+0x4c>
 800bf3c:	f8b1 a000 	ldrh.w	sl, [r1]
 800bf40:	f1ba 0f00 	cmp.w	sl, #0
 800bf44:	d01f      	beq.n	800bf86 <__multiply+0xe2>
 800bf46:	46c4      	mov	ip, r8
 800bf48:	46a1      	mov	r9, r4
 800bf4a:	2700      	movs	r7, #0
 800bf4c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bf50:	f8d9 3000 	ldr.w	r3, [r9]
 800bf54:	fa1f fb82 	uxth.w	fp, r2
 800bf58:	b29b      	uxth	r3, r3
 800bf5a:	fb0a 330b 	mla	r3, sl, fp, r3
 800bf5e:	443b      	add	r3, r7
 800bf60:	f8d9 7000 	ldr.w	r7, [r9]
 800bf64:	0c12      	lsrs	r2, r2, #16
 800bf66:	0c3f      	lsrs	r7, r7, #16
 800bf68:	fb0a 7202 	mla	r2, sl, r2, r7
 800bf6c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bf70:	b29b      	uxth	r3, r3
 800bf72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf76:	4565      	cmp	r5, ip
 800bf78:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bf7c:	f849 3b04 	str.w	r3, [r9], #4
 800bf80:	d8e4      	bhi.n	800bf4c <__multiply+0xa8>
 800bf82:	9b01      	ldr	r3, [sp, #4]
 800bf84:	50e7      	str	r7, [r4, r3]
 800bf86:	9b03      	ldr	r3, [sp, #12]
 800bf88:	3104      	adds	r1, #4
 800bf8a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bf8e:	f1b9 0f00 	cmp.w	r9, #0
 800bf92:	d020      	beq.n	800bfd6 <__multiply+0x132>
 800bf94:	4647      	mov	r7, r8
 800bf96:	46a4      	mov	ip, r4
 800bf98:	f04f 0a00 	mov.w	sl, #0
 800bf9c:	6823      	ldr	r3, [r4, #0]
 800bf9e:	f8b7 b000 	ldrh.w	fp, [r7]
 800bfa2:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bfa6:	b29b      	uxth	r3, r3
 800bfa8:	fb09 220b 	mla	r2, r9, fp, r2
 800bfac:	4452      	add	r2, sl
 800bfae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bfb2:	f84c 3b04 	str.w	r3, [ip], #4
 800bfb6:	f857 3b04 	ldr.w	r3, [r7], #4
 800bfba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bfbe:	f8bc 3000 	ldrh.w	r3, [ip]
 800bfc2:	42bd      	cmp	r5, r7
 800bfc4:	fb09 330a 	mla	r3, r9, sl, r3
 800bfc8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bfcc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bfd0:	d8e5      	bhi.n	800bf9e <__multiply+0xfa>
 800bfd2:	9a01      	ldr	r2, [sp, #4]
 800bfd4:	50a3      	str	r3, [r4, r2]
 800bfd6:	3404      	adds	r4, #4
 800bfd8:	e79f      	b.n	800bf1a <__multiply+0x76>
 800bfda:	3e01      	subs	r6, #1
 800bfdc:	e7a1      	b.n	800bf22 <__multiply+0x7e>
 800bfde:	bf00      	nop
 800bfe0:	0800eda9 	.word	0x0800eda9
 800bfe4:	0800edba 	.word	0x0800edba

0800bfe8 <__pow5mult>:
 800bfe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfec:	4615      	mov	r5, r2
 800bfee:	f012 0203 	ands.w	r2, r2, #3
 800bff2:	4607      	mov	r7, r0
 800bff4:	460e      	mov	r6, r1
 800bff6:	d007      	beq.n	800c008 <__pow5mult+0x20>
 800bff8:	4c25      	ldr	r4, [pc, #148]	@ (800c090 <__pow5mult+0xa8>)
 800bffa:	3a01      	subs	r2, #1
 800bffc:	2300      	movs	r3, #0
 800bffe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c002:	f7ff fe5d 	bl	800bcc0 <__multadd>
 800c006:	4606      	mov	r6, r0
 800c008:	10ad      	asrs	r5, r5, #2
 800c00a:	d03d      	beq.n	800c088 <__pow5mult+0xa0>
 800c00c:	69fc      	ldr	r4, [r7, #28]
 800c00e:	b97c      	cbnz	r4, 800c030 <__pow5mult+0x48>
 800c010:	2010      	movs	r0, #16
 800c012:	f7ff fd3d 	bl	800ba90 <malloc>
 800c016:	4602      	mov	r2, r0
 800c018:	61f8      	str	r0, [r7, #28]
 800c01a:	b928      	cbnz	r0, 800c028 <__pow5mult+0x40>
 800c01c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c020:	4b1c      	ldr	r3, [pc, #112]	@ (800c094 <__pow5mult+0xac>)
 800c022:	481d      	ldr	r0, [pc, #116]	@ (800c098 <__pow5mult+0xb0>)
 800c024:	f7fd fc30 	bl	8009888 <__assert_func>
 800c028:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c02c:	6004      	str	r4, [r0, #0]
 800c02e:	60c4      	str	r4, [r0, #12]
 800c030:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c034:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c038:	b94c      	cbnz	r4, 800c04e <__pow5mult+0x66>
 800c03a:	f240 2171 	movw	r1, #625	@ 0x271
 800c03e:	4638      	mov	r0, r7
 800c040:	f7ff ff1a 	bl	800be78 <__i2b>
 800c044:	2300      	movs	r3, #0
 800c046:	4604      	mov	r4, r0
 800c048:	f8c8 0008 	str.w	r0, [r8, #8]
 800c04c:	6003      	str	r3, [r0, #0]
 800c04e:	f04f 0900 	mov.w	r9, #0
 800c052:	07eb      	lsls	r3, r5, #31
 800c054:	d50a      	bpl.n	800c06c <__pow5mult+0x84>
 800c056:	4631      	mov	r1, r6
 800c058:	4622      	mov	r2, r4
 800c05a:	4638      	mov	r0, r7
 800c05c:	f7ff ff22 	bl	800bea4 <__multiply>
 800c060:	4680      	mov	r8, r0
 800c062:	4631      	mov	r1, r6
 800c064:	4638      	mov	r0, r7
 800c066:	f7ff fe09 	bl	800bc7c <_Bfree>
 800c06a:	4646      	mov	r6, r8
 800c06c:	106d      	asrs	r5, r5, #1
 800c06e:	d00b      	beq.n	800c088 <__pow5mult+0xa0>
 800c070:	6820      	ldr	r0, [r4, #0]
 800c072:	b938      	cbnz	r0, 800c084 <__pow5mult+0x9c>
 800c074:	4622      	mov	r2, r4
 800c076:	4621      	mov	r1, r4
 800c078:	4638      	mov	r0, r7
 800c07a:	f7ff ff13 	bl	800bea4 <__multiply>
 800c07e:	6020      	str	r0, [r4, #0]
 800c080:	f8c0 9000 	str.w	r9, [r0]
 800c084:	4604      	mov	r4, r0
 800c086:	e7e4      	b.n	800c052 <__pow5mult+0x6a>
 800c088:	4630      	mov	r0, r6
 800c08a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c08e:	bf00      	nop
 800c090:	0800eeac 	.word	0x0800eeac
 800c094:	0800ed3a 	.word	0x0800ed3a
 800c098:	0800edba 	.word	0x0800edba

0800c09c <__lshift>:
 800c09c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0a0:	460c      	mov	r4, r1
 800c0a2:	4607      	mov	r7, r0
 800c0a4:	4691      	mov	r9, r2
 800c0a6:	6923      	ldr	r3, [r4, #16]
 800c0a8:	6849      	ldr	r1, [r1, #4]
 800c0aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c0ae:	68a3      	ldr	r3, [r4, #8]
 800c0b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c0b4:	f108 0601 	add.w	r6, r8, #1
 800c0b8:	42b3      	cmp	r3, r6
 800c0ba:	db0b      	blt.n	800c0d4 <__lshift+0x38>
 800c0bc:	4638      	mov	r0, r7
 800c0be:	f7ff fd9d 	bl	800bbfc <_Balloc>
 800c0c2:	4605      	mov	r5, r0
 800c0c4:	b948      	cbnz	r0, 800c0da <__lshift+0x3e>
 800c0c6:	4602      	mov	r2, r0
 800c0c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c0cc:	4b27      	ldr	r3, [pc, #156]	@ (800c16c <__lshift+0xd0>)
 800c0ce:	4828      	ldr	r0, [pc, #160]	@ (800c170 <__lshift+0xd4>)
 800c0d0:	f7fd fbda 	bl	8009888 <__assert_func>
 800c0d4:	3101      	adds	r1, #1
 800c0d6:	005b      	lsls	r3, r3, #1
 800c0d8:	e7ee      	b.n	800c0b8 <__lshift+0x1c>
 800c0da:	2300      	movs	r3, #0
 800c0dc:	f100 0114 	add.w	r1, r0, #20
 800c0e0:	f100 0210 	add.w	r2, r0, #16
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	4553      	cmp	r3, sl
 800c0e8:	db33      	blt.n	800c152 <__lshift+0xb6>
 800c0ea:	6920      	ldr	r0, [r4, #16]
 800c0ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c0f0:	f104 0314 	add.w	r3, r4, #20
 800c0f4:	f019 091f 	ands.w	r9, r9, #31
 800c0f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c0fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c100:	d02b      	beq.n	800c15a <__lshift+0xbe>
 800c102:	468a      	mov	sl, r1
 800c104:	2200      	movs	r2, #0
 800c106:	f1c9 0e20 	rsb	lr, r9, #32
 800c10a:	6818      	ldr	r0, [r3, #0]
 800c10c:	fa00 f009 	lsl.w	r0, r0, r9
 800c110:	4310      	orrs	r0, r2
 800c112:	f84a 0b04 	str.w	r0, [sl], #4
 800c116:	f853 2b04 	ldr.w	r2, [r3], #4
 800c11a:	459c      	cmp	ip, r3
 800c11c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c120:	d8f3      	bhi.n	800c10a <__lshift+0x6e>
 800c122:	ebac 0304 	sub.w	r3, ip, r4
 800c126:	3b15      	subs	r3, #21
 800c128:	f023 0303 	bic.w	r3, r3, #3
 800c12c:	3304      	adds	r3, #4
 800c12e:	f104 0015 	add.w	r0, r4, #21
 800c132:	4560      	cmp	r0, ip
 800c134:	bf88      	it	hi
 800c136:	2304      	movhi	r3, #4
 800c138:	50ca      	str	r2, [r1, r3]
 800c13a:	b10a      	cbz	r2, 800c140 <__lshift+0xa4>
 800c13c:	f108 0602 	add.w	r6, r8, #2
 800c140:	3e01      	subs	r6, #1
 800c142:	4638      	mov	r0, r7
 800c144:	4621      	mov	r1, r4
 800c146:	612e      	str	r6, [r5, #16]
 800c148:	f7ff fd98 	bl	800bc7c <_Bfree>
 800c14c:	4628      	mov	r0, r5
 800c14e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c152:	f842 0f04 	str.w	r0, [r2, #4]!
 800c156:	3301      	adds	r3, #1
 800c158:	e7c5      	b.n	800c0e6 <__lshift+0x4a>
 800c15a:	3904      	subs	r1, #4
 800c15c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c160:	459c      	cmp	ip, r3
 800c162:	f841 2f04 	str.w	r2, [r1, #4]!
 800c166:	d8f9      	bhi.n	800c15c <__lshift+0xc0>
 800c168:	e7ea      	b.n	800c140 <__lshift+0xa4>
 800c16a:	bf00      	nop
 800c16c:	0800eda9 	.word	0x0800eda9
 800c170:	0800edba 	.word	0x0800edba

0800c174 <__mcmp>:
 800c174:	4603      	mov	r3, r0
 800c176:	690a      	ldr	r2, [r1, #16]
 800c178:	6900      	ldr	r0, [r0, #16]
 800c17a:	b530      	push	{r4, r5, lr}
 800c17c:	1a80      	subs	r0, r0, r2
 800c17e:	d10e      	bne.n	800c19e <__mcmp+0x2a>
 800c180:	3314      	adds	r3, #20
 800c182:	3114      	adds	r1, #20
 800c184:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c188:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c18c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c190:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c194:	4295      	cmp	r5, r2
 800c196:	d003      	beq.n	800c1a0 <__mcmp+0x2c>
 800c198:	d205      	bcs.n	800c1a6 <__mcmp+0x32>
 800c19a:	f04f 30ff 	mov.w	r0, #4294967295
 800c19e:	bd30      	pop	{r4, r5, pc}
 800c1a0:	42a3      	cmp	r3, r4
 800c1a2:	d3f3      	bcc.n	800c18c <__mcmp+0x18>
 800c1a4:	e7fb      	b.n	800c19e <__mcmp+0x2a>
 800c1a6:	2001      	movs	r0, #1
 800c1a8:	e7f9      	b.n	800c19e <__mcmp+0x2a>
	...

0800c1ac <__mdiff>:
 800c1ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1b0:	4689      	mov	r9, r1
 800c1b2:	4606      	mov	r6, r0
 800c1b4:	4611      	mov	r1, r2
 800c1b6:	4648      	mov	r0, r9
 800c1b8:	4614      	mov	r4, r2
 800c1ba:	f7ff ffdb 	bl	800c174 <__mcmp>
 800c1be:	1e05      	subs	r5, r0, #0
 800c1c0:	d112      	bne.n	800c1e8 <__mdiff+0x3c>
 800c1c2:	4629      	mov	r1, r5
 800c1c4:	4630      	mov	r0, r6
 800c1c6:	f7ff fd19 	bl	800bbfc <_Balloc>
 800c1ca:	4602      	mov	r2, r0
 800c1cc:	b928      	cbnz	r0, 800c1da <__mdiff+0x2e>
 800c1ce:	f240 2137 	movw	r1, #567	@ 0x237
 800c1d2:	4b3e      	ldr	r3, [pc, #248]	@ (800c2cc <__mdiff+0x120>)
 800c1d4:	483e      	ldr	r0, [pc, #248]	@ (800c2d0 <__mdiff+0x124>)
 800c1d6:	f7fd fb57 	bl	8009888 <__assert_func>
 800c1da:	2301      	movs	r3, #1
 800c1dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c1e0:	4610      	mov	r0, r2
 800c1e2:	b003      	add	sp, #12
 800c1e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1e8:	bfbc      	itt	lt
 800c1ea:	464b      	movlt	r3, r9
 800c1ec:	46a1      	movlt	r9, r4
 800c1ee:	4630      	mov	r0, r6
 800c1f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c1f4:	bfba      	itte	lt
 800c1f6:	461c      	movlt	r4, r3
 800c1f8:	2501      	movlt	r5, #1
 800c1fa:	2500      	movge	r5, #0
 800c1fc:	f7ff fcfe 	bl	800bbfc <_Balloc>
 800c200:	4602      	mov	r2, r0
 800c202:	b918      	cbnz	r0, 800c20c <__mdiff+0x60>
 800c204:	f240 2145 	movw	r1, #581	@ 0x245
 800c208:	4b30      	ldr	r3, [pc, #192]	@ (800c2cc <__mdiff+0x120>)
 800c20a:	e7e3      	b.n	800c1d4 <__mdiff+0x28>
 800c20c:	f100 0b14 	add.w	fp, r0, #20
 800c210:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c214:	f109 0310 	add.w	r3, r9, #16
 800c218:	60c5      	str	r5, [r0, #12]
 800c21a:	f04f 0c00 	mov.w	ip, #0
 800c21e:	f109 0514 	add.w	r5, r9, #20
 800c222:	46d9      	mov	r9, fp
 800c224:	6926      	ldr	r6, [r4, #16]
 800c226:	f104 0e14 	add.w	lr, r4, #20
 800c22a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c22e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c232:	9301      	str	r3, [sp, #4]
 800c234:	9b01      	ldr	r3, [sp, #4]
 800c236:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c23a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c23e:	b281      	uxth	r1, r0
 800c240:	9301      	str	r3, [sp, #4]
 800c242:	fa1f f38a 	uxth.w	r3, sl
 800c246:	1a5b      	subs	r3, r3, r1
 800c248:	0c00      	lsrs	r0, r0, #16
 800c24a:	4463      	add	r3, ip
 800c24c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c250:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c254:	b29b      	uxth	r3, r3
 800c256:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c25a:	4576      	cmp	r6, lr
 800c25c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c260:	f849 3b04 	str.w	r3, [r9], #4
 800c264:	d8e6      	bhi.n	800c234 <__mdiff+0x88>
 800c266:	1b33      	subs	r3, r6, r4
 800c268:	3b15      	subs	r3, #21
 800c26a:	f023 0303 	bic.w	r3, r3, #3
 800c26e:	3415      	adds	r4, #21
 800c270:	3304      	adds	r3, #4
 800c272:	42a6      	cmp	r6, r4
 800c274:	bf38      	it	cc
 800c276:	2304      	movcc	r3, #4
 800c278:	441d      	add	r5, r3
 800c27a:	445b      	add	r3, fp
 800c27c:	461e      	mov	r6, r3
 800c27e:	462c      	mov	r4, r5
 800c280:	4544      	cmp	r4, r8
 800c282:	d30e      	bcc.n	800c2a2 <__mdiff+0xf6>
 800c284:	f108 0103 	add.w	r1, r8, #3
 800c288:	1b49      	subs	r1, r1, r5
 800c28a:	f021 0103 	bic.w	r1, r1, #3
 800c28e:	3d03      	subs	r5, #3
 800c290:	45a8      	cmp	r8, r5
 800c292:	bf38      	it	cc
 800c294:	2100      	movcc	r1, #0
 800c296:	440b      	add	r3, r1
 800c298:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c29c:	b199      	cbz	r1, 800c2c6 <__mdiff+0x11a>
 800c29e:	6117      	str	r7, [r2, #16]
 800c2a0:	e79e      	b.n	800c1e0 <__mdiff+0x34>
 800c2a2:	46e6      	mov	lr, ip
 800c2a4:	f854 1b04 	ldr.w	r1, [r4], #4
 800c2a8:	fa1f fc81 	uxth.w	ip, r1
 800c2ac:	44f4      	add	ip, lr
 800c2ae:	0c08      	lsrs	r0, r1, #16
 800c2b0:	4471      	add	r1, lr
 800c2b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c2b6:	b289      	uxth	r1, r1
 800c2b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c2bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c2c0:	f846 1b04 	str.w	r1, [r6], #4
 800c2c4:	e7dc      	b.n	800c280 <__mdiff+0xd4>
 800c2c6:	3f01      	subs	r7, #1
 800c2c8:	e7e6      	b.n	800c298 <__mdiff+0xec>
 800c2ca:	bf00      	nop
 800c2cc:	0800eda9 	.word	0x0800eda9
 800c2d0:	0800edba 	.word	0x0800edba

0800c2d4 <__ulp>:
 800c2d4:	4b0e      	ldr	r3, [pc, #56]	@ (800c310 <__ulp+0x3c>)
 800c2d6:	400b      	ands	r3, r1
 800c2d8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	dc08      	bgt.n	800c2f2 <__ulp+0x1e>
 800c2e0:	425b      	negs	r3, r3
 800c2e2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c2e6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c2ea:	da04      	bge.n	800c2f6 <__ulp+0x22>
 800c2ec:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c2f0:	4113      	asrs	r3, r2
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	e008      	b.n	800c308 <__ulp+0x34>
 800c2f6:	f1a2 0314 	sub.w	r3, r2, #20
 800c2fa:	2b1e      	cmp	r3, #30
 800c2fc:	bfd6      	itet	le
 800c2fe:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c302:	2201      	movgt	r2, #1
 800c304:	40da      	lsrle	r2, r3
 800c306:	2300      	movs	r3, #0
 800c308:	4619      	mov	r1, r3
 800c30a:	4610      	mov	r0, r2
 800c30c:	4770      	bx	lr
 800c30e:	bf00      	nop
 800c310:	7ff00000 	.word	0x7ff00000

0800c314 <__b2d>:
 800c314:	6902      	ldr	r2, [r0, #16]
 800c316:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c318:	f100 0614 	add.w	r6, r0, #20
 800c31c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800c320:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800c324:	4f1e      	ldr	r7, [pc, #120]	@ (800c3a0 <__b2d+0x8c>)
 800c326:	4620      	mov	r0, r4
 800c328:	f7ff fd5a 	bl	800bde0 <__hi0bits>
 800c32c:	4603      	mov	r3, r0
 800c32e:	f1c0 0020 	rsb	r0, r0, #32
 800c332:	2b0a      	cmp	r3, #10
 800c334:	f1a2 0504 	sub.w	r5, r2, #4
 800c338:	6008      	str	r0, [r1, #0]
 800c33a:	dc12      	bgt.n	800c362 <__b2d+0x4e>
 800c33c:	42ae      	cmp	r6, r5
 800c33e:	bf2c      	ite	cs
 800c340:	2200      	movcs	r2, #0
 800c342:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800c346:	f1c3 0c0b 	rsb	ip, r3, #11
 800c34a:	3315      	adds	r3, #21
 800c34c:	fa24 fe0c 	lsr.w	lr, r4, ip
 800c350:	fa04 f303 	lsl.w	r3, r4, r3
 800c354:	fa22 f20c 	lsr.w	r2, r2, ip
 800c358:	ea4e 0107 	orr.w	r1, lr, r7
 800c35c:	431a      	orrs	r2, r3
 800c35e:	4610      	mov	r0, r2
 800c360:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c362:	42ae      	cmp	r6, r5
 800c364:	bf36      	itet	cc
 800c366:	f1a2 0508 	subcc.w	r5, r2, #8
 800c36a:	2200      	movcs	r2, #0
 800c36c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800c370:	3b0b      	subs	r3, #11
 800c372:	d012      	beq.n	800c39a <__b2d+0x86>
 800c374:	f1c3 0720 	rsb	r7, r3, #32
 800c378:	fa22 f107 	lsr.w	r1, r2, r7
 800c37c:	409c      	lsls	r4, r3
 800c37e:	430c      	orrs	r4, r1
 800c380:	42b5      	cmp	r5, r6
 800c382:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800c386:	bf94      	ite	ls
 800c388:	2400      	movls	r4, #0
 800c38a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800c38e:	409a      	lsls	r2, r3
 800c390:	40fc      	lsrs	r4, r7
 800c392:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800c396:	4322      	orrs	r2, r4
 800c398:	e7e1      	b.n	800c35e <__b2d+0x4a>
 800c39a:	ea44 0107 	orr.w	r1, r4, r7
 800c39e:	e7de      	b.n	800c35e <__b2d+0x4a>
 800c3a0:	3ff00000 	.word	0x3ff00000

0800c3a4 <__d2b>:
 800c3a4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800c3a8:	2101      	movs	r1, #1
 800c3aa:	4690      	mov	r8, r2
 800c3ac:	4699      	mov	r9, r3
 800c3ae:	9e08      	ldr	r6, [sp, #32]
 800c3b0:	f7ff fc24 	bl	800bbfc <_Balloc>
 800c3b4:	4604      	mov	r4, r0
 800c3b6:	b930      	cbnz	r0, 800c3c6 <__d2b+0x22>
 800c3b8:	4602      	mov	r2, r0
 800c3ba:	f240 310f 	movw	r1, #783	@ 0x30f
 800c3be:	4b23      	ldr	r3, [pc, #140]	@ (800c44c <__d2b+0xa8>)
 800c3c0:	4823      	ldr	r0, [pc, #140]	@ (800c450 <__d2b+0xac>)
 800c3c2:	f7fd fa61 	bl	8009888 <__assert_func>
 800c3c6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c3ca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c3ce:	b10d      	cbz	r5, 800c3d4 <__d2b+0x30>
 800c3d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c3d4:	9301      	str	r3, [sp, #4]
 800c3d6:	f1b8 0300 	subs.w	r3, r8, #0
 800c3da:	d024      	beq.n	800c426 <__d2b+0x82>
 800c3dc:	4668      	mov	r0, sp
 800c3de:	9300      	str	r3, [sp, #0]
 800c3e0:	f7ff fd1d 	bl	800be1e <__lo0bits>
 800c3e4:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c3e8:	b1d8      	cbz	r0, 800c422 <__d2b+0x7e>
 800c3ea:	f1c0 0320 	rsb	r3, r0, #32
 800c3ee:	fa02 f303 	lsl.w	r3, r2, r3
 800c3f2:	430b      	orrs	r3, r1
 800c3f4:	40c2      	lsrs	r2, r0
 800c3f6:	6163      	str	r3, [r4, #20]
 800c3f8:	9201      	str	r2, [sp, #4]
 800c3fa:	9b01      	ldr	r3, [sp, #4]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	bf0c      	ite	eq
 800c400:	2201      	moveq	r2, #1
 800c402:	2202      	movne	r2, #2
 800c404:	61a3      	str	r3, [r4, #24]
 800c406:	6122      	str	r2, [r4, #16]
 800c408:	b1ad      	cbz	r5, 800c436 <__d2b+0x92>
 800c40a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c40e:	4405      	add	r5, r0
 800c410:	6035      	str	r5, [r6, #0]
 800c412:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c416:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c418:	6018      	str	r0, [r3, #0]
 800c41a:	4620      	mov	r0, r4
 800c41c:	b002      	add	sp, #8
 800c41e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800c422:	6161      	str	r1, [r4, #20]
 800c424:	e7e9      	b.n	800c3fa <__d2b+0x56>
 800c426:	a801      	add	r0, sp, #4
 800c428:	f7ff fcf9 	bl	800be1e <__lo0bits>
 800c42c:	9b01      	ldr	r3, [sp, #4]
 800c42e:	2201      	movs	r2, #1
 800c430:	6163      	str	r3, [r4, #20]
 800c432:	3020      	adds	r0, #32
 800c434:	e7e7      	b.n	800c406 <__d2b+0x62>
 800c436:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c43a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c43e:	6030      	str	r0, [r6, #0]
 800c440:	6918      	ldr	r0, [r3, #16]
 800c442:	f7ff fccd 	bl	800bde0 <__hi0bits>
 800c446:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c44a:	e7e4      	b.n	800c416 <__d2b+0x72>
 800c44c:	0800eda9 	.word	0x0800eda9
 800c450:	0800edba 	.word	0x0800edba

0800c454 <__ratio>:
 800c454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c458:	b085      	sub	sp, #20
 800c45a:	e9cd 1000 	strd	r1, r0, [sp]
 800c45e:	a902      	add	r1, sp, #8
 800c460:	f7ff ff58 	bl	800c314 <__b2d>
 800c464:	468b      	mov	fp, r1
 800c466:	4606      	mov	r6, r0
 800c468:	460f      	mov	r7, r1
 800c46a:	9800      	ldr	r0, [sp, #0]
 800c46c:	a903      	add	r1, sp, #12
 800c46e:	f7ff ff51 	bl	800c314 <__b2d>
 800c472:	460d      	mov	r5, r1
 800c474:	9b01      	ldr	r3, [sp, #4]
 800c476:	4689      	mov	r9, r1
 800c478:	6919      	ldr	r1, [r3, #16]
 800c47a:	9b00      	ldr	r3, [sp, #0]
 800c47c:	4604      	mov	r4, r0
 800c47e:	691b      	ldr	r3, [r3, #16]
 800c480:	4630      	mov	r0, r6
 800c482:	1ac9      	subs	r1, r1, r3
 800c484:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c488:	1a9b      	subs	r3, r3, r2
 800c48a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c48e:	2b00      	cmp	r3, #0
 800c490:	bfcd      	iteet	gt
 800c492:	463a      	movgt	r2, r7
 800c494:	462a      	movle	r2, r5
 800c496:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c49a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800c49e:	bfd8      	it	le
 800c4a0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c4a4:	464b      	mov	r3, r9
 800c4a6:	4622      	mov	r2, r4
 800c4a8:	4659      	mov	r1, fp
 800c4aa:	f7f4 f93f 	bl	800072c <__aeabi_ddiv>
 800c4ae:	b005      	add	sp, #20
 800c4b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c4b4 <__copybits>:
 800c4b4:	3901      	subs	r1, #1
 800c4b6:	b570      	push	{r4, r5, r6, lr}
 800c4b8:	1149      	asrs	r1, r1, #5
 800c4ba:	6914      	ldr	r4, [r2, #16]
 800c4bc:	3101      	adds	r1, #1
 800c4be:	f102 0314 	add.w	r3, r2, #20
 800c4c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c4c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c4ca:	1f05      	subs	r5, r0, #4
 800c4cc:	42a3      	cmp	r3, r4
 800c4ce:	d30c      	bcc.n	800c4ea <__copybits+0x36>
 800c4d0:	1aa3      	subs	r3, r4, r2
 800c4d2:	3b11      	subs	r3, #17
 800c4d4:	f023 0303 	bic.w	r3, r3, #3
 800c4d8:	3211      	adds	r2, #17
 800c4da:	42a2      	cmp	r2, r4
 800c4dc:	bf88      	it	hi
 800c4de:	2300      	movhi	r3, #0
 800c4e0:	4418      	add	r0, r3
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	4288      	cmp	r0, r1
 800c4e6:	d305      	bcc.n	800c4f4 <__copybits+0x40>
 800c4e8:	bd70      	pop	{r4, r5, r6, pc}
 800c4ea:	f853 6b04 	ldr.w	r6, [r3], #4
 800c4ee:	f845 6f04 	str.w	r6, [r5, #4]!
 800c4f2:	e7eb      	b.n	800c4cc <__copybits+0x18>
 800c4f4:	f840 3b04 	str.w	r3, [r0], #4
 800c4f8:	e7f4      	b.n	800c4e4 <__copybits+0x30>

0800c4fa <__any_on>:
 800c4fa:	f100 0214 	add.w	r2, r0, #20
 800c4fe:	6900      	ldr	r0, [r0, #16]
 800c500:	114b      	asrs	r3, r1, #5
 800c502:	4298      	cmp	r0, r3
 800c504:	b510      	push	{r4, lr}
 800c506:	db11      	blt.n	800c52c <__any_on+0x32>
 800c508:	dd0a      	ble.n	800c520 <__any_on+0x26>
 800c50a:	f011 011f 	ands.w	r1, r1, #31
 800c50e:	d007      	beq.n	800c520 <__any_on+0x26>
 800c510:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c514:	fa24 f001 	lsr.w	r0, r4, r1
 800c518:	fa00 f101 	lsl.w	r1, r0, r1
 800c51c:	428c      	cmp	r4, r1
 800c51e:	d10b      	bne.n	800c538 <__any_on+0x3e>
 800c520:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c524:	4293      	cmp	r3, r2
 800c526:	d803      	bhi.n	800c530 <__any_on+0x36>
 800c528:	2000      	movs	r0, #0
 800c52a:	bd10      	pop	{r4, pc}
 800c52c:	4603      	mov	r3, r0
 800c52e:	e7f7      	b.n	800c520 <__any_on+0x26>
 800c530:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c534:	2900      	cmp	r1, #0
 800c536:	d0f5      	beq.n	800c524 <__any_on+0x2a>
 800c538:	2001      	movs	r0, #1
 800c53a:	e7f6      	b.n	800c52a <__any_on+0x30>

0800c53c <sulp>:
 800c53c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c540:	460f      	mov	r7, r1
 800c542:	4690      	mov	r8, r2
 800c544:	f7ff fec6 	bl	800c2d4 <__ulp>
 800c548:	4604      	mov	r4, r0
 800c54a:	460d      	mov	r5, r1
 800c54c:	f1b8 0f00 	cmp.w	r8, #0
 800c550:	d011      	beq.n	800c576 <sulp+0x3a>
 800c552:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c556:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	dd0b      	ble.n	800c576 <sulp+0x3a>
 800c55e:	2400      	movs	r4, #0
 800c560:	051b      	lsls	r3, r3, #20
 800c562:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c566:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c56a:	4622      	mov	r2, r4
 800c56c:	462b      	mov	r3, r5
 800c56e:	f7f3 ffb3 	bl	80004d8 <__aeabi_dmul>
 800c572:	4604      	mov	r4, r0
 800c574:	460d      	mov	r5, r1
 800c576:	4620      	mov	r0, r4
 800c578:	4629      	mov	r1, r5
 800c57a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800c580 <_strtod_l>:
 800c580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c584:	b09f      	sub	sp, #124	@ 0x7c
 800c586:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c588:	2200      	movs	r2, #0
 800c58a:	460c      	mov	r4, r1
 800c58c:	921a      	str	r2, [sp, #104]	@ 0x68
 800c58e:	f04f 0a00 	mov.w	sl, #0
 800c592:	f04f 0b00 	mov.w	fp, #0
 800c596:	460a      	mov	r2, r1
 800c598:	9005      	str	r0, [sp, #20]
 800c59a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c59c:	7811      	ldrb	r1, [r2, #0]
 800c59e:	292b      	cmp	r1, #43	@ 0x2b
 800c5a0:	d048      	beq.n	800c634 <_strtod_l+0xb4>
 800c5a2:	d836      	bhi.n	800c612 <_strtod_l+0x92>
 800c5a4:	290d      	cmp	r1, #13
 800c5a6:	d830      	bhi.n	800c60a <_strtod_l+0x8a>
 800c5a8:	2908      	cmp	r1, #8
 800c5aa:	d830      	bhi.n	800c60e <_strtod_l+0x8e>
 800c5ac:	2900      	cmp	r1, #0
 800c5ae:	d039      	beq.n	800c624 <_strtod_l+0xa4>
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	920e      	str	r2, [sp, #56]	@ 0x38
 800c5b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c5b6:	782a      	ldrb	r2, [r5, #0]
 800c5b8:	2a30      	cmp	r2, #48	@ 0x30
 800c5ba:	f040 80b0 	bne.w	800c71e <_strtod_l+0x19e>
 800c5be:	786a      	ldrb	r2, [r5, #1]
 800c5c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c5c4:	2a58      	cmp	r2, #88	@ 0x58
 800c5c6:	d16c      	bne.n	800c6a2 <_strtod_l+0x122>
 800c5c8:	9302      	str	r3, [sp, #8]
 800c5ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c5cc:	4a8f      	ldr	r2, [pc, #572]	@ (800c80c <_strtod_l+0x28c>)
 800c5ce:	9301      	str	r3, [sp, #4]
 800c5d0:	ab1a      	add	r3, sp, #104	@ 0x68
 800c5d2:	9300      	str	r3, [sp, #0]
 800c5d4:	9805      	ldr	r0, [sp, #20]
 800c5d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c5d8:	a919      	add	r1, sp, #100	@ 0x64
 800c5da:	f001 fe7b 	bl	800e2d4 <__gethex>
 800c5de:	f010 060f 	ands.w	r6, r0, #15
 800c5e2:	4604      	mov	r4, r0
 800c5e4:	d005      	beq.n	800c5f2 <_strtod_l+0x72>
 800c5e6:	2e06      	cmp	r6, #6
 800c5e8:	d126      	bne.n	800c638 <_strtod_l+0xb8>
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	3501      	adds	r5, #1
 800c5ee:	9519      	str	r5, [sp, #100]	@ 0x64
 800c5f0:	930e      	str	r3, [sp, #56]	@ 0x38
 800c5f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	f040 8582 	bne.w	800d0fe <_strtod_l+0xb7e>
 800c5fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c5fc:	b1bb      	cbz	r3, 800c62e <_strtod_l+0xae>
 800c5fe:	4650      	mov	r0, sl
 800c600:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800c604:	b01f      	add	sp, #124	@ 0x7c
 800c606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c60a:	2920      	cmp	r1, #32
 800c60c:	d1d0      	bne.n	800c5b0 <_strtod_l+0x30>
 800c60e:	3201      	adds	r2, #1
 800c610:	e7c3      	b.n	800c59a <_strtod_l+0x1a>
 800c612:	292d      	cmp	r1, #45	@ 0x2d
 800c614:	d1cc      	bne.n	800c5b0 <_strtod_l+0x30>
 800c616:	2101      	movs	r1, #1
 800c618:	910e      	str	r1, [sp, #56]	@ 0x38
 800c61a:	1c51      	adds	r1, r2, #1
 800c61c:	9119      	str	r1, [sp, #100]	@ 0x64
 800c61e:	7852      	ldrb	r2, [r2, #1]
 800c620:	2a00      	cmp	r2, #0
 800c622:	d1c7      	bne.n	800c5b4 <_strtod_l+0x34>
 800c624:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c626:	9419      	str	r4, [sp, #100]	@ 0x64
 800c628:	2b00      	cmp	r3, #0
 800c62a:	f040 8566 	bne.w	800d0fa <_strtod_l+0xb7a>
 800c62e:	4650      	mov	r0, sl
 800c630:	4659      	mov	r1, fp
 800c632:	e7e7      	b.n	800c604 <_strtod_l+0x84>
 800c634:	2100      	movs	r1, #0
 800c636:	e7ef      	b.n	800c618 <_strtod_l+0x98>
 800c638:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c63a:	b13a      	cbz	r2, 800c64c <_strtod_l+0xcc>
 800c63c:	2135      	movs	r1, #53	@ 0x35
 800c63e:	a81c      	add	r0, sp, #112	@ 0x70
 800c640:	f7ff ff38 	bl	800c4b4 <__copybits>
 800c644:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c646:	9805      	ldr	r0, [sp, #20]
 800c648:	f7ff fb18 	bl	800bc7c <_Bfree>
 800c64c:	3e01      	subs	r6, #1
 800c64e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c650:	2e04      	cmp	r6, #4
 800c652:	d806      	bhi.n	800c662 <_strtod_l+0xe2>
 800c654:	e8df f006 	tbb	[pc, r6]
 800c658:	201d0314 	.word	0x201d0314
 800c65c:	14          	.byte	0x14
 800c65d:	00          	.byte	0x00
 800c65e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c662:	05e1      	lsls	r1, r4, #23
 800c664:	bf48      	it	mi
 800c666:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c66a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c66e:	0d1b      	lsrs	r3, r3, #20
 800c670:	051b      	lsls	r3, r3, #20
 800c672:	2b00      	cmp	r3, #0
 800c674:	d1bd      	bne.n	800c5f2 <_strtod_l+0x72>
 800c676:	f7fe fb11 	bl	800ac9c <__errno>
 800c67a:	2322      	movs	r3, #34	@ 0x22
 800c67c:	6003      	str	r3, [r0, #0]
 800c67e:	e7b8      	b.n	800c5f2 <_strtod_l+0x72>
 800c680:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c684:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c688:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c68c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c690:	e7e7      	b.n	800c662 <_strtod_l+0xe2>
 800c692:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800c810 <_strtod_l+0x290>
 800c696:	e7e4      	b.n	800c662 <_strtod_l+0xe2>
 800c698:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c69c:	f04f 3aff 	mov.w	sl, #4294967295
 800c6a0:	e7df      	b.n	800c662 <_strtod_l+0xe2>
 800c6a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c6a4:	1c5a      	adds	r2, r3, #1
 800c6a6:	9219      	str	r2, [sp, #100]	@ 0x64
 800c6a8:	785b      	ldrb	r3, [r3, #1]
 800c6aa:	2b30      	cmp	r3, #48	@ 0x30
 800c6ac:	d0f9      	beq.n	800c6a2 <_strtod_l+0x122>
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d09f      	beq.n	800c5f2 <_strtod_l+0x72>
 800c6b2:	2301      	movs	r3, #1
 800c6b4:	2700      	movs	r7, #0
 800c6b6:	220a      	movs	r2, #10
 800c6b8:	46b9      	mov	r9, r7
 800c6ba:	9308      	str	r3, [sp, #32]
 800c6bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c6be:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c6c0:	930c      	str	r3, [sp, #48]	@ 0x30
 800c6c2:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c6c4:	7805      	ldrb	r5, [r0, #0]
 800c6c6:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c6ca:	b2d9      	uxtb	r1, r3
 800c6cc:	2909      	cmp	r1, #9
 800c6ce:	d928      	bls.n	800c722 <_strtod_l+0x1a2>
 800c6d0:	2201      	movs	r2, #1
 800c6d2:	4950      	ldr	r1, [pc, #320]	@ (800c814 <_strtod_l+0x294>)
 800c6d4:	f001 fcf4 	bl	800e0c0 <strncmp>
 800c6d8:	2800      	cmp	r0, #0
 800c6da:	d032      	beq.n	800c742 <_strtod_l+0x1c2>
 800c6dc:	2000      	movs	r0, #0
 800c6de:	462a      	mov	r2, r5
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	464d      	mov	r5, r9
 800c6e4:	900a      	str	r0, [sp, #40]	@ 0x28
 800c6e6:	2a65      	cmp	r2, #101	@ 0x65
 800c6e8:	d001      	beq.n	800c6ee <_strtod_l+0x16e>
 800c6ea:	2a45      	cmp	r2, #69	@ 0x45
 800c6ec:	d114      	bne.n	800c718 <_strtod_l+0x198>
 800c6ee:	b91d      	cbnz	r5, 800c6f8 <_strtod_l+0x178>
 800c6f0:	9a08      	ldr	r2, [sp, #32]
 800c6f2:	4302      	orrs	r2, r0
 800c6f4:	d096      	beq.n	800c624 <_strtod_l+0xa4>
 800c6f6:	2500      	movs	r5, #0
 800c6f8:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c6fa:	1c62      	adds	r2, r4, #1
 800c6fc:	9219      	str	r2, [sp, #100]	@ 0x64
 800c6fe:	7862      	ldrb	r2, [r4, #1]
 800c700:	2a2b      	cmp	r2, #43	@ 0x2b
 800c702:	d07a      	beq.n	800c7fa <_strtod_l+0x27a>
 800c704:	2a2d      	cmp	r2, #45	@ 0x2d
 800c706:	d07e      	beq.n	800c806 <_strtod_l+0x286>
 800c708:	f04f 0c00 	mov.w	ip, #0
 800c70c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c710:	2909      	cmp	r1, #9
 800c712:	f240 8085 	bls.w	800c820 <_strtod_l+0x2a0>
 800c716:	9419      	str	r4, [sp, #100]	@ 0x64
 800c718:	f04f 0800 	mov.w	r8, #0
 800c71c:	e0a5      	b.n	800c86a <_strtod_l+0x2ea>
 800c71e:	2300      	movs	r3, #0
 800c720:	e7c8      	b.n	800c6b4 <_strtod_l+0x134>
 800c722:	f1b9 0f08 	cmp.w	r9, #8
 800c726:	bfd8      	it	le
 800c728:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c72a:	f100 0001 	add.w	r0, r0, #1
 800c72e:	bfd6      	itet	le
 800c730:	fb02 3301 	mlale	r3, r2, r1, r3
 800c734:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c738:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c73a:	f109 0901 	add.w	r9, r9, #1
 800c73e:	9019      	str	r0, [sp, #100]	@ 0x64
 800c740:	e7bf      	b.n	800c6c2 <_strtod_l+0x142>
 800c742:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c744:	1c5a      	adds	r2, r3, #1
 800c746:	9219      	str	r2, [sp, #100]	@ 0x64
 800c748:	785a      	ldrb	r2, [r3, #1]
 800c74a:	f1b9 0f00 	cmp.w	r9, #0
 800c74e:	d03b      	beq.n	800c7c8 <_strtod_l+0x248>
 800c750:	464d      	mov	r5, r9
 800c752:	900a      	str	r0, [sp, #40]	@ 0x28
 800c754:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c758:	2b09      	cmp	r3, #9
 800c75a:	d912      	bls.n	800c782 <_strtod_l+0x202>
 800c75c:	2301      	movs	r3, #1
 800c75e:	e7c2      	b.n	800c6e6 <_strtod_l+0x166>
 800c760:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c762:	3001      	adds	r0, #1
 800c764:	1c5a      	adds	r2, r3, #1
 800c766:	9219      	str	r2, [sp, #100]	@ 0x64
 800c768:	785a      	ldrb	r2, [r3, #1]
 800c76a:	2a30      	cmp	r2, #48	@ 0x30
 800c76c:	d0f8      	beq.n	800c760 <_strtod_l+0x1e0>
 800c76e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c772:	2b08      	cmp	r3, #8
 800c774:	f200 84c8 	bhi.w	800d108 <_strtod_l+0xb88>
 800c778:	900a      	str	r0, [sp, #40]	@ 0x28
 800c77a:	2000      	movs	r0, #0
 800c77c:	4605      	mov	r5, r0
 800c77e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c780:	930c      	str	r3, [sp, #48]	@ 0x30
 800c782:	3a30      	subs	r2, #48	@ 0x30
 800c784:	f100 0301 	add.w	r3, r0, #1
 800c788:	d018      	beq.n	800c7bc <_strtod_l+0x23c>
 800c78a:	462e      	mov	r6, r5
 800c78c:	f04f 0e0a 	mov.w	lr, #10
 800c790:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c792:	4419      	add	r1, r3
 800c794:	910a      	str	r1, [sp, #40]	@ 0x28
 800c796:	1c71      	adds	r1, r6, #1
 800c798:	eba1 0c05 	sub.w	ip, r1, r5
 800c79c:	4563      	cmp	r3, ip
 800c79e:	dc15      	bgt.n	800c7cc <_strtod_l+0x24c>
 800c7a0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c7a4:	182b      	adds	r3, r5, r0
 800c7a6:	2b08      	cmp	r3, #8
 800c7a8:	f105 0501 	add.w	r5, r5, #1
 800c7ac:	4405      	add	r5, r0
 800c7ae:	dc1a      	bgt.n	800c7e6 <_strtod_l+0x266>
 800c7b0:	230a      	movs	r3, #10
 800c7b2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c7b4:	fb03 2301 	mla	r3, r3, r1, r2
 800c7b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c7be:	4618      	mov	r0, r3
 800c7c0:	1c51      	adds	r1, r2, #1
 800c7c2:	9119      	str	r1, [sp, #100]	@ 0x64
 800c7c4:	7852      	ldrb	r2, [r2, #1]
 800c7c6:	e7c5      	b.n	800c754 <_strtod_l+0x1d4>
 800c7c8:	4648      	mov	r0, r9
 800c7ca:	e7ce      	b.n	800c76a <_strtod_l+0x1ea>
 800c7cc:	2e08      	cmp	r6, #8
 800c7ce:	dc05      	bgt.n	800c7dc <_strtod_l+0x25c>
 800c7d0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c7d2:	fb0e f606 	mul.w	r6, lr, r6
 800c7d6:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c7d8:	460e      	mov	r6, r1
 800c7da:	e7dc      	b.n	800c796 <_strtod_l+0x216>
 800c7dc:	2910      	cmp	r1, #16
 800c7de:	bfd8      	it	le
 800c7e0:	fb0e f707 	mulle.w	r7, lr, r7
 800c7e4:	e7f8      	b.n	800c7d8 <_strtod_l+0x258>
 800c7e6:	2b0f      	cmp	r3, #15
 800c7e8:	bfdc      	itt	le
 800c7ea:	230a      	movle	r3, #10
 800c7ec:	fb03 2707 	mlale	r7, r3, r7, r2
 800c7f0:	e7e3      	b.n	800c7ba <_strtod_l+0x23a>
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	930a      	str	r3, [sp, #40]	@ 0x28
 800c7f6:	2301      	movs	r3, #1
 800c7f8:	e77a      	b.n	800c6f0 <_strtod_l+0x170>
 800c7fa:	f04f 0c00 	mov.w	ip, #0
 800c7fe:	1ca2      	adds	r2, r4, #2
 800c800:	9219      	str	r2, [sp, #100]	@ 0x64
 800c802:	78a2      	ldrb	r2, [r4, #2]
 800c804:	e782      	b.n	800c70c <_strtod_l+0x18c>
 800c806:	f04f 0c01 	mov.w	ip, #1
 800c80a:	e7f8      	b.n	800c7fe <_strtod_l+0x27e>
 800c80c:	0800efbc 	.word	0x0800efbc
 800c810:	7ff00000 	.word	0x7ff00000
 800c814:	0800ee13 	.word	0x0800ee13
 800c818:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c81a:	1c51      	adds	r1, r2, #1
 800c81c:	9119      	str	r1, [sp, #100]	@ 0x64
 800c81e:	7852      	ldrb	r2, [r2, #1]
 800c820:	2a30      	cmp	r2, #48	@ 0x30
 800c822:	d0f9      	beq.n	800c818 <_strtod_l+0x298>
 800c824:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c828:	2908      	cmp	r1, #8
 800c82a:	f63f af75 	bhi.w	800c718 <_strtod_l+0x198>
 800c82e:	f04f 080a 	mov.w	r8, #10
 800c832:	3a30      	subs	r2, #48	@ 0x30
 800c834:	9209      	str	r2, [sp, #36]	@ 0x24
 800c836:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c838:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c83a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c83c:	1c56      	adds	r6, r2, #1
 800c83e:	9619      	str	r6, [sp, #100]	@ 0x64
 800c840:	7852      	ldrb	r2, [r2, #1]
 800c842:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c846:	f1be 0f09 	cmp.w	lr, #9
 800c84a:	d939      	bls.n	800c8c0 <_strtod_l+0x340>
 800c84c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c84e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c852:	1a76      	subs	r6, r6, r1
 800c854:	2e08      	cmp	r6, #8
 800c856:	dc03      	bgt.n	800c860 <_strtod_l+0x2e0>
 800c858:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c85a:	4588      	cmp	r8, r1
 800c85c:	bfa8      	it	ge
 800c85e:	4688      	movge	r8, r1
 800c860:	f1bc 0f00 	cmp.w	ip, #0
 800c864:	d001      	beq.n	800c86a <_strtod_l+0x2ea>
 800c866:	f1c8 0800 	rsb	r8, r8, #0
 800c86a:	2d00      	cmp	r5, #0
 800c86c:	d14e      	bne.n	800c90c <_strtod_l+0x38c>
 800c86e:	9908      	ldr	r1, [sp, #32]
 800c870:	4308      	orrs	r0, r1
 800c872:	f47f aebe 	bne.w	800c5f2 <_strtod_l+0x72>
 800c876:	2b00      	cmp	r3, #0
 800c878:	f47f aed4 	bne.w	800c624 <_strtod_l+0xa4>
 800c87c:	2a69      	cmp	r2, #105	@ 0x69
 800c87e:	d028      	beq.n	800c8d2 <_strtod_l+0x352>
 800c880:	dc25      	bgt.n	800c8ce <_strtod_l+0x34e>
 800c882:	2a49      	cmp	r2, #73	@ 0x49
 800c884:	d025      	beq.n	800c8d2 <_strtod_l+0x352>
 800c886:	2a4e      	cmp	r2, #78	@ 0x4e
 800c888:	f47f aecc 	bne.w	800c624 <_strtod_l+0xa4>
 800c88c:	4999      	ldr	r1, [pc, #612]	@ (800caf4 <_strtod_l+0x574>)
 800c88e:	a819      	add	r0, sp, #100	@ 0x64
 800c890:	f001 ff42 	bl	800e718 <__match>
 800c894:	2800      	cmp	r0, #0
 800c896:	f43f aec5 	beq.w	800c624 <_strtod_l+0xa4>
 800c89a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c89c:	781b      	ldrb	r3, [r3, #0]
 800c89e:	2b28      	cmp	r3, #40	@ 0x28
 800c8a0:	d12e      	bne.n	800c900 <_strtod_l+0x380>
 800c8a2:	4995      	ldr	r1, [pc, #596]	@ (800caf8 <_strtod_l+0x578>)
 800c8a4:	aa1c      	add	r2, sp, #112	@ 0x70
 800c8a6:	a819      	add	r0, sp, #100	@ 0x64
 800c8a8:	f001 ff4a 	bl	800e740 <__hexnan>
 800c8ac:	2805      	cmp	r0, #5
 800c8ae:	d127      	bne.n	800c900 <_strtod_l+0x380>
 800c8b0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c8b2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c8b6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c8ba:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c8be:	e698      	b.n	800c5f2 <_strtod_l+0x72>
 800c8c0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c8c2:	fb08 2101 	mla	r1, r8, r1, r2
 800c8c6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c8ca:	9209      	str	r2, [sp, #36]	@ 0x24
 800c8cc:	e7b5      	b.n	800c83a <_strtod_l+0x2ba>
 800c8ce:	2a6e      	cmp	r2, #110	@ 0x6e
 800c8d0:	e7da      	b.n	800c888 <_strtod_l+0x308>
 800c8d2:	498a      	ldr	r1, [pc, #552]	@ (800cafc <_strtod_l+0x57c>)
 800c8d4:	a819      	add	r0, sp, #100	@ 0x64
 800c8d6:	f001 ff1f 	bl	800e718 <__match>
 800c8da:	2800      	cmp	r0, #0
 800c8dc:	f43f aea2 	beq.w	800c624 <_strtod_l+0xa4>
 800c8e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c8e2:	4987      	ldr	r1, [pc, #540]	@ (800cb00 <_strtod_l+0x580>)
 800c8e4:	3b01      	subs	r3, #1
 800c8e6:	a819      	add	r0, sp, #100	@ 0x64
 800c8e8:	9319      	str	r3, [sp, #100]	@ 0x64
 800c8ea:	f001 ff15 	bl	800e718 <__match>
 800c8ee:	b910      	cbnz	r0, 800c8f6 <_strtod_l+0x376>
 800c8f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c8f2:	3301      	adds	r3, #1
 800c8f4:	9319      	str	r3, [sp, #100]	@ 0x64
 800c8f6:	f04f 0a00 	mov.w	sl, #0
 800c8fa:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800cb04 <_strtod_l+0x584>
 800c8fe:	e678      	b.n	800c5f2 <_strtod_l+0x72>
 800c900:	4881      	ldr	r0, [pc, #516]	@ (800cb08 <_strtod_l+0x588>)
 800c902:	f001 fc65 	bl	800e1d0 <nan>
 800c906:	4682      	mov	sl, r0
 800c908:	468b      	mov	fp, r1
 800c90a:	e672      	b.n	800c5f2 <_strtod_l+0x72>
 800c90c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c90e:	f1b9 0f00 	cmp.w	r9, #0
 800c912:	bf08      	it	eq
 800c914:	46a9      	moveq	r9, r5
 800c916:	eba8 0303 	sub.w	r3, r8, r3
 800c91a:	2d10      	cmp	r5, #16
 800c91c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c91e:	462c      	mov	r4, r5
 800c920:	9309      	str	r3, [sp, #36]	@ 0x24
 800c922:	bfa8      	it	ge
 800c924:	2410      	movge	r4, #16
 800c926:	f7f3 fd5d 	bl	80003e4 <__aeabi_ui2d>
 800c92a:	2d09      	cmp	r5, #9
 800c92c:	4682      	mov	sl, r0
 800c92e:	468b      	mov	fp, r1
 800c930:	dc11      	bgt.n	800c956 <_strtod_l+0x3d6>
 800c932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c934:	2b00      	cmp	r3, #0
 800c936:	f43f ae5c 	beq.w	800c5f2 <_strtod_l+0x72>
 800c93a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c93c:	dd76      	ble.n	800ca2c <_strtod_l+0x4ac>
 800c93e:	2b16      	cmp	r3, #22
 800c940:	dc5d      	bgt.n	800c9fe <_strtod_l+0x47e>
 800c942:	4972      	ldr	r1, [pc, #456]	@ (800cb0c <_strtod_l+0x58c>)
 800c944:	4652      	mov	r2, sl
 800c946:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c94a:	465b      	mov	r3, fp
 800c94c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c950:	f7f3 fdc2 	bl	80004d8 <__aeabi_dmul>
 800c954:	e7d7      	b.n	800c906 <_strtod_l+0x386>
 800c956:	4b6d      	ldr	r3, [pc, #436]	@ (800cb0c <_strtod_l+0x58c>)
 800c958:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c95c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c960:	f7f3 fdba 	bl	80004d8 <__aeabi_dmul>
 800c964:	4682      	mov	sl, r0
 800c966:	4638      	mov	r0, r7
 800c968:	468b      	mov	fp, r1
 800c96a:	f7f3 fd3b 	bl	80003e4 <__aeabi_ui2d>
 800c96e:	4602      	mov	r2, r0
 800c970:	460b      	mov	r3, r1
 800c972:	4650      	mov	r0, sl
 800c974:	4659      	mov	r1, fp
 800c976:	f7f3 fbf9 	bl	800016c <__adddf3>
 800c97a:	2d0f      	cmp	r5, #15
 800c97c:	4682      	mov	sl, r0
 800c97e:	468b      	mov	fp, r1
 800c980:	ddd7      	ble.n	800c932 <_strtod_l+0x3b2>
 800c982:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c984:	1b2c      	subs	r4, r5, r4
 800c986:	441c      	add	r4, r3
 800c988:	2c00      	cmp	r4, #0
 800c98a:	f340 8093 	ble.w	800cab4 <_strtod_l+0x534>
 800c98e:	f014 030f 	ands.w	r3, r4, #15
 800c992:	d00a      	beq.n	800c9aa <_strtod_l+0x42a>
 800c994:	495d      	ldr	r1, [pc, #372]	@ (800cb0c <_strtod_l+0x58c>)
 800c996:	4652      	mov	r2, sl
 800c998:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c99c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9a0:	465b      	mov	r3, fp
 800c9a2:	f7f3 fd99 	bl	80004d8 <__aeabi_dmul>
 800c9a6:	4682      	mov	sl, r0
 800c9a8:	468b      	mov	fp, r1
 800c9aa:	f034 040f 	bics.w	r4, r4, #15
 800c9ae:	d073      	beq.n	800ca98 <_strtod_l+0x518>
 800c9b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c9b4:	dd49      	ble.n	800ca4a <_strtod_l+0x4ca>
 800c9b6:	2400      	movs	r4, #0
 800c9b8:	46a0      	mov	r8, r4
 800c9ba:	46a1      	mov	r9, r4
 800c9bc:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c9be:	2322      	movs	r3, #34	@ 0x22
 800c9c0:	f04f 0a00 	mov.w	sl, #0
 800c9c4:	9a05      	ldr	r2, [sp, #20]
 800c9c6:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800cb04 <_strtod_l+0x584>
 800c9ca:	6013      	str	r3, [r2, #0]
 800c9cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	f43f ae0f 	beq.w	800c5f2 <_strtod_l+0x72>
 800c9d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c9d6:	9805      	ldr	r0, [sp, #20]
 800c9d8:	f7ff f950 	bl	800bc7c <_Bfree>
 800c9dc:	4649      	mov	r1, r9
 800c9de:	9805      	ldr	r0, [sp, #20]
 800c9e0:	f7ff f94c 	bl	800bc7c <_Bfree>
 800c9e4:	4641      	mov	r1, r8
 800c9e6:	9805      	ldr	r0, [sp, #20]
 800c9e8:	f7ff f948 	bl	800bc7c <_Bfree>
 800c9ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c9ee:	9805      	ldr	r0, [sp, #20]
 800c9f0:	f7ff f944 	bl	800bc7c <_Bfree>
 800c9f4:	4621      	mov	r1, r4
 800c9f6:	9805      	ldr	r0, [sp, #20]
 800c9f8:	f7ff f940 	bl	800bc7c <_Bfree>
 800c9fc:	e5f9      	b.n	800c5f2 <_strtod_l+0x72>
 800c9fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca00:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ca04:	4293      	cmp	r3, r2
 800ca06:	dbbc      	blt.n	800c982 <_strtod_l+0x402>
 800ca08:	4c40      	ldr	r4, [pc, #256]	@ (800cb0c <_strtod_l+0x58c>)
 800ca0a:	f1c5 050f 	rsb	r5, r5, #15
 800ca0e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ca12:	4652      	mov	r2, sl
 800ca14:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca18:	465b      	mov	r3, fp
 800ca1a:	f7f3 fd5d 	bl	80004d8 <__aeabi_dmul>
 800ca1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca20:	1b5d      	subs	r5, r3, r5
 800ca22:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ca26:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ca2a:	e791      	b.n	800c950 <_strtod_l+0x3d0>
 800ca2c:	3316      	adds	r3, #22
 800ca2e:	dba8      	blt.n	800c982 <_strtod_l+0x402>
 800ca30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca32:	4650      	mov	r0, sl
 800ca34:	eba3 0808 	sub.w	r8, r3, r8
 800ca38:	4b34      	ldr	r3, [pc, #208]	@ (800cb0c <_strtod_l+0x58c>)
 800ca3a:	4659      	mov	r1, fp
 800ca3c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ca40:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ca44:	f7f3 fe72 	bl	800072c <__aeabi_ddiv>
 800ca48:	e75d      	b.n	800c906 <_strtod_l+0x386>
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	4650      	mov	r0, sl
 800ca4e:	4659      	mov	r1, fp
 800ca50:	461e      	mov	r6, r3
 800ca52:	4f2f      	ldr	r7, [pc, #188]	@ (800cb10 <_strtod_l+0x590>)
 800ca54:	1124      	asrs	r4, r4, #4
 800ca56:	2c01      	cmp	r4, #1
 800ca58:	dc21      	bgt.n	800ca9e <_strtod_l+0x51e>
 800ca5a:	b10b      	cbz	r3, 800ca60 <_strtod_l+0x4e0>
 800ca5c:	4682      	mov	sl, r0
 800ca5e:	468b      	mov	fp, r1
 800ca60:	492b      	ldr	r1, [pc, #172]	@ (800cb10 <_strtod_l+0x590>)
 800ca62:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ca66:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ca6a:	4652      	mov	r2, sl
 800ca6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca70:	465b      	mov	r3, fp
 800ca72:	f7f3 fd31 	bl	80004d8 <__aeabi_dmul>
 800ca76:	4b23      	ldr	r3, [pc, #140]	@ (800cb04 <_strtod_l+0x584>)
 800ca78:	460a      	mov	r2, r1
 800ca7a:	400b      	ands	r3, r1
 800ca7c:	4925      	ldr	r1, [pc, #148]	@ (800cb14 <_strtod_l+0x594>)
 800ca7e:	4682      	mov	sl, r0
 800ca80:	428b      	cmp	r3, r1
 800ca82:	d898      	bhi.n	800c9b6 <_strtod_l+0x436>
 800ca84:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ca88:	428b      	cmp	r3, r1
 800ca8a:	bf86      	itte	hi
 800ca8c:	f04f 3aff 	movhi.w	sl, #4294967295
 800ca90:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800cb18 <_strtod_l+0x598>
 800ca94:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ca98:	2300      	movs	r3, #0
 800ca9a:	9308      	str	r3, [sp, #32]
 800ca9c:	e076      	b.n	800cb8c <_strtod_l+0x60c>
 800ca9e:	07e2      	lsls	r2, r4, #31
 800caa0:	d504      	bpl.n	800caac <_strtod_l+0x52c>
 800caa2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800caa6:	f7f3 fd17 	bl	80004d8 <__aeabi_dmul>
 800caaa:	2301      	movs	r3, #1
 800caac:	3601      	adds	r6, #1
 800caae:	1064      	asrs	r4, r4, #1
 800cab0:	3708      	adds	r7, #8
 800cab2:	e7d0      	b.n	800ca56 <_strtod_l+0x4d6>
 800cab4:	d0f0      	beq.n	800ca98 <_strtod_l+0x518>
 800cab6:	4264      	negs	r4, r4
 800cab8:	f014 020f 	ands.w	r2, r4, #15
 800cabc:	d00a      	beq.n	800cad4 <_strtod_l+0x554>
 800cabe:	4b13      	ldr	r3, [pc, #76]	@ (800cb0c <_strtod_l+0x58c>)
 800cac0:	4650      	mov	r0, sl
 800cac2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cac6:	4659      	mov	r1, fp
 800cac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cacc:	f7f3 fe2e 	bl	800072c <__aeabi_ddiv>
 800cad0:	4682      	mov	sl, r0
 800cad2:	468b      	mov	fp, r1
 800cad4:	1124      	asrs	r4, r4, #4
 800cad6:	d0df      	beq.n	800ca98 <_strtod_l+0x518>
 800cad8:	2c1f      	cmp	r4, #31
 800cada:	dd1f      	ble.n	800cb1c <_strtod_l+0x59c>
 800cadc:	2400      	movs	r4, #0
 800cade:	46a0      	mov	r8, r4
 800cae0:	46a1      	mov	r9, r4
 800cae2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cae4:	2322      	movs	r3, #34	@ 0x22
 800cae6:	9a05      	ldr	r2, [sp, #20]
 800cae8:	f04f 0a00 	mov.w	sl, #0
 800caec:	f04f 0b00 	mov.w	fp, #0
 800caf0:	6013      	str	r3, [r2, #0]
 800caf2:	e76b      	b.n	800c9cc <_strtod_l+0x44c>
 800caf4:	0800ed03 	.word	0x0800ed03
 800caf8:	0800efa8 	.word	0x0800efa8
 800cafc:	0800ecfb 	.word	0x0800ecfb
 800cb00:	0800ed30 	.word	0x0800ed30
 800cb04:	7ff00000 	.word	0x7ff00000
 800cb08:	0800ecf5 	.word	0x0800ecf5
 800cb0c:	0800eee0 	.word	0x0800eee0
 800cb10:	0800eeb8 	.word	0x0800eeb8
 800cb14:	7ca00000 	.word	0x7ca00000
 800cb18:	7fefffff 	.word	0x7fefffff
 800cb1c:	f014 0310 	ands.w	r3, r4, #16
 800cb20:	bf18      	it	ne
 800cb22:	236a      	movne	r3, #106	@ 0x6a
 800cb24:	4650      	mov	r0, sl
 800cb26:	9308      	str	r3, [sp, #32]
 800cb28:	4659      	mov	r1, fp
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	4e77      	ldr	r6, [pc, #476]	@ (800cd0c <_strtod_l+0x78c>)
 800cb2e:	07e7      	lsls	r7, r4, #31
 800cb30:	d504      	bpl.n	800cb3c <_strtod_l+0x5bc>
 800cb32:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cb36:	f7f3 fccf 	bl	80004d8 <__aeabi_dmul>
 800cb3a:	2301      	movs	r3, #1
 800cb3c:	1064      	asrs	r4, r4, #1
 800cb3e:	f106 0608 	add.w	r6, r6, #8
 800cb42:	d1f4      	bne.n	800cb2e <_strtod_l+0x5ae>
 800cb44:	b10b      	cbz	r3, 800cb4a <_strtod_l+0x5ca>
 800cb46:	4682      	mov	sl, r0
 800cb48:	468b      	mov	fp, r1
 800cb4a:	9b08      	ldr	r3, [sp, #32]
 800cb4c:	b1b3      	cbz	r3, 800cb7c <_strtod_l+0x5fc>
 800cb4e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cb52:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	4659      	mov	r1, fp
 800cb5a:	dd0f      	ble.n	800cb7c <_strtod_l+0x5fc>
 800cb5c:	2b1f      	cmp	r3, #31
 800cb5e:	dd58      	ble.n	800cc12 <_strtod_l+0x692>
 800cb60:	2b34      	cmp	r3, #52	@ 0x34
 800cb62:	bfd8      	it	le
 800cb64:	f04f 33ff 	movle.w	r3, #4294967295
 800cb68:	f04f 0a00 	mov.w	sl, #0
 800cb6c:	bfcf      	iteee	gt
 800cb6e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cb72:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800cb76:	4093      	lslle	r3, r2
 800cb78:	ea03 0b01 	andle.w	fp, r3, r1
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	2300      	movs	r3, #0
 800cb80:	4650      	mov	r0, sl
 800cb82:	4659      	mov	r1, fp
 800cb84:	f7f3 ff10 	bl	80009a8 <__aeabi_dcmpeq>
 800cb88:	2800      	cmp	r0, #0
 800cb8a:	d1a7      	bne.n	800cadc <_strtod_l+0x55c>
 800cb8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb8e:	464a      	mov	r2, r9
 800cb90:	9300      	str	r3, [sp, #0]
 800cb92:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cb94:	462b      	mov	r3, r5
 800cb96:	9805      	ldr	r0, [sp, #20]
 800cb98:	f7ff f8d8 	bl	800bd4c <__s2b>
 800cb9c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800cb9e:	2800      	cmp	r0, #0
 800cba0:	f43f af09 	beq.w	800c9b6 <_strtod_l+0x436>
 800cba4:	2400      	movs	r4, #0
 800cba6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cba8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cbaa:	2a00      	cmp	r2, #0
 800cbac:	eba3 0308 	sub.w	r3, r3, r8
 800cbb0:	bfa8      	it	ge
 800cbb2:	2300      	movge	r3, #0
 800cbb4:	46a0      	mov	r8, r4
 800cbb6:	9312      	str	r3, [sp, #72]	@ 0x48
 800cbb8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800cbbc:	9316      	str	r3, [sp, #88]	@ 0x58
 800cbbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cbc0:	9805      	ldr	r0, [sp, #20]
 800cbc2:	6859      	ldr	r1, [r3, #4]
 800cbc4:	f7ff f81a 	bl	800bbfc <_Balloc>
 800cbc8:	4681      	mov	r9, r0
 800cbca:	2800      	cmp	r0, #0
 800cbcc:	f43f aef7 	beq.w	800c9be <_strtod_l+0x43e>
 800cbd0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cbd2:	300c      	adds	r0, #12
 800cbd4:	691a      	ldr	r2, [r3, #16]
 800cbd6:	f103 010c 	add.w	r1, r3, #12
 800cbda:	3202      	adds	r2, #2
 800cbdc:	0092      	lsls	r2, r2, #2
 800cbde:	f7fe f898 	bl	800ad12 <memcpy>
 800cbe2:	ab1c      	add	r3, sp, #112	@ 0x70
 800cbe4:	9301      	str	r3, [sp, #4]
 800cbe6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800cbe8:	9300      	str	r3, [sp, #0]
 800cbea:	4652      	mov	r2, sl
 800cbec:	465b      	mov	r3, fp
 800cbee:	9805      	ldr	r0, [sp, #20]
 800cbf0:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cbf4:	f7ff fbd6 	bl	800c3a4 <__d2b>
 800cbf8:	901a      	str	r0, [sp, #104]	@ 0x68
 800cbfa:	2800      	cmp	r0, #0
 800cbfc:	f43f aedf 	beq.w	800c9be <_strtod_l+0x43e>
 800cc00:	2101      	movs	r1, #1
 800cc02:	9805      	ldr	r0, [sp, #20]
 800cc04:	f7ff f938 	bl	800be78 <__i2b>
 800cc08:	4680      	mov	r8, r0
 800cc0a:	b948      	cbnz	r0, 800cc20 <_strtod_l+0x6a0>
 800cc0c:	f04f 0800 	mov.w	r8, #0
 800cc10:	e6d5      	b.n	800c9be <_strtod_l+0x43e>
 800cc12:	f04f 32ff 	mov.w	r2, #4294967295
 800cc16:	fa02 f303 	lsl.w	r3, r2, r3
 800cc1a:	ea03 0a0a 	and.w	sl, r3, sl
 800cc1e:	e7ad      	b.n	800cb7c <_strtod_l+0x5fc>
 800cc20:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800cc22:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800cc24:	2d00      	cmp	r5, #0
 800cc26:	bfab      	itete	ge
 800cc28:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800cc2a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800cc2c:	18ef      	addge	r7, r5, r3
 800cc2e:	1b5e      	sublt	r6, r3, r5
 800cc30:	9b08      	ldr	r3, [sp, #32]
 800cc32:	bfa8      	it	ge
 800cc34:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800cc36:	eba5 0503 	sub.w	r5, r5, r3
 800cc3a:	4415      	add	r5, r2
 800cc3c:	4b34      	ldr	r3, [pc, #208]	@ (800cd10 <_strtod_l+0x790>)
 800cc3e:	f105 35ff 	add.w	r5, r5, #4294967295
 800cc42:	bfb8      	it	lt
 800cc44:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800cc46:	429d      	cmp	r5, r3
 800cc48:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800cc4c:	da50      	bge.n	800ccf0 <_strtod_l+0x770>
 800cc4e:	1b5b      	subs	r3, r3, r5
 800cc50:	2b1f      	cmp	r3, #31
 800cc52:	f04f 0101 	mov.w	r1, #1
 800cc56:	eba2 0203 	sub.w	r2, r2, r3
 800cc5a:	dc3d      	bgt.n	800ccd8 <_strtod_l+0x758>
 800cc5c:	fa01 f303 	lsl.w	r3, r1, r3
 800cc60:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cc62:	2300      	movs	r3, #0
 800cc64:	9310      	str	r3, [sp, #64]	@ 0x40
 800cc66:	18bd      	adds	r5, r7, r2
 800cc68:	9b08      	ldr	r3, [sp, #32]
 800cc6a:	42af      	cmp	r7, r5
 800cc6c:	4416      	add	r6, r2
 800cc6e:	441e      	add	r6, r3
 800cc70:	463b      	mov	r3, r7
 800cc72:	bfa8      	it	ge
 800cc74:	462b      	movge	r3, r5
 800cc76:	42b3      	cmp	r3, r6
 800cc78:	bfa8      	it	ge
 800cc7a:	4633      	movge	r3, r6
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	bfc2      	ittt	gt
 800cc80:	1aed      	subgt	r5, r5, r3
 800cc82:	1af6      	subgt	r6, r6, r3
 800cc84:	1aff      	subgt	r7, r7, r3
 800cc86:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	dd16      	ble.n	800ccba <_strtod_l+0x73a>
 800cc8c:	4641      	mov	r1, r8
 800cc8e:	461a      	mov	r2, r3
 800cc90:	9805      	ldr	r0, [sp, #20]
 800cc92:	f7ff f9a9 	bl	800bfe8 <__pow5mult>
 800cc96:	4680      	mov	r8, r0
 800cc98:	2800      	cmp	r0, #0
 800cc9a:	d0b7      	beq.n	800cc0c <_strtod_l+0x68c>
 800cc9c:	4601      	mov	r1, r0
 800cc9e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cca0:	9805      	ldr	r0, [sp, #20]
 800cca2:	f7ff f8ff 	bl	800bea4 <__multiply>
 800cca6:	900a      	str	r0, [sp, #40]	@ 0x28
 800cca8:	2800      	cmp	r0, #0
 800ccaa:	f43f ae88 	beq.w	800c9be <_strtod_l+0x43e>
 800ccae:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ccb0:	9805      	ldr	r0, [sp, #20]
 800ccb2:	f7fe ffe3 	bl	800bc7c <_Bfree>
 800ccb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccb8:	931a      	str	r3, [sp, #104]	@ 0x68
 800ccba:	2d00      	cmp	r5, #0
 800ccbc:	dc1d      	bgt.n	800ccfa <_strtod_l+0x77a>
 800ccbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	dd27      	ble.n	800cd14 <_strtod_l+0x794>
 800ccc4:	4649      	mov	r1, r9
 800ccc6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ccc8:	9805      	ldr	r0, [sp, #20]
 800ccca:	f7ff f98d 	bl	800bfe8 <__pow5mult>
 800ccce:	4681      	mov	r9, r0
 800ccd0:	bb00      	cbnz	r0, 800cd14 <_strtod_l+0x794>
 800ccd2:	f04f 0900 	mov.w	r9, #0
 800ccd6:	e672      	b.n	800c9be <_strtod_l+0x43e>
 800ccd8:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ccdc:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800cce0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800cce4:	35e2      	adds	r5, #226	@ 0xe2
 800cce6:	fa01 f305 	lsl.w	r3, r1, r5
 800ccea:	9310      	str	r3, [sp, #64]	@ 0x40
 800ccec:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ccee:	e7ba      	b.n	800cc66 <_strtod_l+0x6e6>
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	9310      	str	r3, [sp, #64]	@ 0x40
 800ccf4:	2301      	movs	r3, #1
 800ccf6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ccf8:	e7b5      	b.n	800cc66 <_strtod_l+0x6e6>
 800ccfa:	462a      	mov	r2, r5
 800ccfc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ccfe:	9805      	ldr	r0, [sp, #20]
 800cd00:	f7ff f9cc 	bl	800c09c <__lshift>
 800cd04:	901a      	str	r0, [sp, #104]	@ 0x68
 800cd06:	2800      	cmp	r0, #0
 800cd08:	d1d9      	bne.n	800ccbe <_strtod_l+0x73e>
 800cd0a:	e658      	b.n	800c9be <_strtod_l+0x43e>
 800cd0c:	0800efd0 	.word	0x0800efd0
 800cd10:	fffffc02 	.word	0xfffffc02
 800cd14:	2e00      	cmp	r6, #0
 800cd16:	dd07      	ble.n	800cd28 <_strtod_l+0x7a8>
 800cd18:	4649      	mov	r1, r9
 800cd1a:	4632      	mov	r2, r6
 800cd1c:	9805      	ldr	r0, [sp, #20]
 800cd1e:	f7ff f9bd 	bl	800c09c <__lshift>
 800cd22:	4681      	mov	r9, r0
 800cd24:	2800      	cmp	r0, #0
 800cd26:	d0d4      	beq.n	800ccd2 <_strtod_l+0x752>
 800cd28:	2f00      	cmp	r7, #0
 800cd2a:	dd08      	ble.n	800cd3e <_strtod_l+0x7be>
 800cd2c:	4641      	mov	r1, r8
 800cd2e:	463a      	mov	r2, r7
 800cd30:	9805      	ldr	r0, [sp, #20]
 800cd32:	f7ff f9b3 	bl	800c09c <__lshift>
 800cd36:	4680      	mov	r8, r0
 800cd38:	2800      	cmp	r0, #0
 800cd3a:	f43f ae40 	beq.w	800c9be <_strtod_l+0x43e>
 800cd3e:	464a      	mov	r2, r9
 800cd40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cd42:	9805      	ldr	r0, [sp, #20]
 800cd44:	f7ff fa32 	bl	800c1ac <__mdiff>
 800cd48:	4604      	mov	r4, r0
 800cd4a:	2800      	cmp	r0, #0
 800cd4c:	f43f ae37 	beq.w	800c9be <_strtod_l+0x43e>
 800cd50:	68c3      	ldr	r3, [r0, #12]
 800cd52:	4641      	mov	r1, r8
 800cd54:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cd56:	2300      	movs	r3, #0
 800cd58:	60c3      	str	r3, [r0, #12]
 800cd5a:	f7ff fa0b 	bl	800c174 <__mcmp>
 800cd5e:	2800      	cmp	r0, #0
 800cd60:	da3d      	bge.n	800cdde <_strtod_l+0x85e>
 800cd62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd64:	ea53 030a 	orrs.w	r3, r3, sl
 800cd68:	d163      	bne.n	800ce32 <_strtod_l+0x8b2>
 800cd6a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d15f      	bne.n	800ce32 <_strtod_l+0x8b2>
 800cd72:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cd76:	0d1b      	lsrs	r3, r3, #20
 800cd78:	051b      	lsls	r3, r3, #20
 800cd7a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cd7e:	d958      	bls.n	800ce32 <_strtod_l+0x8b2>
 800cd80:	6963      	ldr	r3, [r4, #20]
 800cd82:	b913      	cbnz	r3, 800cd8a <_strtod_l+0x80a>
 800cd84:	6923      	ldr	r3, [r4, #16]
 800cd86:	2b01      	cmp	r3, #1
 800cd88:	dd53      	ble.n	800ce32 <_strtod_l+0x8b2>
 800cd8a:	4621      	mov	r1, r4
 800cd8c:	2201      	movs	r2, #1
 800cd8e:	9805      	ldr	r0, [sp, #20]
 800cd90:	f7ff f984 	bl	800c09c <__lshift>
 800cd94:	4641      	mov	r1, r8
 800cd96:	4604      	mov	r4, r0
 800cd98:	f7ff f9ec 	bl	800c174 <__mcmp>
 800cd9c:	2800      	cmp	r0, #0
 800cd9e:	dd48      	ble.n	800ce32 <_strtod_l+0x8b2>
 800cda0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cda4:	9a08      	ldr	r2, [sp, #32]
 800cda6:	0d1b      	lsrs	r3, r3, #20
 800cda8:	051b      	lsls	r3, r3, #20
 800cdaa:	2a00      	cmp	r2, #0
 800cdac:	d062      	beq.n	800ce74 <_strtod_l+0x8f4>
 800cdae:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cdb2:	d85f      	bhi.n	800ce74 <_strtod_l+0x8f4>
 800cdb4:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800cdb8:	f67f ae94 	bls.w	800cae4 <_strtod_l+0x564>
 800cdbc:	4650      	mov	r0, sl
 800cdbe:	4659      	mov	r1, fp
 800cdc0:	4ba3      	ldr	r3, [pc, #652]	@ (800d050 <_strtod_l+0xad0>)
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	f7f3 fb88 	bl	80004d8 <__aeabi_dmul>
 800cdc8:	4ba2      	ldr	r3, [pc, #648]	@ (800d054 <_strtod_l+0xad4>)
 800cdca:	4682      	mov	sl, r0
 800cdcc:	400b      	ands	r3, r1
 800cdce:	468b      	mov	fp, r1
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	f47f adff 	bne.w	800c9d4 <_strtod_l+0x454>
 800cdd6:	2322      	movs	r3, #34	@ 0x22
 800cdd8:	9a05      	ldr	r2, [sp, #20]
 800cdda:	6013      	str	r3, [r2, #0]
 800cddc:	e5fa      	b.n	800c9d4 <_strtod_l+0x454>
 800cdde:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cde2:	d165      	bne.n	800ceb0 <_strtod_l+0x930>
 800cde4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cde6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cdea:	b35a      	cbz	r2, 800ce44 <_strtod_l+0x8c4>
 800cdec:	4a9a      	ldr	r2, [pc, #616]	@ (800d058 <_strtod_l+0xad8>)
 800cdee:	4293      	cmp	r3, r2
 800cdf0:	d12b      	bne.n	800ce4a <_strtod_l+0x8ca>
 800cdf2:	9b08      	ldr	r3, [sp, #32]
 800cdf4:	4651      	mov	r1, sl
 800cdf6:	b303      	cbz	r3, 800ce3a <_strtod_l+0x8ba>
 800cdf8:	465a      	mov	r2, fp
 800cdfa:	4b96      	ldr	r3, [pc, #600]	@ (800d054 <_strtod_l+0xad4>)
 800cdfc:	4013      	ands	r3, r2
 800cdfe:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ce02:	f04f 32ff 	mov.w	r2, #4294967295
 800ce06:	d81b      	bhi.n	800ce40 <_strtod_l+0x8c0>
 800ce08:	0d1b      	lsrs	r3, r3, #20
 800ce0a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ce0e:	fa02 f303 	lsl.w	r3, r2, r3
 800ce12:	4299      	cmp	r1, r3
 800ce14:	d119      	bne.n	800ce4a <_strtod_l+0x8ca>
 800ce16:	4b91      	ldr	r3, [pc, #580]	@ (800d05c <_strtod_l+0xadc>)
 800ce18:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ce1a:	429a      	cmp	r2, r3
 800ce1c:	d102      	bne.n	800ce24 <_strtod_l+0x8a4>
 800ce1e:	3101      	adds	r1, #1
 800ce20:	f43f adcd 	beq.w	800c9be <_strtod_l+0x43e>
 800ce24:	f04f 0a00 	mov.w	sl, #0
 800ce28:	4b8a      	ldr	r3, [pc, #552]	@ (800d054 <_strtod_l+0xad4>)
 800ce2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ce2c:	401a      	ands	r2, r3
 800ce2e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ce32:	9b08      	ldr	r3, [sp, #32]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d1c1      	bne.n	800cdbc <_strtod_l+0x83c>
 800ce38:	e5cc      	b.n	800c9d4 <_strtod_l+0x454>
 800ce3a:	f04f 33ff 	mov.w	r3, #4294967295
 800ce3e:	e7e8      	b.n	800ce12 <_strtod_l+0x892>
 800ce40:	4613      	mov	r3, r2
 800ce42:	e7e6      	b.n	800ce12 <_strtod_l+0x892>
 800ce44:	ea53 030a 	orrs.w	r3, r3, sl
 800ce48:	d0aa      	beq.n	800cda0 <_strtod_l+0x820>
 800ce4a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ce4c:	b1db      	cbz	r3, 800ce86 <_strtod_l+0x906>
 800ce4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ce50:	4213      	tst	r3, r2
 800ce52:	d0ee      	beq.n	800ce32 <_strtod_l+0x8b2>
 800ce54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce56:	4650      	mov	r0, sl
 800ce58:	4659      	mov	r1, fp
 800ce5a:	9a08      	ldr	r2, [sp, #32]
 800ce5c:	b1bb      	cbz	r3, 800ce8e <_strtod_l+0x90e>
 800ce5e:	f7ff fb6d 	bl	800c53c <sulp>
 800ce62:	4602      	mov	r2, r0
 800ce64:	460b      	mov	r3, r1
 800ce66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ce6a:	f7f3 f97f 	bl	800016c <__adddf3>
 800ce6e:	4682      	mov	sl, r0
 800ce70:	468b      	mov	fp, r1
 800ce72:	e7de      	b.n	800ce32 <_strtod_l+0x8b2>
 800ce74:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ce78:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ce7c:	f04f 3aff 	mov.w	sl, #4294967295
 800ce80:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ce84:	e7d5      	b.n	800ce32 <_strtod_l+0x8b2>
 800ce86:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ce88:	ea13 0f0a 	tst.w	r3, sl
 800ce8c:	e7e1      	b.n	800ce52 <_strtod_l+0x8d2>
 800ce8e:	f7ff fb55 	bl	800c53c <sulp>
 800ce92:	4602      	mov	r2, r0
 800ce94:	460b      	mov	r3, r1
 800ce96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ce9a:	f7f3 f965 	bl	8000168 <__aeabi_dsub>
 800ce9e:	2200      	movs	r2, #0
 800cea0:	2300      	movs	r3, #0
 800cea2:	4682      	mov	sl, r0
 800cea4:	468b      	mov	fp, r1
 800cea6:	f7f3 fd7f 	bl	80009a8 <__aeabi_dcmpeq>
 800ceaa:	2800      	cmp	r0, #0
 800ceac:	d0c1      	beq.n	800ce32 <_strtod_l+0x8b2>
 800ceae:	e619      	b.n	800cae4 <_strtod_l+0x564>
 800ceb0:	4641      	mov	r1, r8
 800ceb2:	4620      	mov	r0, r4
 800ceb4:	f7ff face 	bl	800c454 <__ratio>
 800ceb8:	2200      	movs	r2, #0
 800ceba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cebe:	4606      	mov	r6, r0
 800cec0:	460f      	mov	r7, r1
 800cec2:	f7f3 fd85 	bl	80009d0 <__aeabi_dcmple>
 800cec6:	2800      	cmp	r0, #0
 800cec8:	d06d      	beq.n	800cfa6 <_strtod_l+0xa26>
 800ceca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d178      	bne.n	800cfc2 <_strtod_l+0xa42>
 800ced0:	f1ba 0f00 	cmp.w	sl, #0
 800ced4:	d156      	bne.n	800cf84 <_strtod_l+0xa04>
 800ced6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ced8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d158      	bne.n	800cf92 <_strtod_l+0xa12>
 800cee0:	2200      	movs	r2, #0
 800cee2:	4630      	mov	r0, r6
 800cee4:	4639      	mov	r1, r7
 800cee6:	4b5e      	ldr	r3, [pc, #376]	@ (800d060 <_strtod_l+0xae0>)
 800cee8:	f7f3 fd68 	bl	80009bc <__aeabi_dcmplt>
 800ceec:	2800      	cmp	r0, #0
 800ceee:	d157      	bne.n	800cfa0 <_strtod_l+0xa20>
 800cef0:	4630      	mov	r0, r6
 800cef2:	4639      	mov	r1, r7
 800cef4:	2200      	movs	r2, #0
 800cef6:	4b5b      	ldr	r3, [pc, #364]	@ (800d064 <_strtod_l+0xae4>)
 800cef8:	f7f3 faee 	bl	80004d8 <__aeabi_dmul>
 800cefc:	4606      	mov	r6, r0
 800cefe:	460f      	mov	r7, r1
 800cf00:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cf04:	9606      	str	r6, [sp, #24]
 800cf06:	9307      	str	r3, [sp, #28]
 800cf08:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cf0c:	4d51      	ldr	r5, [pc, #324]	@ (800d054 <_strtod_l+0xad4>)
 800cf0e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cf12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf14:	401d      	ands	r5, r3
 800cf16:	4b54      	ldr	r3, [pc, #336]	@ (800d068 <_strtod_l+0xae8>)
 800cf18:	429d      	cmp	r5, r3
 800cf1a:	f040 80ab 	bne.w	800d074 <_strtod_l+0xaf4>
 800cf1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf20:	4650      	mov	r0, sl
 800cf22:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800cf26:	4659      	mov	r1, fp
 800cf28:	f7ff f9d4 	bl	800c2d4 <__ulp>
 800cf2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cf30:	f7f3 fad2 	bl	80004d8 <__aeabi_dmul>
 800cf34:	4652      	mov	r2, sl
 800cf36:	465b      	mov	r3, fp
 800cf38:	f7f3 f918 	bl	800016c <__adddf3>
 800cf3c:	460b      	mov	r3, r1
 800cf3e:	4945      	ldr	r1, [pc, #276]	@ (800d054 <_strtod_l+0xad4>)
 800cf40:	4a4a      	ldr	r2, [pc, #296]	@ (800d06c <_strtod_l+0xaec>)
 800cf42:	4019      	ands	r1, r3
 800cf44:	4291      	cmp	r1, r2
 800cf46:	4682      	mov	sl, r0
 800cf48:	d942      	bls.n	800cfd0 <_strtod_l+0xa50>
 800cf4a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cf4c:	4b43      	ldr	r3, [pc, #268]	@ (800d05c <_strtod_l+0xadc>)
 800cf4e:	429a      	cmp	r2, r3
 800cf50:	d103      	bne.n	800cf5a <_strtod_l+0x9da>
 800cf52:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cf54:	3301      	adds	r3, #1
 800cf56:	f43f ad32 	beq.w	800c9be <_strtod_l+0x43e>
 800cf5a:	f04f 3aff 	mov.w	sl, #4294967295
 800cf5e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800d05c <_strtod_l+0xadc>
 800cf62:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cf64:	9805      	ldr	r0, [sp, #20]
 800cf66:	f7fe fe89 	bl	800bc7c <_Bfree>
 800cf6a:	4649      	mov	r1, r9
 800cf6c:	9805      	ldr	r0, [sp, #20]
 800cf6e:	f7fe fe85 	bl	800bc7c <_Bfree>
 800cf72:	4641      	mov	r1, r8
 800cf74:	9805      	ldr	r0, [sp, #20]
 800cf76:	f7fe fe81 	bl	800bc7c <_Bfree>
 800cf7a:	4621      	mov	r1, r4
 800cf7c:	9805      	ldr	r0, [sp, #20]
 800cf7e:	f7fe fe7d 	bl	800bc7c <_Bfree>
 800cf82:	e61c      	b.n	800cbbe <_strtod_l+0x63e>
 800cf84:	f1ba 0f01 	cmp.w	sl, #1
 800cf88:	d103      	bne.n	800cf92 <_strtod_l+0xa12>
 800cf8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	f43f ada9 	beq.w	800cae4 <_strtod_l+0x564>
 800cf92:	2200      	movs	r2, #0
 800cf94:	4b36      	ldr	r3, [pc, #216]	@ (800d070 <_strtod_l+0xaf0>)
 800cf96:	2600      	movs	r6, #0
 800cf98:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cf9c:	4f30      	ldr	r7, [pc, #192]	@ (800d060 <_strtod_l+0xae0>)
 800cf9e:	e7b3      	b.n	800cf08 <_strtod_l+0x988>
 800cfa0:	2600      	movs	r6, #0
 800cfa2:	4f30      	ldr	r7, [pc, #192]	@ (800d064 <_strtod_l+0xae4>)
 800cfa4:	e7ac      	b.n	800cf00 <_strtod_l+0x980>
 800cfa6:	4630      	mov	r0, r6
 800cfa8:	4639      	mov	r1, r7
 800cfaa:	4b2e      	ldr	r3, [pc, #184]	@ (800d064 <_strtod_l+0xae4>)
 800cfac:	2200      	movs	r2, #0
 800cfae:	f7f3 fa93 	bl	80004d8 <__aeabi_dmul>
 800cfb2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cfb4:	4606      	mov	r6, r0
 800cfb6:	460f      	mov	r7, r1
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d0a1      	beq.n	800cf00 <_strtod_l+0x980>
 800cfbc:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800cfc0:	e7a2      	b.n	800cf08 <_strtod_l+0x988>
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	4b26      	ldr	r3, [pc, #152]	@ (800d060 <_strtod_l+0xae0>)
 800cfc6:	4616      	mov	r6, r2
 800cfc8:	461f      	mov	r7, r3
 800cfca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cfce:	e79b      	b.n	800cf08 <_strtod_l+0x988>
 800cfd0:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800cfd4:	9b08      	ldr	r3, [sp, #32]
 800cfd6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d1c1      	bne.n	800cf62 <_strtod_l+0x9e2>
 800cfde:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cfe2:	0d1b      	lsrs	r3, r3, #20
 800cfe4:	051b      	lsls	r3, r3, #20
 800cfe6:	429d      	cmp	r5, r3
 800cfe8:	d1bb      	bne.n	800cf62 <_strtod_l+0x9e2>
 800cfea:	4630      	mov	r0, r6
 800cfec:	4639      	mov	r1, r7
 800cfee:	f7f4 f819 	bl	8001024 <__aeabi_d2lz>
 800cff2:	f7f3 fa43 	bl	800047c <__aeabi_l2d>
 800cff6:	4602      	mov	r2, r0
 800cff8:	460b      	mov	r3, r1
 800cffa:	4630      	mov	r0, r6
 800cffc:	4639      	mov	r1, r7
 800cffe:	f7f3 f8b3 	bl	8000168 <__aeabi_dsub>
 800d002:	460b      	mov	r3, r1
 800d004:	4602      	mov	r2, r0
 800d006:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d00a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d00e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d010:	ea46 060a 	orr.w	r6, r6, sl
 800d014:	431e      	orrs	r6, r3
 800d016:	d06a      	beq.n	800d0ee <_strtod_l+0xb6e>
 800d018:	a309      	add	r3, pc, #36	@ (adr r3, 800d040 <_strtod_l+0xac0>)
 800d01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d01e:	f7f3 fccd 	bl	80009bc <__aeabi_dcmplt>
 800d022:	2800      	cmp	r0, #0
 800d024:	f47f acd6 	bne.w	800c9d4 <_strtod_l+0x454>
 800d028:	a307      	add	r3, pc, #28	@ (adr r3, 800d048 <_strtod_l+0xac8>)
 800d02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d02e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d032:	f7f3 fce1 	bl	80009f8 <__aeabi_dcmpgt>
 800d036:	2800      	cmp	r0, #0
 800d038:	d093      	beq.n	800cf62 <_strtod_l+0x9e2>
 800d03a:	e4cb      	b.n	800c9d4 <_strtod_l+0x454>
 800d03c:	f3af 8000 	nop.w
 800d040:	94a03595 	.word	0x94a03595
 800d044:	3fdfffff 	.word	0x3fdfffff
 800d048:	35afe535 	.word	0x35afe535
 800d04c:	3fe00000 	.word	0x3fe00000
 800d050:	39500000 	.word	0x39500000
 800d054:	7ff00000 	.word	0x7ff00000
 800d058:	000fffff 	.word	0x000fffff
 800d05c:	7fefffff 	.word	0x7fefffff
 800d060:	3ff00000 	.word	0x3ff00000
 800d064:	3fe00000 	.word	0x3fe00000
 800d068:	7fe00000 	.word	0x7fe00000
 800d06c:	7c9fffff 	.word	0x7c9fffff
 800d070:	bff00000 	.word	0xbff00000
 800d074:	9b08      	ldr	r3, [sp, #32]
 800d076:	b323      	cbz	r3, 800d0c2 <_strtod_l+0xb42>
 800d078:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d07c:	d821      	bhi.n	800d0c2 <_strtod_l+0xb42>
 800d07e:	a328      	add	r3, pc, #160	@ (adr r3, 800d120 <_strtod_l+0xba0>)
 800d080:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d084:	4630      	mov	r0, r6
 800d086:	4639      	mov	r1, r7
 800d088:	f7f3 fca2 	bl	80009d0 <__aeabi_dcmple>
 800d08c:	b1a0      	cbz	r0, 800d0b8 <_strtod_l+0xb38>
 800d08e:	4639      	mov	r1, r7
 800d090:	4630      	mov	r0, r6
 800d092:	f7f3 fcf9 	bl	8000a88 <__aeabi_d2uiz>
 800d096:	2801      	cmp	r0, #1
 800d098:	bf38      	it	cc
 800d09a:	2001      	movcc	r0, #1
 800d09c:	f7f3 f9a2 	bl	80003e4 <__aeabi_ui2d>
 800d0a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0a2:	4606      	mov	r6, r0
 800d0a4:	460f      	mov	r7, r1
 800d0a6:	b9fb      	cbnz	r3, 800d0e8 <_strtod_l+0xb68>
 800d0a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d0ac:	9014      	str	r0, [sp, #80]	@ 0x50
 800d0ae:	9315      	str	r3, [sp, #84]	@ 0x54
 800d0b0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d0b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d0b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d0ba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d0be:	1b5b      	subs	r3, r3, r5
 800d0c0:	9311      	str	r3, [sp, #68]	@ 0x44
 800d0c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d0c6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d0ca:	f7ff f903 	bl	800c2d4 <__ulp>
 800d0ce:	4602      	mov	r2, r0
 800d0d0:	460b      	mov	r3, r1
 800d0d2:	4650      	mov	r0, sl
 800d0d4:	4659      	mov	r1, fp
 800d0d6:	f7f3 f9ff 	bl	80004d8 <__aeabi_dmul>
 800d0da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d0de:	f7f3 f845 	bl	800016c <__adddf3>
 800d0e2:	4682      	mov	sl, r0
 800d0e4:	468b      	mov	fp, r1
 800d0e6:	e775      	b.n	800cfd4 <_strtod_l+0xa54>
 800d0e8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d0ec:	e7e0      	b.n	800d0b0 <_strtod_l+0xb30>
 800d0ee:	a30e      	add	r3, pc, #56	@ (adr r3, 800d128 <_strtod_l+0xba8>)
 800d0f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0f4:	f7f3 fc62 	bl	80009bc <__aeabi_dcmplt>
 800d0f8:	e79d      	b.n	800d036 <_strtod_l+0xab6>
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	930e      	str	r3, [sp, #56]	@ 0x38
 800d0fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d100:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d102:	6013      	str	r3, [r2, #0]
 800d104:	f7ff ba79 	b.w	800c5fa <_strtod_l+0x7a>
 800d108:	2a65      	cmp	r2, #101	@ 0x65
 800d10a:	f43f ab72 	beq.w	800c7f2 <_strtod_l+0x272>
 800d10e:	2a45      	cmp	r2, #69	@ 0x45
 800d110:	f43f ab6f 	beq.w	800c7f2 <_strtod_l+0x272>
 800d114:	2301      	movs	r3, #1
 800d116:	f7ff bbaa 	b.w	800c86e <_strtod_l+0x2ee>
 800d11a:	bf00      	nop
 800d11c:	f3af 8000 	nop.w
 800d120:	ffc00000 	.word	0xffc00000
 800d124:	41dfffff 	.word	0x41dfffff
 800d128:	94a03595 	.word	0x94a03595
 800d12c:	3fcfffff 	.word	0x3fcfffff

0800d130 <_strtod_r>:
 800d130:	4b01      	ldr	r3, [pc, #4]	@ (800d138 <_strtod_r+0x8>)
 800d132:	f7ff ba25 	b.w	800c580 <_strtod_l>
 800d136:	bf00      	nop
 800d138:	20000074 	.word	0x20000074

0800d13c <_strtol_l.isra.0>:
 800d13c:	2b24      	cmp	r3, #36	@ 0x24
 800d13e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d142:	4686      	mov	lr, r0
 800d144:	4690      	mov	r8, r2
 800d146:	d801      	bhi.n	800d14c <_strtol_l.isra.0+0x10>
 800d148:	2b01      	cmp	r3, #1
 800d14a:	d106      	bne.n	800d15a <_strtol_l.isra.0+0x1e>
 800d14c:	f7fd fda6 	bl	800ac9c <__errno>
 800d150:	2316      	movs	r3, #22
 800d152:	6003      	str	r3, [r0, #0]
 800d154:	2000      	movs	r0, #0
 800d156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d15a:	460d      	mov	r5, r1
 800d15c:	4833      	ldr	r0, [pc, #204]	@ (800d22c <_strtol_l.isra.0+0xf0>)
 800d15e:	462a      	mov	r2, r5
 800d160:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d164:	5d06      	ldrb	r6, [r0, r4]
 800d166:	f016 0608 	ands.w	r6, r6, #8
 800d16a:	d1f8      	bne.n	800d15e <_strtol_l.isra.0+0x22>
 800d16c:	2c2d      	cmp	r4, #45	@ 0x2d
 800d16e:	d110      	bne.n	800d192 <_strtol_l.isra.0+0x56>
 800d170:	2601      	movs	r6, #1
 800d172:	782c      	ldrb	r4, [r5, #0]
 800d174:	1c95      	adds	r5, r2, #2
 800d176:	f033 0210 	bics.w	r2, r3, #16
 800d17a:	d115      	bne.n	800d1a8 <_strtol_l.isra.0+0x6c>
 800d17c:	2c30      	cmp	r4, #48	@ 0x30
 800d17e:	d10d      	bne.n	800d19c <_strtol_l.isra.0+0x60>
 800d180:	782a      	ldrb	r2, [r5, #0]
 800d182:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d186:	2a58      	cmp	r2, #88	@ 0x58
 800d188:	d108      	bne.n	800d19c <_strtol_l.isra.0+0x60>
 800d18a:	786c      	ldrb	r4, [r5, #1]
 800d18c:	3502      	adds	r5, #2
 800d18e:	2310      	movs	r3, #16
 800d190:	e00a      	b.n	800d1a8 <_strtol_l.isra.0+0x6c>
 800d192:	2c2b      	cmp	r4, #43	@ 0x2b
 800d194:	bf04      	itt	eq
 800d196:	782c      	ldrbeq	r4, [r5, #0]
 800d198:	1c95      	addeq	r5, r2, #2
 800d19a:	e7ec      	b.n	800d176 <_strtol_l.isra.0+0x3a>
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d1f6      	bne.n	800d18e <_strtol_l.isra.0+0x52>
 800d1a0:	2c30      	cmp	r4, #48	@ 0x30
 800d1a2:	bf14      	ite	ne
 800d1a4:	230a      	movne	r3, #10
 800d1a6:	2308      	moveq	r3, #8
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d1ae:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d1b2:	fbbc f9f3 	udiv	r9, ip, r3
 800d1b6:	4610      	mov	r0, r2
 800d1b8:	fb03 ca19 	mls	sl, r3, r9, ip
 800d1bc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d1c0:	2f09      	cmp	r7, #9
 800d1c2:	d80f      	bhi.n	800d1e4 <_strtol_l.isra.0+0xa8>
 800d1c4:	463c      	mov	r4, r7
 800d1c6:	42a3      	cmp	r3, r4
 800d1c8:	dd1b      	ble.n	800d202 <_strtol_l.isra.0+0xc6>
 800d1ca:	1c57      	adds	r7, r2, #1
 800d1cc:	d007      	beq.n	800d1de <_strtol_l.isra.0+0xa2>
 800d1ce:	4581      	cmp	r9, r0
 800d1d0:	d314      	bcc.n	800d1fc <_strtol_l.isra.0+0xc0>
 800d1d2:	d101      	bne.n	800d1d8 <_strtol_l.isra.0+0x9c>
 800d1d4:	45a2      	cmp	sl, r4
 800d1d6:	db11      	blt.n	800d1fc <_strtol_l.isra.0+0xc0>
 800d1d8:	2201      	movs	r2, #1
 800d1da:	fb00 4003 	mla	r0, r0, r3, r4
 800d1de:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d1e2:	e7eb      	b.n	800d1bc <_strtol_l.isra.0+0x80>
 800d1e4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d1e8:	2f19      	cmp	r7, #25
 800d1ea:	d801      	bhi.n	800d1f0 <_strtol_l.isra.0+0xb4>
 800d1ec:	3c37      	subs	r4, #55	@ 0x37
 800d1ee:	e7ea      	b.n	800d1c6 <_strtol_l.isra.0+0x8a>
 800d1f0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d1f4:	2f19      	cmp	r7, #25
 800d1f6:	d804      	bhi.n	800d202 <_strtol_l.isra.0+0xc6>
 800d1f8:	3c57      	subs	r4, #87	@ 0x57
 800d1fa:	e7e4      	b.n	800d1c6 <_strtol_l.isra.0+0x8a>
 800d1fc:	f04f 32ff 	mov.w	r2, #4294967295
 800d200:	e7ed      	b.n	800d1de <_strtol_l.isra.0+0xa2>
 800d202:	1c53      	adds	r3, r2, #1
 800d204:	d108      	bne.n	800d218 <_strtol_l.isra.0+0xdc>
 800d206:	2322      	movs	r3, #34	@ 0x22
 800d208:	4660      	mov	r0, ip
 800d20a:	f8ce 3000 	str.w	r3, [lr]
 800d20e:	f1b8 0f00 	cmp.w	r8, #0
 800d212:	d0a0      	beq.n	800d156 <_strtol_l.isra.0+0x1a>
 800d214:	1e69      	subs	r1, r5, #1
 800d216:	e006      	b.n	800d226 <_strtol_l.isra.0+0xea>
 800d218:	b106      	cbz	r6, 800d21c <_strtol_l.isra.0+0xe0>
 800d21a:	4240      	negs	r0, r0
 800d21c:	f1b8 0f00 	cmp.w	r8, #0
 800d220:	d099      	beq.n	800d156 <_strtol_l.isra.0+0x1a>
 800d222:	2a00      	cmp	r2, #0
 800d224:	d1f6      	bne.n	800d214 <_strtol_l.isra.0+0xd8>
 800d226:	f8c8 1000 	str.w	r1, [r8]
 800d22a:	e794      	b.n	800d156 <_strtol_l.isra.0+0x1a>
 800d22c:	0800eff9 	.word	0x0800eff9

0800d230 <_strtol_r>:
 800d230:	f7ff bf84 	b.w	800d13c <_strtol_l.isra.0>

0800d234 <__ssputs_r>:
 800d234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d238:	461f      	mov	r7, r3
 800d23a:	688e      	ldr	r6, [r1, #8]
 800d23c:	4682      	mov	sl, r0
 800d23e:	42be      	cmp	r6, r7
 800d240:	460c      	mov	r4, r1
 800d242:	4690      	mov	r8, r2
 800d244:	680b      	ldr	r3, [r1, #0]
 800d246:	d82d      	bhi.n	800d2a4 <__ssputs_r+0x70>
 800d248:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d24c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d250:	d026      	beq.n	800d2a0 <__ssputs_r+0x6c>
 800d252:	6965      	ldr	r5, [r4, #20]
 800d254:	6909      	ldr	r1, [r1, #16]
 800d256:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d25a:	eba3 0901 	sub.w	r9, r3, r1
 800d25e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d262:	1c7b      	adds	r3, r7, #1
 800d264:	444b      	add	r3, r9
 800d266:	106d      	asrs	r5, r5, #1
 800d268:	429d      	cmp	r5, r3
 800d26a:	bf38      	it	cc
 800d26c:	461d      	movcc	r5, r3
 800d26e:	0553      	lsls	r3, r2, #21
 800d270:	d527      	bpl.n	800d2c2 <__ssputs_r+0x8e>
 800d272:	4629      	mov	r1, r5
 800d274:	f7fe fc36 	bl	800bae4 <_malloc_r>
 800d278:	4606      	mov	r6, r0
 800d27a:	b360      	cbz	r0, 800d2d6 <__ssputs_r+0xa2>
 800d27c:	464a      	mov	r2, r9
 800d27e:	6921      	ldr	r1, [r4, #16]
 800d280:	f7fd fd47 	bl	800ad12 <memcpy>
 800d284:	89a3      	ldrh	r3, [r4, #12]
 800d286:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d28a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d28e:	81a3      	strh	r3, [r4, #12]
 800d290:	6126      	str	r6, [r4, #16]
 800d292:	444e      	add	r6, r9
 800d294:	6026      	str	r6, [r4, #0]
 800d296:	463e      	mov	r6, r7
 800d298:	6165      	str	r5, [r4, #20]
 800d29a:	eba5 0509 	sub.w	r5, r5, r9
 800d29e:	60a5      	str	r5, [r4, #8]
 800d2a0:	42be      	cmp	r6, r7
 800d2a2:	d900      	bls.n	800d2a6 <__ssputs_r+0x72>
 800d2a4:	463e      	mov	r6, r7
 800d2a6:	4632      	mov	r2, r6
 800d2a8:	4641      	mov	r1, r8
 800d2aa:	6820      	ldr	r0, [r4, #0]
 800d2ac:	f000 feee 	bl	800e08c <memmove>
 800d2b0:	2000      	movs	r0, #0
 800d2b2:	68a3      	ldr	r3, [r4, #8]
 800d2b4:	1b9b      	subs	r3, r3, r6
 800d2b6:	60a3      	str	r3, [r4, #8]
 800d2b8:	6823      	ldr	r3, [r4, #0]
 800d2ba:	4433      	add	r3, r6
 800d2bc:	6023      	str	r3, [r4, #0]
 800d2be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2c2:	462a      	mov	r2, r5
 800d2c4:	f001 fae9 	bl	800e89a <_realloc_r>
 800d2c8:	4606      	mov	r6, r0
 800d2ca:	2800      	cmp	r0, #0
 800d2cc:	d1e0      	bne.n	800d290 <__ssputs_r+0x5c>
 800d2ce:	4650      	mov	r0, sl
 800d2d0:	6921      	ldr	r1, [r4, #16]
 800d2d2:	f7fe fb95 	bl	800ba00 <_free_r>
 800d2d6:	230c      	movs	r3, #12
 800d2d8:	f8ca 3000 	str.w	r3, [sl]
 800d2dc:	89a3      	ldrh	r3, [r4, #12]
 800d2de:	f04f 30ff 	mov.w	r0, #4294967295
 800d2e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d2e6:	81a3      	strh	r3, [r4, #12]
 800d2e8:	e7e9      	b.n	800d2be <__ssputs_r+0x8a>
	...

0800d2ec <_svfiprintf_r>:
 800d2ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2f0:	4698      	mov	r8, r3
 800d2f2:	898b      	ldrh	r3, [r1, #12]
 800d2f4:	4607      	mov	r7, r0
 800d2f6:	061b      	lsls	r3, r3, #24
 800d2f8:	460d      	mov	r5, r1
 800d2fa:	4614      	mov	r4, r2
 800d2fc:	b09d      	sub	sp, #116	@ 0x74
 800d2fe:	d510      	bpl.n	800d322 <_svfiprintf_r+0x36>
 800d300:	690b      	ldr	r3, [r1, #16]
 800d302:	b973      	cbnz	r3, 800d322 <_svfiprintf_r+0x36>
 800d304:	2140      	movs	r1, #64	@ 0x40
 800d306:	f7fe fbed 	bl	800bae4 <_malloc_r>
 800d30a:	6028      	str	r0, [r5, #0]
 800d30c:	6128      	str	r0, [r5, #16]
 800d30e:	b930      	cbnz	r0, 800d31e <_svfiprintf_r+0x32>
 800d310:	230c      	movs	r3, #12
 800d312:	603b      	str	r3, [r7, #0]
 800d314:	f04f 30ff 	mov.w	r0, #4294967295
 800d318:	b01d      	add	sp, #116	@ 0x74
 800d31a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d31e:	2340      	movs	r3, #64	@ 0x40
 800d320:	616b      	str	r3, [r5, #20]
 800d322:	2300      	movs	r3, #0
 800d324:	9309      	str	r3, [sp, #36]	@ 0x24
 800d326:	2320      	movs	r3, #32
 800d328:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d32c:	2330      	movs	r3, #48	@ 0x30
 800d32e:	f04f 0901 	mov.w	r9, #1
 800d332:	f8cd 800c 	str.w	r8, [sp, #12]
 800d336:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800d4d0 <_svfiprintf_r+0x1e4>
 800d33a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d33e:	4623      	mov	r3, r4
 800d340:	469a      	mov	sl, r3
 800d342:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d346:	b10a      	cbz	r2, 800d34c <_svfiprintf_r+0x60>
 800d348:	2a25      	cmp	r2, #37	@ 0x25
 800d34a:	d1f9      	bne.n	800d340 <_svfiprintf_r+0x54>
 800d34c:	ebba 0b04 	subs.w	fp, sl, r4
 800d350:	d00b      	beq.n	800d36a <_svfiprintf_r+0x7e>
 800d352:	465b      	mov	r3, fp
 800d354:	4622      	mov	r2, r4
 800d356:	4629      	mov	r1, r5
 800d358:	4638      	mov	r0, r7
 800d35a:	f7ff ff6b 	bl	800d234 <__ssputs_r>
 800d35e:	3001      	adds	r0, #1
 800d360:	f000 80a7 	beq.w	800d4b2 <_svfiprintf_r+0x1c6>
 800d364:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d366:	445a      	add	r2, fp
 800d368:	9209      	str	r2, [sp, #36]	@ 0x24
 800d36a:	f89a 3000 	ldrb.w	r3, [sl]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	f000 809f 	beq.w	800d4b2 <_svfiprintf_r+0x1c6>
 800d374:	2300      	movs	r3, #0
 800d376:	f04f 32ff 	mov.w	r2, #4294967295
 800d37a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d37e:	f10a 0a01 	add.w	sl, sl, #1
 800d382:	9304      	str	r3, [sp, #16]
 800d384:	9307      	str	r3, [sp, #28]
 800d386:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d38a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d38c:	4654      	mov	r4, sl
 800d38e:	2205      	movs	r2, #5
 800d390:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d394:	484e      	ldr	r0, [pc, #312]	@ (800d4d0 <_svfiprintf_r+0x1e4>)
 800d396:	f7fd fcae 	bl	800acf6 <memchr>
 800d39a:	9a04      	ldr	r2, [sp, #16]
 800d39c:	b9d8      	cbnz	r0, 800d3d6 <_svfiprintf_r+0xea>
 800d39e:	06d0      	lsls	r0, r2, #27
 800d3a0:	bf44      	itt	mi
 800d3a2:	2320      	movmi	r3, #32
 800d3a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d3a8:	0711      	lsls	r1, r2, #28
 800d3aa:	bf44      	itt	mi
 800d3ac:	232b      	movmi	r3, #43	@ 0x2b
 800d3ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d3b2:	f89a 3000 	ldrb.w	r3, [sl]
 800d3b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d3b8:	d015      	beq.n	800d3e6 <_svfiprintf_r+0xfa>
 800d3ba:	4654      	mov	r4, sl
 800d3bc:	2000      	movs	r0, #0
 800d3be:	f04f 0c0a 	mov.w	ip, #10
 800d3c2:	9a07      	ldr	r2, [sp, #28]
 800d3c4:	4621      	mov	r1, r4
 800d3c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d3ca:	3b30      	subs	r3, #48	@ 0x30
 800d3cc:	2b09      	cmp	r3, #9
 800d3ce:	d94b      	bls.n	800d468 <_svfiprintf_r+0x17c>
 800d3d0:	b1b0      	cbz	r0, 800d400 <_svfiprintf_r+0x114>
 800d3d2:	9207      	str	r2, [sp, #28]
 800d3d4:	e014      	b.n	800d400 <_svfiprintf_r+0x114>
 800d3d6:	eba0 0308 	sub.w	r3, r0, r8
 800d3da:	fa09 f303 	lsl.w	r3, r9, r3
 800d3de:	4313      	orrs	r3, r2
 800d3e0:	46a2      	mov	sl, r4
 800d3e2:	9304      	str	r3, [sp, #16]
 800d3e4:	e7d2      	b.n	800d38c <_svfiprintf_r+0xa0>
 800d3e6:	9b03      	ldr	r3, [sp, #12]
 800d3e8:	1d19      	adds	r1, r3, #4
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	9103      	str	r1, [sp, #12]
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	bfbb      	ittet	lt
 800d3f2:	425b      	neglt	r3, r3
 800d3f4:	f042 0202 	orrlt.w	r2, r2, #2
 800d3f8:	9307      	strge	r3, [sp, #28]
 800d3fa:	9307      	strlt	r3, [sp, #28]
 800d3fc:	bfb8      	it	lt
 800d3fe:	9204      	strlt	r2, [sp, #16]
 800d400:	7823      	ldrb	r3, [r4, #0]
 800d402:	2b2e      	cmp	r3, #46	@ 0x2e
 800d404:	d10a      	bne.n	800d41c <_svfiprintf_r+0x130>
 800d406:	7863      	ldrb	r3, [r4, #1]
 800d408:	2b2a      	cmp	r3, #42	@ 0x2a
 800d40a:	d132      	bne.n	800d472 <_svfiprintf_r+0x186>
 800d40c:	9b03      	ldr	r3, [sp, #12]
 800d40e:	3402      	adds	r4, #2
 800d410:	1d1a      	adds	r2, r3, #4
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	9203      	str	r2, [sp, #12]
 800d416:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d41a:	9305      	str	r3, [sp, #20]
 800d41c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800d4d4 <_svfiprintf_r+0x1e8>
 800d420:	2203      	movs	r2, #3
 800d422:	4650      	mov	r0, sl
 800d424:	7821      	ldrb	r1, [r4, #0]
 800d426:	f7fd fc66 	bl	800acf6 <memchr>
 800d42a:	b138      	cbz	r0, 800d43c <_svfiprintf_r+0x150>
 800d42c:	2240      	movs	r2, #64	@ 0x40
 800d42e:	9b04      	ldr	r3, [sp, #16]
 800d430:	eba0 000a 	sub.w	r0, r0, sl
 800d434:	4082      	lsls	r2, r0
 800d436:	4313      	orrs	r3, r2
 800d438:	3401      	adds	r4, #1
 800d43a:	9304      	str	r3, [sp, #16]
 800d43c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d440:	2206      	movs	r2, #6
 800d442:	4825      	ldr	r0, [pc, #148]	@ (800d4d8 <_svfiprintf_r+0x1ec>)
 800d444:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d448:	f7fd fc55 	bl	800acf6 <memchr>
 800d44c:	2800      	cmp	r0, #0
 800d44e:	d036      	beq.n	800d4be <_svfiprintf_r+0x1d2>
 800d450:	4b22      	ldr	r3, [pc, #136]	@ (800d4dc <_svfiprintf_r+0x1f0>)
 800d452:	bb1b      	cbnz	r3, 800d49c <_svfiprintf_r+0x1b0>
 800d454:	9b03      	ldr	r3, [sp, #12]
 800d456:	3307      	adds	r3, #7
 800d458:	f023 0307 	bic.w	r3, r3, #7
 800d45c:	3308      	adds	r3, #8
 800d45e:	9303      	str	r3, [sp, #12]
 800d460:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d462:	4433      	add	r3, r6
 800d464:	9309      	str	r3, [sp, #36]	@ 0x24
 800d466:	e76a      	b.n	800d33e <_svfiprintf_r+0x52>
 800d468:	460c      	mov	r4, r1
 800d46a:	2001      	movs	r0, #1
 800d46c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d470:	e7a8      	b.n	800d3c4 <_svfiprintf_r+0xd8>
 800d472:	2300      	movs	r3, #0
 800d474:	f04f 0c0a 	mov.w	ip, #10
 800d478:	4619      	mov	r1, r3
 800d47a:	3401      	adds	r4, #1
 800d47c:	9305      	str	r3, [sp, #20]
 800d47e:	4620      	mov	r0, r4
 800d480:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d484:	3a30      	subs	r2, #48	@ 0x30
 800d486:	2a09      	cmp	r2, #9
 800d488:	d903      	bls.n	800d492 <_svfiprintf_r+0x1a6>
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d0c6      	beq.n	800d41c <_svfiprintf_r+0x130>
 800d48e:	9105      	str	r1, [sp, #20]
 800d490:	e7c4      	b.n	800d41c <_svfiprintf_r+0x130>
 800d492:	4604      	mov	r4, r0
 800d494:	2301      	movs	r3, #1
 800d496:	fb0c 2101 	mla	r1, ip, r1, r2
 800d49a:	e7f0      	b.n	800d47e <_svfiprintf_r+0x192>
 800d49c:	ab03      	add	r3, sp, #12
 800d49e:	9300      	str	r3, [sp, #0]
 800d4a0:	462a      	mov	r2, r5
 800d4a2:	4638      	mov	r0, r7
 800d4a4:	4b0e      	ldr	r3, [pc, #56]	@ (800d4e0 <_svfiprintf_r+0x1f4>)
 800d4a6:	a904      	add	r1, sp, #16
 800d4a8:	f7fc faaa 	bl	8009a00 <_printf_float>
 800d4ac:	1c42      	adds	r2, r0, #1
 800d4ae:	4606      	mov	r6, r0
 800d4b0:	d1d6      	bne.n	800d460 <_svfiprintf_r+0x174>
 800d4b2:	89ab      	ldrh	r3, [r5, #12]
 800d4b4:	065b      	lsls	r3, r3, #25
 800d4b6:	f53f af2d 	bmi.w	800d314 <_svfiprintf_r+0x28>
 800d4ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d4bc:	e72c      	b.n	800d318 <_svfiprintf_r+0x2c>
 800d4be:	ab03      	add	r3, sp, #12
 800d4c0:	9300      	str	r3, [sp, #0]
 800d4c2:	462a      	mov	r2, r5
 800d4c4:	4638      	mov	r0, r7
 800d4c6:	4b06      	ldr	r3, [pc, #24]	@ (800d4e0 <_svfiprintf_r+0x1f4>)
 800d4c8:	a904      	add	r1, sp, #16
 800d4ca:	f7fc fd37 	bl	8009f3c <_printf_i>
 800d4ce:	e7ed      	b.n	800d4ac <_svfiprintf_r+0x1c0>
 800d4d0:	0800ee15 	.word	0x0800ee15
 800d4d4:	0800ee1b 	.word	0x0800ee1b
 800d4d8:	0800ee1f 	.word	0x0800ee1f
 800d4dc:	08009a01 	.word	0x08009a01
 800d4e0:	0800d235 	.word	0x0800d235

0800d4e4 <_sungetc_r>:
 800d4e4:	b538      	push	{r3, r4, r5, lr}
 800d4e6:	1c4b      	adds	r3, r1, #1
 800d4e8:	4614      	mov	r4, r2
 800d4ea:	d103      	bne.n	800d4f4 <_sungetc_r+0x10>
 800d4ec:	f04f 35ff 	mov.w	r5, #4294967295
 800d4f0:	4628      	mov	r0, r5
 800d4f2:	bd38      	pop	{r3, r4, r5, pc}
 800d4f4:	8993      	ldrh	r3, [r2, #12]
 800d4f6:	b2cd      	uxtb	r5, r1
 800d4f8:	f023 0320 	bic.w	r3, r3, #32
 800d4fc:	8193      	strh	r3, [r2, #12]
 800d4fe:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d500:	6852      	ldr	r2, [r2, #4]
 800d502:	b18b      	cbz	r3, 800d528 <_sungetc_r+0x44>
 800d504:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d506:	4293      	cmp	r3, r2
 800d508:	dd08      	ble.n	800d51c <_sungetc_r+0x38>
 800d50a:	6823      	ldr	r3, [r4, #0]
 800d50c:	1e5a      	subs	r2, r3, #1
 800d50e:	6022      	str	r2, [r4, #0]
 800d510:	f803 5c01 	strb.w	r5, [r3, #-1]
 800d514:	6863      	ldr	r3, [r4, #4]
 800d516:	3301      	adds	r3, #1
 800d518:	6063      	str	r3, [r4, #4]
 800d51a:	e7e9      	b.n	800d4f0 <_sungetc_r+0xc>
 800d51c:	4621      	mov	r1, r4
 800d51e:	f000 fd7d 	bl	800e01c <__submore>
 800d522:	2800      	cmp	r0, #0
 800d524:	d0f1      	beq.n	800d50a <_sungetc_r+0x26>
 800d526:	e7e1      	b.n	800d4ec <_sungetc_r+0x8>
 800d528:	6921      	ldr	r1, [r4, #16]
 800d52a:	6823      	ldr	r3, [r4, #0]
 800d52c:	b151      	cbz	r1, 800d544 <_sungetc_r+0x60>
 800d52e:	4299      	cmp	r1, r3
 800d530:	d208      	bcs.n	800d544 <_sungetc_r+0x60>
 800d532:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800d536:	42a9      	cmp	r1, r5
 800d538:	d104      	bne.n	800d544 <_sungetc_r+0x60>
 800d53a:	3b01      	subs	r3, #1
 800d53c:	3201      	adds	r2, #1
 800d53e:	6023      	str	r3, [r4, #0]
 800d540:	6062      	str	r2, [r4, #4]
 800d542:	e7d5      	b.n	800d4f0 <_sungetc_r+0xc>
 800d544:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800d548:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d54c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d54e:	2303      	movs	r3, #3
 800d550:	63a3      	str	r3, [r4, #56]	@ 0x38
 800d552:	4623      	mov	r3, r4
 800d554:	f803 5f46 	strb.w	r5, [r3, #70]!
 800d558:	6023      	str	r3, [r4, #0]
 800d55a:	2301      	movs	r3, #1
 800d55c:	e7dc      	b.n	800d518 <_sungetc_r+0x34>

0800d55e <__ssrefill_r>:
 800d55e:	b510      	push	{r4, lr}
 800d560:	460c      	mov	r4, r1
 800d562:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800d564:	b169      	cbz	r1, 800d582 <__ssrefill_r+0x24>
 800d566:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d56a:	4299      	cmp	r1, r3
 800d56c:	d001      	beq.n	800d572 <__ssrefill_r+0x14>
 800d56e:	f7fe fa47 	bl	800ba00 <_free_r>
 800d572:	2000      	movs	r0, #0
 800d574:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d576:	6360      	str	r0, [r4, #52]	@ 0x34
 800d578:	6063      	str	r3, [r4, #4]
 800d57a:	b113      	cbz	r3, 800d582 <__ssrefill_r+0x24>
 800d57c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d57e:	6023      	str	r3, [r4, #0]
 800d580:	bd10      	pop	{r4, pc}
 800d582:	6923      	ldr	r3, [r4, #16]
 800d584:	f04f 30ff 	mov.w	r0, #4294967295
 800d588:	6023      	str	r3, [r4, #0]
 800d58a:	2300      	movs	r3, #0
 800d58c:	6063      	str	r3, [r4, #4]
 800d58e:	89a3      	ldrh	r3, [r4, #12]
 800d590:	f043 0320 	orr.w	r3, r3, #32
 800d594:	81a3      	strh	r3, [r4, #12]
 800d596:	e7f3      	b.n	800d580 <__ssrefill_r+0x22>

0800d598 <__ssvfiscanf_r>:
 800d598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d59c:	460c      	mov	r4, r1
 800d59e:	2100      	movs	r1, #0
 800d5a0:	4606      	mov	r6, r0
 800d5a2:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800d5a6:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800d5aa:	49ab      	ldr	r1, [pc, #684]	@ (800d858 <__ssvfiscanf_r+0x2c0>)
 800d5ac:	f10d 0804 	add.w	r8, sp, #4
 800d5b0:	91a0      	str	r1, [sp, #640]	@ 0x280
 800d5b2:	49aa      	ldr	r1, [pc, #680]	@ (800d85c <__ssvfiscanf_r+0x2c4>)
 800d5b4:	4faa      	ldr	r7, [pc, #680]	@ (800d860 <__ssvfiscanf_r+0x2c8>)
 800d5b6:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800d5ba:	91a1      	str	r1, [sp, #644]	@ 0x284
 800d5bc:	9300      	str	r3, [sp, #0]
 800d5be:	f892 9000 	ldrb.w	r9, [r2]
 800d5c2:	f1b9 0f00 	cmp.w	r9, #0
 800d5c6:	f000 8159 	beq.w	800d87c <__ssvfiscanf_r+0x2e4>
 800d5ca:	f817 3009 	ldrb.w	r3, [r7, r9]
 800d5ce:	1c55      	adds	r5, r2, #1
 800d5d0:	f013 0308 	ands.w	r3, r3, #8
 800d5d4:	d019      	beq.n	800d60a <__ssvfiscanf_r+0x72>
 800d5d6:	6863      	ldr	r3, [r4, #4]
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	dd0f      	ble.n	800d5fc <__ssvfiscanf_r+0x64>
 800d5dc:	6823      	ldr	r3, [r4, #0]
 800d5de:	781a      	ldrb	r2, [r3, #0]
 800d5e0:	5cba      	ldrb	r2, [r7, r2]
 800d5e2:	0712      	lsls	r2, r2, #28
 800d5e4:	d401      	bmi.n	800d5ea <__ssvfiscanf_r+0x52>
 800d5e6:	462a      	mov	r2, r5
 800d5e8:	e7e9      	b.n	800d5be <__ssvfiscanf_r+0x26>
 800d5ea:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d5ec:	3301      	adds	r3, #1
 800d5ee:	3201      	adds	r2, #1
 800d5f0:	9245      	str	r2, [sp, #276]	@ 0x114
 800d5f2:	6862      	ldr	r2, [r4, #4]
 800d5f4:	6023      	str	r3, [r4, #0]
 800d5f6:	3a01      	subs	r2, #1
 800d5f8:	6062      	str	r2, [r4, #4]
 800d5fa:	e7ec      	b.n	800d5d6 <__ssvfiscanf_r+0x3e>
 800d5fc:	4621      	mov	r1, r4
 800d5fe:	4630      	mov	r0, r6
 800d600:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d602:	4798      	blx	r3
 800d604:	2800      	cmp	r0, #0
 800d606:	d0e9      	beq.n	800d5dc <__ssvfiscanf_r+0x44>
 800d608:	e7ed      	b.n	800d5e6 <__ssvfiscanf_r+0x4e>
 800d60a:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800d60e:	f040 8086 	bne.w	800d71e <__ssvfiscanf_r+0x186>
 800d612:	9341      	str	r3, [sp, #260]	@ 0x104
 800d614:	9343      	str	r3, [sp, #268]	@ 0x10c
 800d616:	7853      	ldrb	r3, [r2, #1]
 800d618:	2b2a      	cmp	r3, #42	@ 0x2a
 800d61a:	bf04      	itt	eq
 800d61c:	2310      	moveq	r3, #16
 800d61e:	1c95      	addeq	r5, r2, #2
 800d620:	f04f 020a 	mov.w	r2, #10
 800d624:	bf08      	it	eq
 800d626:	9341      	streq	r3, [sp, #260]	@ 0x104
 800d628:	46aa      	mov	sl, r5
 800d62a:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800d62e:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800d632:	2b09      	cmp	r3, #9
 800d634:	d91e      	bls.n	800d674 <__ssvfiscanf_r+0xdc>
 800d636:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 800d864 <__ssvfiscanf_r+0x2cc>
 800d63a:	2203      	movs	r2, #3
 800d63c:	4658      	mov	r0, fp
 800d63e:	f7fd fb5a 	bl	800acf6 <memchr>
 800d642:	b138      	cbz	r0, 800d654 <__ssvfiscanf_r+0xbc>
 800d644:	2301      	movs	r3, #1
 800d646:	4655      	mov	r5, sl
 800d648:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d64a:	eba0 000b 	sub.w	r0, r0, fp
 800d64e:	4083      	lsls	r3, r0
 800d650:	4313      	orrs	r3, r2
 800d652:	9341      	str	r3, [sp, #260]	@ 0x104
 800d654:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d658:	2b78      	cmp	r3, #120	@ 0x78
 800d65a:	d806      	bhi.n	800d66a <__ssvfiscanf_r+0xd2>
 800d65c:	2b57      	cmp	r3, #87	@ 0x57
 800d65e:	d810      	bhi.n	800d682 <__ssvfiscanf_r+0xea>
 800d660:	2b25      	cmp	r3, #37	@ 0x25
 800d662:	d05c      	beq.n	800d71e <__ssvfiscanf_r+0x186>
 800d664:	d856      	bhi.n	800d714 <__ssvfiscanf_r+0x17c>
 800d666:	2b00      	cmp	r3, #0
 800d668:	d074      	beq.n	800d754 <__ssvfiscanf_r+0x1bc>
 800d66a:	2303      	movs	r3, #3
 800d66c:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d66e:	230a      	movs	r3, #10
 800d670:	9342      	str	r3, [sp, #264]	@ 0x108
 800d672:	e087      	b.n	800d784 <__ssvfiscanf_r+0x1ec>
 800d674:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800d676:	4655      	mov	r5, sl
 800d678:	fb02 1103 	mla	r1, r2, r3, r1
 800d67c:	3930      	subs	r1, #48	@ 0x30
 800d67e:	9143      	str	r1, [sp, #268]	@ 0x10c
 800d680:	e7d2      	b.n	800d628 <__ssvfiscanf_r+0x90>
 800d682:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800d686:	2a20      	cmp	r2, #32
 800d688:	d8ef      	bhi.n	800d66a <__ssvfiscanf_r+0xd2>
 800d68a:	a101      	add	r1, pc, #4	@ (adr r1, 800d690 <__ssvfiscanf_r+0xf8>)
 800d68c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d690:	0800d763 	.word	0x0800d763
 800d694:	0800d66b 	.word	0x0800d66b
 800d698:	0800d66b 	.word	0x0800d66b
 800d69c:	0800d7bd 	.word	0x0800d7bd
 800d6a0:	0800d66b 	.word	0x0800d66b
 800d6a4:	0800d66b 	.word	0x0800d66b
 800d6a8:	0800d66b 	.word	0x0800d66b
 800d6ac:	0800d66b 	.word	0x0800d66b
 800d6b0:	0800d66b 	.word	0x0800d66b
 800d6b4:	0800d66b 	.word	0x0800d66b
 800d6b8:	0800d66b 	.word	0x0800d66b
 800d6bc:	0800d7d3 	.word	0x0800d7d3
 800d6c0:	0800d7b9 	.word	0x0800d7b9
 800d6c4:	0800d71b 	.word	0x0800d71b
 800d6c8:	0800d71b 	.word	0x0800d71b
 800d6cc:	0800d71b 	.word	0x0800d71b
 800d6d0:	0800d66b 	.word	0x0800d66b
 800d6d4:	0800d775 	.word	0x0800d775
 800d6d8:	0800d66b 	.word	0x0800d66b
 800d6dc:	0800d66b 	.word	0x0800d66b
 800d6e0:	0800d66b 	.word	0x0800d66b
 800d6e4:	0800d66b 	.word	0x0800d66b
 800d6e8:	0800d7e3 	.word	0x0800d7e3
 800d6ec:	0800d77d 	.word	0x0800d77d
 800d6f0:	0800d75b 	.word	0x0800d75b
 800d6f4:	0800d66b 	.word	0x0800d66b
 800d6f8:	0800d66b 	.word	0x0800d66b
 800d6fc:	0800d7df 	.word	0x0800d7df
 800d700:	0800d66b 	.word	0x0800d66b
 800d704:	0800d7b9 	.word	0x0800d7b9
 800d708:	0800d66b 	.word	0x0800d66b
 800d70c:	0800d66b 	.word	0x0800d66b
 800d710:	0800d763 	.word	0x0800d763
 800d714:	3b45      	subs	r3, #69	@ 0x45
 800d716:	2b02      	cmp	r3, #2
 800d718:	d8a7      	bhi.n	800d66a <__ssvfiscanf_r+0xd2>
 800d71a:	2305      	movs	r3, #5
 800d71c:	e031      	b.n	800d782 <__ssvfiscanf_r+0x1ea>
 800d71e:	6863      	ldr	r3, [r4, #4]
 800d720:	2b00      	cmp	r3, #0
 800d722:	dd0d      	ble.n	800d740 <__ssvfiscanf_r+0x1a8>
 800d724:	6823      	ldr	r3, [r4, #0]
 800d726:	781a      	ldrb	r2, [r3, #0]
 800d728:	454a      	cmp	r2, r9
 800d72a:	f040 80a7 	bne.w	800d87c <__ssvfiscanf_r+0x2e4>
 800d72e:	3301      	adds	r3, #1
 800d730:	6862      	ldr	r2, [r4, #4]
 800d732:	6023      	str	r3, [r4, #0]
 800d734:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800d736:	3a01      	subs	r2, #1
 800d738:	3301      	adds	r3, #1
 800d73a:	6062      	str	r2, [r4, #4]
 800d73c:	9345      	str	r3, [sp, #276]	@ 0x114
 800d73e:	e752      	b.n	800d5e6 <__ssvfiscanf_r+0x4e>
 800d740:	4621      	mov	r1, r4
 800d742:	4630      	mov	r0, r6
 800d744:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d746:	4798      	blx	r3
 800d748:	2800      	cmp	r0, #0
 800d74a:	d0eb      	beq.n	800d724 <__ssvfiscanf_r+0x18c>
 800d74c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d74e:	2800      	cmp	r0, #0
 800d750:	f040 808c 	bne.w	800d86c <__ssvfiscanf_r+0x2d4>
 800d754:	f04f 30ff 	mov.w	r0, #4294967295
 800d758:	e08c      	b.n	800d874 <__ssvfiscanf_r+0x2dc>
 800d75a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d75c:	f042 0220 	orr.w	r2, r2, #32
 800d760:	9241      	str	r2, [sp, #260]	@ 0x104
 800d762:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d764:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d768:	9241      	str	r2, [sp, #260]	@ 0x104
 800d76a:	2210      	movs	r2, #16
 800d76c:	2b6e      	cmp	r3, #110	@ 0x6e
 800d76e:	9242      	str	r2, [sp, #264]	@ 0x108
 800d770:	d902      	bls.n	800d778 <__ssvfiscanf_r+0x1e0>
 800d772:	e005      	b.n	800d780 <__ssvfiscanf_r+0x1e8>
 800d774:	2300      	movs	r3, #0
 800d776:	9342      	str	r3, [sp, #264]	@ 0x108
 800d778:	2303      	movs	r3, #3
 800d77a:	e002      	b.n	800d782 <__ssvfiscanf_r+0x1ea>
 800d77c:	2308      	movs	r3, #8
 800d77e:	9342      	str	r3, [sp, #264]	@ 0x108
 800d780:	2304      	movs	r3, #4
 800d782:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d784:	6863      	ldr	r3, [r4, #4]
 800d786:	2b00      	cmp	r3, #0
 800d788:	dd39      	ble.n	800d7fe <__ssvfiscanf_r+0x266>
 800d78a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d78c:	0659      	lsls	r1, r3, #25
 800d78e:	d404      	bmi.n	800d79a <__ssvfiscanf_r+0x202>
 800d790:	6823      	ldr	r3, [r4, #0]
 800d792:	781a      	ldrb	r2, [r3, #0]
 800d794:	5cba      	ldrb	r2, [r7, r2]
 800d796:	0712      	lsls	r2, r2, #28
 800d798:	d438      	bmi.n	800d80c <__ssvfiscanf_r+0x274>
 800d79a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800d79c:	2b02      	cmp	r3, #2
 800d79e:	dc47      	bgt.n	800d830 <__ssvfiscanf_r+0x298>
 800d7a0:	466b      	mov	r3, sp
 800d7a2:	4622      	mov	r2, r4
 800d7a4:	4630      	mov	r0, r6
 800d7a6:	a941      	add	r1, sp, #260	@ 0x104
 800d7a8:	f000 f9aa 	bl	800db00 <_scanf_chars>
 800d7ac:	2801      	cmp	r0, #1
 800d7ae:	d065      	beq.n	800d87c <__ssvfiscanf_r+0x2e4>
 800d7b0:	2802      	cmp	r0, #2
 800d7b2:	f47f af18 	bne.w	800d5e6 <__ssvfiscanf_r+0x4e>
 800d7b6:	e7c9      	b.n	800d74c <__ssvfiscanf_r+0x1b4>
 800d7b8:	220a      	movs	r2, #10
 800d7ba:	e7d7      	b.n	800d76c <__ssvfiscanf_r+0x1d4>
 800d7bc:	4629      	mov	r1, r5
 800d7be:	4640      	mov	r0, r8
 800d7c0:	f000 fbf3 	bl	800dfaa <__sccl>
 800d7c4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d7c6:	4605      	mov	r5, r0
 800d7c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7cc:	9341      	str	r3, [sp, #260]	@ 0x104
 800d7ce:	2301      	movs	r3, #1
 800d7d0:	e7d7      	b.n	800d782 <__ssvfiscanf_r+0x1ea>
 800d7d2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d7d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7d8:	9341      	str	r3, [sp, #260]	@ 0x104
 800d7da:	2300      	movs	r3, #0
 800d7dc:	e7d1      	b.n	800d782 <__ssvfiscanf_r+0x1ea>
 800d7de:	2302      	movs	r3, #2
 800d7e0:	e7cf      	b.n	800d782 <__ssvfiscanf_r+0x1ea>
 800d7e2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800d7e4:	06c3      	lsls	r3, r0, #27
 800d7e6:	f53f aefe 	bmi.w	800d5e6 <__ssvfiscanf_r+0x4e>
 800d7ea:	9b00      	ldr	r3, [sp, #0]
 800d7ec:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d7ee:	1d19      	adds	r1, r3, #4
 800d7f0:	9100      	str	r1, [sp, #0]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	07c0      	lsls	r0, r0, #31
 800d7f6:	bf4c      	ite	mi
 800d7f8:	801a      	strhmi	r2, [r3, #0]
 800d7fa:	601a      	strpl	r2, [r3, #0]
 800d7fc:	e6f3      	b.n	800d5e6 <__ssvfiscanf_r+0x4e>
 800d7fe:	4621      	mov	r1, r4
 800d800:	4630      	mov	r0, r6
 800d802:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d804:	4798      	blx	r3
 800d806:	2800      	cmp	r0, #0
 800d808:	d0bf      	beq.n	800d78a <__ssvfiscanf_r+0x1f2>
 800d80a:	e79f      	b.n	800d74c <__ssvfiscanf_r+0x1b4>
 800d80c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d80e:	3201      	adds	r2, #1
 800d810:	9245      	str	r2, [sp, #276]	@ 0x114
 800d812:	6862      	ldr	r2, [r4, #4]
 800d814:	3a01      	subs	r2, #1
 800d816:	2a00      	cmp	r2, #0
 800d818:	6062      	str	r2, [r4, #4]
 800d81a:	dd02      	ble.n	800d822 <__ssvfiscanf_r+0x28a>
 800d81c:	3301      	adds	r3, #1
 800d81e:	6023      	str	r3, [r4, #0]
 800d820:	e7b6      	b.n	800d790 <__ssvfiscanf_r+0x1f8>
 800d822:	4621      	mov	r1, r4
 800d824:	4630      	mov	r0, r6
 800d826:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d828:	4798      	blx	r3
 800d82a:	2800      	cmp	r0, #0
 800d82c:	d0b0      	beq.n	800d790 <__ssvfiscanf_r+0x1f8>
 800d82e:	e78d      	b.n	800d74c <__ssvfiscanf_r+0x1b4>
 800d830:	2b04      	cmp	r3, #4
 800d832:	dc06      	bgt.n	800d842 <__ssvfiscanf_r+0x2aa>
 800d834:	466b      	mov	r3, sp
 800d836:	4622      	mov	r2, r4
 800d838:	4630      	mov	r0, r6
 800d83a:	a941      	add	r1, sp, #260	@ 0x104
 800d83c:	f000 f9ba 	bl	800dbb4 <_scanf_i>
 800d840:	e7b4      	b.n	800d7ac <__ssvfiscanf_r+0x214>
 800d842:	4b09      	ldr	r3, [pc, #36]	@ (800d868 <__ssvfiscanf_r+0x2d0>)
 800d844:	2b00      	cmp	r3, #0
 800d846:	f43f aece 	beq.w	800d5e6 <__ssvfiscanf_r+0x4e>
 800d84a:	466b      	mov	r3, sp
 800d84c:	4622      	mov	r2, r4
 800d84e:	4630      	mov	r0, r6
 800d850:	a941      	add	r1, sp, #260	@ 0x104
 800d852:	f7fc fc91 	bl	800a178 <_scanf_float>
 800d856:	e7a9      	b.n	800d7ac <__ssvfiscanf_r+0x214>
 800d858:	0800d4e5 	.word	0x0800d4e5
 800d85c:	0800d55f 	.word	0x0800d55f
 800d860:	0800eff9 	.word	0x0800eff9
 800d864:	0800ee1b 	.word	0x0800ee1b
 800d868:	0800a179 	.word	0x0800a179
 800d86c:	89a3      	ldrh	r3, [r4, #12]
 800d86e:	065b      	lsls	r3, r3, #25
 800d870:	f53f af70 	bmi.w	800d754 <__ssvfiscanf_r+0x1bc>
 800d874:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800d878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d87c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d87e:	e7f9      	b.n	800d874 <__ssvfiscanf_r+0x2dc>

0800d880 <__sfputc_r>:
 800d880:	6893      	ldr	r3, [r2, #8]
 800d882:	b410      	push	{r4}
 800d884:	3b01      	subs	r3, #1
 800d886:	2b00      	cmp	r3, #0
 800d888:	6093      	str	r3, [r2, #8]
 800d88a:	da07      	bge.n	800d89c <__sfputc_r+0x1c>
 800d88c:	6994      	ldr	r4, [r2, #24]
 800d88e:	42a3      	cmp	r3, r4
 800d890:	db01      	blt.n	800d896 <__sfputc_r+0x16>
 800d892:	290a      	cmp	r1, #10
 800d894:	d102      	bne.n	800d89c <__sfputc_r+0x1c>
 800d896:	bc10      	pop	{r4}
 800d898:	f7fd b903 	b.w	800aaa2 <__swbuf_r>
 800d89c:	6813      	ldr	r3, [r2, #0]
 800d89e:	1c58      	adds	r0, r3, #1
 800d8a0:	6010      	str	r0, [r2, #0]
 800d8a2:	7019      	strb	r1, [r3, #0]
 800d8a4:	4608      	mov	r0, r1
 800d8a6:	bc10      	pop	{r4}
 800d8a8:	4770      	bx	lr

0800d8aa <__sfputs_r>:
 800d8aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8ac:	4606      	mov	r6, r0
 800d8ae:	460f      	mov	r7, r1
 800d8b0:	4614      	mov	r4, r2
 800d8b2:	18d5      	adds	r5, r2, r3
 800d8b4:	42ac      	cmp	r4, r5
 800d8b6:	d101      	bne.n	800d8bc <__sfputs_r+0x12>
 800d8b8:	2000      	movs	r0, #0
 800d8ba:	e007      	b.n	800d8cc <__sfputs_r+0x22>
 800d8bc:	463a      	mov	r2, r7
 800d8be:	4630      	mov	r0, r6
 800d8c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8c4:	f7ff ffdc 	bl	800d880 <__sfputc_r>
 800d8c8:	1c43      	adds	r3, r0, #1
 800d8ca:	d1f3      	bne.n	800d8b4 <__sfputs_r+0xa>
 800d8cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d8d0 <_vfiprintf_r>:
 800d8d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8d4:	460d      	mov	r5, r1
 800d8d6:	4614      	mov	r4, r2
 800d8d8:	4698      	mov	r8, r3
 800d8da:	4606      	mov	r6, r0
 800d8dc:	b09d      	sub	sp, #116	@ 0x74
 800d8de:	b118      	cbz	r0, 800d8e8 <_vfiprintf_r+0x18>
 800d8e0:	6a03      	ldr	r3, [r0, #32]
 800d8e2:	b90b      	cbnz	r3, 800d8e8 <_vfiprintf_r+0x18>
 800d8e4:	f7fc fede 	bl	800a6a4 <__sinit>
 800d8e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8ea:	07d9      	lsls	r1, r3, #31
 800d8ec:	d405      	bmi.n	800d8fa <_vfiprintf_r+0x2a>
 800d8ee:	89ab      	ldrh	r3, [r5, #12]
 800d8f0:	059a      	lsls	r2, r3, #22
 800d8f2:	d402      	bmi.n	800d8fa <_vfiprintf_r+0x2a>
 800d8f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d8f6:	f7fd f9fc 	bl	800acf2 <__retarget_lock_acquire_recursive>
 800d8fa:	89ab      	ldrh	r3, [r5, #12]
 800d8fc:	071b      	lsls	r3, r3, #28
 800d8fe:	d501      	bpl.n	800d904 <_vfiprintf_r+0x34>
 800d900:	692b      	ldr	r3, [r5, #16]
 800d902:	b99b      	cbnz	r3, 800d92c <_vfiprintf_r+0x5c>
 800d904:	4629      	mov	r1, r5
 800d906:	4630      	mov	r0, r6
 800d908:	f7fd f90a 	bl	800ab20 <__swsetup_r>
 800d90c:	b170      	cbz	r0, 800d92c <_vfiprintf_r+0x5c>
 800d90e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d910:	07dc      	lsls	r4, r3, #31
 800d912:	d504      	bpl.n	800d91e <_vfiprintf_r+0x4e>
 800d914:	f04f 30ff 	mov.w	r0, #4294967295
 800d918:	b01d      	add	sp, #116	@ 0x74
 800d91a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d91e:	89ab      	ldrh	r3, [r5, #12]
 800d920:	0598      	lsls	r0, r3, #22
 800d922:	d4f7      	bmi.n	800d914 <_vfiprintf_r+0x44>
 800d924:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d926:	f7fd f9e5 	bl	800acf4 <__retarget_lock_release_recursive>
 800d92a:	e7f3      	b.n	800d914 <_vfiprintf_r+0x44>
 800d92c:	2300      	movs	r3, #0
 800d92e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d930:	2320      	movs	r3, #32
 800d932:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d936:	2330      	movs	r3, #48	@ 0x30
 800d938:	f04f 0901 	mov.w	r9, #1
 800d93c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d940:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800daec <_vfiprintf_r+0x21c>
 800d944:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d948:	4623      	mov	r3, r4
 800d94a:	469a      	mov	sl, r3
 800d94c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d950:	b10a      	cbz	r2, 800d956 <_vfiprintf_r+0x86>
 800d952:	2a25      	cmp	r2, #37	@ 0x25
 800d954:	d1f9      	bne.n	800d94a <_vfiprintf_r+0x7a>
 800d956:	ebba 0b04 	subs.w	fp, sl, r4
 800d95a:	d00b      	beq.n	800d974 <_vfiprintf_r+0xa4>
 800d95c:	465b      	mov	r3, fp
 800d95e:	4622      	mov	r2, r4
 800d960:	4629      	mov	r1, r5
 800d962:	4630      	mov	r0, r6
 800d964:	f7ff ffa1 	bl	800d8aa <__sfputs_r>
 800d968:	3001      	adds	r0, #1
 800d96a:	f000 80a7 	beq.w	800dabc <_vfiprintf_r+0x1ec>
 800d96e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d970:	445a      	add	r2, fp
 800d972:	9209      	str	r2, [sp, #36]	@ 0x24
 800d974:	f89a 3000 	ldrb.w	r3, [sl]
 800d978:	2b00      	cmp	r3, #0
 800d97a:	f000 809f 	beq.w	800dabc <_vfiprintf_r+0x1ec>
 800d97e:	2300      	movs	r3, #0
 800d980:	f04f 32ff 	mov.w	r2, #4294967295
 800d984:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d988:	f10a 0a01 	add.w	sl, sl, #1
 800d98c:	9304      	str	r3, [sp, #16]
 800d98e:	9307      	str	r3, [sp, #28]
 800d990:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d994:	931a      	str	r3, [sp, #104]	@ 0x68
 800d996:	4654      	mov	r4, sl
 800d998:	2205      	movs	r2, #5
 800d99a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d99e:	4853      	ldr	r0, [pc, #332]	@ (800daec <_vfiprintf_r+0x21c>)
 800d9a0:	f7fd f9a9 	bl	800acf6 <memchr>
 800d9a4:	9a04      	ldr	r2, [sp, #16]
 800d9a6:	b9d8      	cbnz	r0, 800d9e0 <_vfiprintf_r+0x110>
 800d9a8:	06d1      	lsls	r1, r2, #27
 800d9aa:	bf44      	itt	mi
 800d9ac:	2320      	movmi	r3, #32
 800d9ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9b2:	0713      	lsls	r3, r2, #28
 800d9b4:	bf44      	itt	mi
 800d9b6:	232b      	movmi	r3, #43	@ 0x2b
 800d9b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9bc:	f89a 3000 	ldrb.w	r3, [sl]
 800d9c0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9c2:	d015      	beq.n	800d9f0 <_vfiprintf_r+0x120>
 800d9c4:	4654      	mov	r4, sl
 800d9c6:	2000      	movs	r0, #0
 800d9c8:	f04f 0c0a 	mov.w	ip, #10
 800d9cc:	9a07      	ldr	r2, [sp, #28]
 800d9ce:	4621      	mov	r1, r4
 800d9d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9d4:	3b30      	subs	r3, #48	@ 0x30
 800d9d6:	2b09      	cmp	r3, #9
 800d9d8:	d94b      	bls.n	800da72 <_vfiprintf_r+0x1a2>
 800d9da:	b1b0      	cbz	r0, 800da0a <_vfiprintf_r+0x13a>
 800d9dc:	9207      	str	r2, [sp, #28]
 800d9de:	e014      	b.n	800da0a <_vfiprintf_r+0x13a>
 800d9e0:	eba0 0308 	sub.w	r3, r0, r8
 800d9e4:	fa09 f303 	lsl.w	r3, r9, r3
 800d9e8:	4313      	orrs	r3, r2
 800d9ea:	46a2      	mov	sl, r4
 800d9ec:	9304      	str	r3, [sp, #16]
 800d9ee:	e7d2      	b.n	800d996 <_vfiprintf_r+0xc6>
 800d9f0:	9b03      	ldr	r3, [sp, #12]
 800d9f2:	1d19      	adds	r1, r3, #4
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	9103      	str	r1, [sp, #12]
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	bfbb      	ittet	lt
 800d9fc:	425b      	neglt	r3, r3
 800d9fe:	f042 0202 	orrlt.w	r2, r2, #2
 800da02:	9307      	strge	r3, [sp, #28]
 800da04:	9307      	strlt	r3, [sp, #28]
 800da06:	bfb8      	it	lt
 800da08:	9204      	strlt	r2, [sp, #16]
 800da0a:	7823      	ldrb	r3, [r4, #0]
 800da0c:	2b2e      	cmp	r3, #46	@ 0x2e
 800da0e:	d10a      	bne.n	800da26 <_vfiprintf_r+0x156>
 800da10:	7863      	ldrb	r3, [r4, #1]
 800da12:	2b2a      	cmp	r3, #42	@ 0x2a
 800da14:	d132      	bne.n	800da7c <_vfiprintf_r+0x1ac>
 800da16:	9b03      	ldr	r3, [sp, #12]
 800da18:	3402      	adds	r4, #2
 800da1a:	1d1a      	adds	r2, r3, #4
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	9203      	str	r2, [sp, #12]
 800da20:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800da24:	9305      	str	r3, [sp, #20]
 800da26:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800daf0 <_vfiprintf_r+0x220>
 800da2a:	2203      	movs	r2, #3
 800da2c:	4650      	mov	r0, sl
 800da2e:	7821      	ldrb	r1, [r4, #0]
 800da30:	f7fd f961 	bl	800acf6 <memchr>
 800da34:	b138      	cbz	r0, 800da46 <_vfiprintf_r+0x176>
 800da36:	2240      	movs	r2, #64	@ 0x40
 800da38:	9b04      	ldr	r3, [sp, #16]
 800da3a:	eba0 000a 	sub.w	r0, r0, sl
 800da3e:	4082      	lsls	r2, r0
 800da40:	4313      	orrs	r3, r2
 800da42:	3401      	adds	r4, #1
 800da44:	9304      	str	r3, [sp, #16]
 800da46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da4a:	2206      	movs	r2, #6
 800da4c:	4829      	ldr	r0, [pc, #164]	@ (800daf4 <_vfiprintf_r+0x224>)
 800da4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800da52:	f7fd f950 	bl	800acf6 <memchr>
 800da56:	2800      	cmp	r0, #0
 800da58:	d03f      	beq.n	800dada <_vfiprintf_r+0x20a>
 800da5a:	4b27      	ldr	r3, [pc, #156]	@ (800daf8 <_vfiprintf_r+0x228>)
 800da5c:	bb1b      	cbnz	r3, 800daa6 <_vfiprintf_r+0x1d6>
 800da5e:	9b03      	ldr	r3, [sp, #12]
 800da60:	3307      	adds	r3, #7
 800da62:	f023 0307 	bic.w	r3, r3, #7
 800da66:	3308      	adds	r3, #8
 800da68:	9303      	str	r3, [sp, #12]
 800da6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da6c:	443b      	add	r3, r7
 800da6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800da70:	e76a      	b.n	800d948 <_vfiprintf_r+0x78>
 800da72:	460c      	mov	r4, r1
 800da74:	2001      	movs	r0, #1
 800da76:	fb0c 3202 	mla	r2, ip, r2, r3
 800da7a:	e7a8      	b.n	800d9ce <_vfiprintf_r+0xfe>
 800da7c:	2300      	movs	r3, #0
 800da7e:	f04f 0c0a 	mov.w	ip, #10
 800da82:	4619      	mov	r1, r3
 800da84:	3401      	adds	r4, #1
 800da86:	9305      	str	r3, [sp, #20]
 800da88:	4620      	mov	r0, r4
 800da8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da8e:	3a30      	subs	r2, #48	@ 0x30
 800da90:	2a09      	cmp	r2, #9
 800da92:	d903      	bls.n	800da9c <_vfiprintf_r+0x1cc>
 800da94:	2b00      	cmp	r3, #0
 800da96:	d0c6      	beq.n	800da26 <_vfiprintf_r+0x156>
 800da98:	9105      	str	r1, [sp, #20]
 800da9a:	e7c4      	b.n	800da26 <_vfiprintf_r+0x156>
 800da9c:	4604      	mov	r4, r0
 800da9e:	2301      	movs	r3, #1
 800daa0:	fb0c 2101 	mla	r1, ip, r1, r2
 800daa4:	e7f0      	b.n	800da88 <_vfiprintf_r+0x1b8>
 800daa6:	ab03      	add	r3, sp, #12
 800daa8:	9300      	str	r3, [sp, #0]
 800daaa:	462a      	mov	r2, r5
 800daac:	4630      	mov	r0, r6
 800daae:	4b13      	ldr	r3, [pc, #76]	@ (800dafc <_vfiprintf_r+0x22c>)
 800dab0:	a904      	add	r1, sp, #16
 800dab2:	f7fb ffa5 	bl	8009a00 <_printf_float>
 800dab6:	4607      	mov	r7, r0
 800dab8:	1c78      	adds	r0, r7, #1
 800daba:	d1d6      	bne.n	800da6a <_vfiprintf_r+0x19a>
 800dabc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dabe:	07d9      	lsls	r1, r3, #31
 800dac0:	d405      	bmi.n	800dace <_vfiprintf_r+0x1fe>
 800dac2:	89ab      	ldrh	r3, [r5, #12]
 800dac4:	059a      	lsls	r2, r3, #22
 800dac6:	d402      	bmi.n	800dace <_vfiprintf_r+0x1fe>
 800dac8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800daca:	f7fd f913 	bl	800acf4 <__retarget_lock_release_recursive>
 800dace:	89ab      	ldrh	r3, [r5, #12]
 800dad0:	065b      	lsls	r3, r3, #25
 800dad2:	f53f af1f 	bmi.w	800d914 <_vfiprintf_r+0x44>
 800dad6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dad8:	e71e      	b.n	800d918 <_vfiprintf_r+0x48>
 800dada:	ab03      	add	r3, sp, #12
 800dadc:	9300      	str	r3, [sp, #0]
 800dade:	462a      	mov	r2, r5
 800dae0:	4630      	mov	r0, r6
 800dae2:	4b06      	ldr	r3, [pc, #24]	@ (800dafc <_vfiprintf_r+0x22c>)
 800dae4:	a904      	add	r1, sp, #16
 800dae6:	f7fc fa29 	bl	8009f3c <_printf_i>
 800daea:	e7e4      	b.n	800dab6 <_vfiprintf_r+0x1e6>
 800daec:	0800ee15 	.word	0x0800ee15
 800daf0:	0800ee1b 	.word	0x0800ee1b
 800daf4:	0800ee1f 	.word	0x0800ee1f
 800daf8:	08009a01 	.word	0x08009a01
 800dafc:	0800d8ab 	.word	0x0800d8ab

0800db00 <_scanf_chars>:
 800db00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db04:	4615      	mov	r5, r2
 800db06:	688a      	ldr	r2, [r1, #8]
 800db08:	4680      	mov	r8, r0
 800db0a:	460c      	mov	r4, r1
 800db0c:	b932      	cbnz	r2, 800db1c <_scanf_chars+0x1c>
 800db0e:	698a      	ldr	r2, [r1, #24]
 800db10:	2a00      	cmp	r2, #0
 800db12:	bf14      	ite	ne
 800db14:	f04f 32ff 	movne.w	r2, #4294967295
 800db18:	2201      	moveq	r2, #1
 800db1a:	608a      	str	r2, [r1, #8]
 800db1c:	2700      	movs	r7, #0
 800db1e:	6822      	ldr	r2, [r4, #0]
 800db20:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 800dbb0 <_scanf_chars+0xb0>
 800db24:	06d1      	lsls	r1, r2, #27
 800db26:	bf5f      	itttt	pl
 800db28:	681a      	ldrpl	r2, [r3, #0]
 800db2a:	1d11      	addpl	r1, r2, #4
 800db2c:	6019      	strpl	r1, [r3, #0]
 800db2e:	6816      	ldrpl	r6, [r2, #0]
 800db30:	69a0      	ldr	r0, [r4, #24]
 800db32:	b188      	cbz	r0, 800db58 <_scanf_chars+0x58>
 800db34:	2801      	cmp	r0, #1
 800db36:	d107      	bne.n	800db48 <_scanf_chars+0x48>
 800db38:	682b      	ldr	r3, [r5, #0]
 800db3a:	781a      	ldrb	r2, [r3, #0]
 800db3c:	6963      	ldr	r3, [r4, #20]
 800db3e:	5c9b      	ldrb	r3, [r3, r2]
 800db40:	b953      	cbnz	r3, 800db58 <_scanf_chars+0x58>
 800db42:	2f00      	cmp	r7, #0
 800db44:	d031      	beq.n	800dbaa <_scanf_chars+0xaa>
 800db46:	e022      	b.n	800db8e <_scanf_chars+0x8e>
 800db48:	2802      	cmp	r0, #2
 800db4a:	d120      	bne.n	800db8e <_scanf_chars+0x8e>
 800db4c:	682b      	ldr	r3, [r5, #0]
 800db4e:	781b      	ldrb	r3, [r3, #0]
 800db50:	f819 3003 	ldrb.w	r3, [r9, r3]
 800db54:	071b      	lsls	r3, r3, #28
 800db56:	d41a      	bmi.n	800db8e <_scanf_chars+0x8e>
 800db58:	6823      	ldr	r3, [r4, #0]
 800db5a:	3701      	adds	r7, #1
 800db5c:	06da      	lsls	r2, r3, #27
 800db5e:	bf5e      	ittt	pl
 800db60:	682b      	ldrpl	r3, [r5, #0]
 800db62:	781b      	ldrbpl	r3, [r3, #0]
 800db64:	f806 3b01 	strbpl.w	r3, [r6], #1
 800db68:	682a      	ldr	r2, [r5, #0]
 800db6a:	686b      	ldr	r3, [r5, #4]
 800db6c:	3201      	adds	r2, #1
 800db6e:	602a      	str	r2, [r5, #0]
 800db70:	68a2      	ldr	r2, [r4, #8]
 800db72:	3b01      	subs	r3, #1
 800db74:	3a01      	subs	r2, #1
 800db76:	606b      	str	r3, [r5, #4]
 800db78:	60a2      	str	r2, [r4, #8]
 800db7a:	b142      	cbz	r2, 800db8e <_scanf_chars+0x8e>
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	dcd7      	bgt.n	800db30 <_scanf_chars+0x30>
 800db80:	4629      	mov	r1, r5
 800db82:	4640      	mov	r0, r8
 800db84:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800db88:	4798      	blx	r3
 800db8a:	2800      	cmp	r0, #0
 800db8c:	d0d0      	beq.n	800db30 <_scanf_chars+0x30>
 800db8e:	6823      	ldr	r3, [r4, #0]
 800db90:	f013 0310 	ands.w	r3, r3, #16
 800db94:	d105      	bne.n	800dba2 <_scanf_chars+0xa2>
 800db96:	68e2      	ldr	r2, [r4, #12]
 800db98:	3201      	adds	r2, #1
 800db9a:	60e2      	str	r2, [r4, #12]
 800db9c:	69a2      	ldr	r2, [r4, #24]
 800db9e:	b102      	cbz	r2, 800dba2 <_scanf_chars+0xa2>
 800dba0:	7033      	strb	r3, [r6, #0]
 800dba2:	2000      	movs	r0, #0
 800dba4:	6923      	ldr	r3, [r4, #16]
 800dba6:	443b      	add	r3, r7
 800dba8:	6123      	str	r3, [r4, #16]
 800dbaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dbae:	bf00      	nop
 800dbb0:	0800eff9 	.word	0x0800eff9

0800dbb4 <_scanf_i>:
 800dbb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbb8:	460c      	mov	r4, r1
 800dbba:	4698      	mov	r8, r3
 800dbbc:	4b72      	ldr	r3, [pc, #456]	@ (800dd88 <_scanf_i+0x1d4>)
 800dbbe:	b087      	sub	sp, #28
 800dbc0:	4682      	mov	sl, r0
 800dbc2:	4616      	mov	r6, r2
 800dbc4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dbc8:	ab03      	add	r3, sp, #12
 800dbca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800dbce:	4b6f      	ldr	r3, [pc, #444]	@ (800dd8c <_scanf_i+0x1d8>)
 800dbd0:	69a1      	ldr	r1, [r4, #24]
 800dbd2:	4a6f      	ldr	r2, [pc, #444]	@ (800dd90 <_scanf_i+0x1dc>)
 800dbd4:	4627      	mov	r7, r4
 800dbd6:	2903      	cmp	r1, #3
 800dbd8:	bf08      	it	eq
 800dbda:	461a      	moveq	r2, r3
 800dbdc:	68a3      	ldr	r3, [r4, #8]
 800dbde:	9201      	str	r2, [sp, #4]
 800dbe0:	1e5a      	subs	r2, r3, #1
 800dbe2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800dbe6:	bf81      	itttt	hi
 800dbe8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800dbec:	eb03 0905 	addhi.w	r9, r3, r5
 800dbf0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800dbf4:	60a3      	strhi	r3, [r4, #8]
 800dbf6:	f857 3b1c 	ldr.w	r3, [r7], #28
 800dbfa:	bf98      	it	ls
 800dbfc:	f04f 0900 	movls.w	r9, #0
 800dc00:	463d      	mov	r5, r7
 800dc02:	f04f 0b00 	mov.w	fp, #0
 800dc06:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800dc0a:	6023      	str	r3, [r4, #0]
 800dc0c:	6831      	ldr	r1, [r6, #0]
 800dc0e:	ab03      	add	r3, sp, #12
 800dc10:	2202      	movs	r2, #2
 800dc12:	7809      	ldrb	r1, [r1, #0]
 800dc14:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800dc18:	f7fd f86d 	bl	800acf6 <memchr>
 800dc1c:	b328      	cbz	r0, 800dc6a <_scanf_i+0xb6>
 800dc1e:	f1bb 0f01 	cmp.w	fp, #1
 800dc22:	d159      	bne.n	800dcd8 <_scanf_i+0x124>
 800dc24:	6862      	ldr	r2, [r4, #4]
 800dc26:	b92a      	cbnz	r2, 800dc34 <_scanf_i+0x80>
 800dc28:	2108      	movs	r1, #8
 800dc2a:	6822      	ldr	r2, [r4, #0]
 800dc2c:	6061      	str	r1, [r4, #4]
 800dc2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dc32:	6022      	str	r2, [r4, #0]
 800dc34:	6822      	ldr	r2, [r4, #0]
 800dc36:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800dc3a:	6022      	str	r2, [r4, #0]
 800dc3c:	68a2      	ldr	r2, [r4, #8]
 800dc3e:	1e51      	subs	r1, r2, #1
 800dc40:	60a1      	str	r1, [r4, #8]
 800dc42:	b192      	cbz	r2, 800dc6a <_scanf_i+0xb6>
 800dc44:	6832      	ldr	r2, [r6, #0]
 800dc46:	1c51      	adds	r1, r2, #1
 800dc48:	6031      	str	r1, [r6, #0]
 800dc4a:	7812      	ldrb	r2, [r2, #0]
 800dc4c:	f805 2b01 	strb.w	r2, [r5], #1
 800dc50:	6872      	ldr	r2, [r6, #4]
 800dc52:	3a01      	subs	r2, #1
 800dc54:	2a00      	cmp	r2, #0
 800dc56:	6072      	str	r2, [r6, #4]
 800dc58:	dc07      	bgt.n	800dc6a <_scanf_i+0xb6>
 800dc5a:	4631      	mov	r1, r6
 800dc5c:	4650      	mov	r0, sl
 800dc5e:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800dc62:	4790      	blx	r2
 800dc64:	2800      	cmp	r0, #0
 800dc66:	f040 8085 	bne.w	800dd74 <_scanf_i+0x1c0>
 800dc6a:	f10b 0b01 	add.w	fp, fp, #1
 800dc6e:	f1bb 0f03 	cmp.w	fp, #3
 800dc72:	d1cb      	bne.n	800dc0c <_scanf_i+0x58>
 800dc74:	6863      	ldr	r3, [r4, #4]
 800dc76:	b90b      	cbnz	r3, 800dc7c <_scanf_i+0xc8>
 800dc78:	230a      	movs	r3, #10
 800dc7a:	6063      	str	r3, [r4, #4]
 800dc7c:	6863      	ldr	r3, [r4, #4]
 800dc7e:	4945      	ldr	r1, [pc, #276]	@ (800dd94 <_scanf_i+0x1e0>)
 800dc80:	6960      	ldr	r0, [r4, #20]
 800dc82:	1ac9      	subs	r1, r1, r3
 800dc84:	f000 f991 	bl	800dfaa <__sccl>
 800dc88:	f04f 0b00 	mov.w	fp, #0
 800dc8c:	68a3      	ldr	r3, [r4, #8]
 800dc8e:	6822      	ldr	r2, [r4, #0]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d03d      	beq.n	800dd10 <_scanf_i+0x15c>
 800dc94:	6831      	ldr	r1, [r6, #0]
 800dc96:	6960      	ldr	r0, [r4, #20]
 800dc98:	f891 c000 	ldrb.w	ip, [r1]
 800dc9c:	f810 000c 	ldrb.w	r0, [r0, ip]
 800dca0:	2800      	cmp	r0, #0
 800dca2:	d035      	beq.n	800dd10 <_scanf_i+0x15c>
 800dca4:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800dca8:	d124      	bne.n	800dcf4 <_scanf_i+0x140>
 800dcaa:	0510      	lsls	r0, r2, #20
 800dcac:	d522      	bpl.n	800dcf4 <_scanf_i+0x140>
 800dcae:	f10b 0b01 	add.w	fp, fp, #1
 800dcb2:	f1b9 0f00 	cmp.w	r9, #0
 800dcb6:	d003      	beq.n	800dcc0 <_scanf_i+0x10c>
 800dcb8:	3301      	adds	r3, #1
 800dcba:	f109 39ff 	add.w	r9, r9, #4294967295
 800dcbe:	60a3      	str	r3, [r4, #8]
 800dcc0:	6873      	ldr	r3, [r6, #4]
 800dcc2:	3b01      	subs	r3, #1
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	6073      	str	r3, [r6, #4]
 800dcc8:	dd1b      	ble.n	800dd02 <_scanf_i+0x14e>
 800dcca:	6833      	ldr	r3, [r6, #0]
 800dccc:	3301      	adds	r3, #1
 800dcce:	6033      	str	r3, [r6, #0]
 800dcd0:	68a3      	ldr	r3, [r4, #8]
 800dcd2:	3b01      	subs	r3, #1
 800dcd4:	60a3      	str	r3, [r4, #8]
 800dcd6:	e7d9      	b.n	800dc8c <_scanf_i+0xd8>
 800dcd8:	f1bb 0f02 	cmp.w	fp, #2
 800dcdc:	d1ae      	bne.n	800dc3c <_scanf_i+0x88>
 800dcde:	6822      	ldr	r2, [r4, #0]
 800dce0:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800dce4:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800dce8:	d1c4      	bne.n	800dc74 <_scanf_i+0xc0>
 800dcea:	2110      	movs	r1, #16
 800dcec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800dcf0:	6061      	str	r1, [r4, #4]
 800dcf2:	e7a2      	b.n	800dc3a <_scanf_i+0x86>
 800dcf4:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800dcf8:	6022      	str	r2, [r4, #0]
 800dcfa:	780b      	ldrb	r3, [r1, #0]
 800dcfc:	f805 3b01 	strb.w	r3, [r5], #1
 800dd00:	e7de      	b.n	800dcc0 <_scanf_i+0x10c>
 800dd02:	4631      	mov	r1, r6
 800dd04:	4650      	mov	r0, sl
 800dd06:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800dd0a:	4798      	blx	r3
 800dd0c:	2800      	cmp	r0, #0
 800dd0e:	d0df      	beq.n	800dcd0 <_scanf_i+0x11c>
 800dd10:	6823      	ldr	r3, [r4, #0]
 800dd12:	05d9      	lsls	r1, r3, #23
 800dd14:	d50d      	bpl.n	800dd32 <_scanf_i+0x17e>
 800dd16:	42bd      	cmp	r5, r7
 800dd18:	d909      	bls.n	800dd2e <_scanf_i+0x17a>
 800dd1a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800dd1e:	4632      	mov	r2, r6
 800dd20:	4650      	mov	r0, sl
 800dd22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dd26:	f105 39ff 	add.w	r9, r5, #4294967295
 800dd2a:	4798      	blx	r3
 800dd2c:	464d      	mov	r5, r9
 800dd2e:	42bd      	cmp	r5, r7
 800dd30:	d028      	beq.n	800dd84 <_scanf_i+0x1d0>
 800dd32:	6822      	ldr	r2, [r4, #0]
 800dd34:	f012 0210 	ands.w	r2, r2, #16
 800dd38:	d113      	bne.n	800dd62 <_scanf_i+0x1ae>
 800dd3a:	702a      	strb	r2, [r5, #0]
 800dd3c:	4639      	mov	r1, r7
 800dd3e:	6863      	ldr	r3, [r4, #4]
 800dd40:	4650      	mov	r0, sl
 800dd42:	9e01      	ldr	r6, [sp, #4]
 800dd44:	47b0      	blx	r6
 800dd46:	f8d8 3000 	ldr.w	r3, [r8]
 800dd4a:	6821      	ldr	r1, [r4, #0]
 800dd4c:	1d1a      	adds	r2, r3, #4
 800dd4e:	f8c8 2000 	str.w	r2, [r8]
 800dd52:	f011 0f20 	tst.w	r1, #32
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	d00f      	beq.n	800dd7a <_scanf_i+0x1c6>
 800dd5a:	6018      	str	r0, [r3, #0]
 800dd5c:	68e3      	ldr	r3, [r4, #12]
 800dd5e:	3301      	adds	r3, #1
 800dd60:	60e3      	str	r3, [r4, #12]
 800dd62:	2000      	movs	r0, #0
 800dd64:	6923      	ldr	r3, [r4, #16]
 800dd66:	1bed      	subs	r5, r5, r7
 800dd68:	445d      	add	r5, fp
 800dd6a:	442b      	add	r3, r5
 800dd6c:	6123      	str	r3, [r4, #16]
 800dd6e:	b007      	add	sp, #28
 800dd70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd74:	f04f 0b00 	mov.w	fp, #0
 800dd78:	e7ca      	b.n	800dd10 <_scanf_i+0x15c>
 800dd7a:	07ca      	lsls	r2, r1, #31
 800dd7c:	bf4c      	ite	mi
 800dd7e:	8018      	strhmi	r0, [r3, #0]
 800dd80:	6018      	strpl	r0, [r3, #0]
 800dd82:	e7eb      	b.n	800dd5c <_scanf_i+0x1a8>
 800dd84:	2001      	movs	r0, #1
 800dd86:	e7f2      	b.n	800dd6e <_scanf_i+0x1ba>
 800dd88:	0800ebb0 	.word	0x0800ebb0
 800dd8c:	0800d231 	.word	0x0800d231
 800dd90:	0800e9d5 	.word	0x0800e9d5
 800dd94:	0800ee36 	.word	0x0800ee36

0800dd98 <__sflush_r>:
 800dd98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dd9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd9e:	0716      	lsls	r6, r2, #28
 800dda0:	4605      	mov	r5, r0
 800dda2:	460c      	mov	r4, r1
 800dda4:	d454      	bmi.n	800de50 <__sflush_r+0xb8>
 800dda6:	684b      	ldr	r3, [r1, #4]
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	dc02      	bgt.n	800ddb2 <__sflush_r+0x1a>
 800ddac:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	dd48      	ble.n	800de44 <__sflush_r+0xac>
 800ddb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ddb4:	2e00      	cmp	r6, #0
 800ddb6:	d045      	beq.n	800de44 <__sflush_r+0xac>
 800ddb8:	2300      	movs	r3, #0
 800ddba:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ddbe:	682f      	ldr	r7, [r5, #0]
 800ddc0:	6a21      	ldr	r1, [r4, #32]
 800ddc2:	602b      	str	r3, [r5, #0]
 800ddc4:	d030      	beq.n	800de28 <__sflush_r+0x90>
 800ddc6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ddc8:	89a3      	ldrh	r3, [r4, #12]
 800ddca:	0759      	lsls	r1, r3, #29
 800ddcc:	d505      	bpl.n	800ddda <__sflush_r+0x42>
 800ddce:	6863      	ldr	r3, [r4, #4]
 800ddd0:	1ad2      	subs	r2, r2, r3
 800ddd2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ddd4:	b10b      	cbz	r3, 800ddda <__sflush_r+0x42>
 800ddd6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ddd8:	1ad2      	subs	r2, r2, r3
 800ddda:	2300      	movs	r3, #0
 800dddc:	4628      	mov	r0, r5
 800ddde:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dde0:	6a21      	ldr	r1, [r4, #32]
 800dde2:	47b0      	blx	r6
 800dde4:	1c43      	adds	r3, r0, #1
 800dde6:	89a3      	ldrh	r3, [r4, #12]
 800dde8:	d106      	bne.n	800ddf8 <__sflush_r+0x60>
 800ddea:	6829      	ldr	r1, [r5, #0]
 800ddec:	291d      	cmp	r1, #29
 800ddee:	d82b      	bhi.n	800de48 <__sflush_r+0xb0>
 800ddf0:	4a28      	ldr	r2, [pc, #160]	@ (800de94 <__sflush_r+0xfc>)
 800ddf2:	40ca      	lsrs	r2, r1
 800ddf4:	07d6      	lsls	r6, r2, #31
 800ddf6:	d527      	bpl.n	800de48 <__sflush_r+0xb0>
 800ddf8:	2200      	movs	r2, #0
 800ddfa:	6062      	str	r2, [r4, #4]
 800ddfc:	6922      	ldr	r2, [r4, #16]
 800ddfe:	04d9      	lsls	r1, r3, #19
 800de00:	6022      	str	r2, [r4, #0]
 800de02:	d504      	bpl.n	800de0e <__sflush_r+0x76>
 800de04:	1c42      	adds	r2, r0, #1
 800de06:	d101      	bne.n	800de0c <__sflush_r+0x74>
 800de08:	682b      	ldr	r3, [r5, #0]
 800de0a:	b903      	cbnz	r3, 800de0e <__sflush_r+0x76>
 800de0c:	6560      	str	r0, [r4, #84]	@ 0x54
 800de0e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800de10:	602f      	str	r7, [r5, #0]
 800de12:	b1b9      	cbz	r1, 800de44 <__sflush_r+0xac>
 800de14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800de18:	4299      	cmp	r1, r3
 800de1a:	d002      	beq.n	800de22 <__sflush_r+0x8a>
 800de1c:	4628      	mov	r0, r5
 800de1e:	f7fd fdef 	bl	800ba00 <_free_r>
 800de22:	2300      	movs	r3, #0
 800de24:	6363      	str	r3, [r4, #52]	@ 0x34
 800de26:	e00d      	b.n	800de44 <__sflush_r+0xac>
 800de28:	2301      	movs	r3, #1
 800de2a:	4628      	mov	r0, r5
 800de2c:	47b0      	blx	r6
 800de2e:	4602      	mov	r2, r0
 800de30:	1c50      	adds	r0, r2, #1
 800de32:	d1c9      	bne.n	800ddc8 <__sflush_r+0x30>
 800de34:	682b      	ldr	r3, [r5, #0]
 800de36:	2b00      	cmp	r3, #0
 800de38:	d0c6      	beq.n	800ddc8 <__sflush_r+0x30>
 800de3a:	2b1d      	cmp	r3, #29
 800de3c:	d001      	beq.n	800de42 <__sflush_r+0xaa>
 800de3e:	2b16      	cmp	r3, #22
 800de40:	d11d      	bne.n	800de7e <__sflush_r+0xe6>
 800de42:	602f      	str	r7, [r5, #0]
 800de44:	2000      	movs	r0, #0
 800de46:	e021      	b.n	800de8c <__sflush_r+0xf4>
 800de48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de4c:	b21b      	sxth	r3, r3
 800de4e:	e01a      	b.n	800de86 <__sflush_r+0xee>
 800de50:	690f      	ldr	r7, [r1, #16]
 800de52:	2f00      	cmp	r7, #0
 800de54:	d0f6      	beq.n	800de44 <__sflush_r+0xac>
 800de56:	0793      	lsls	r3, r2, #30
 800de58:	bf18      	it	ne
 800de5a:	2300      	movne	r3, #0
 800de5c:	680e      	ldr	r6, [r1, #0]
 800de5e:	bf08      	it	eq
 800de60:	694b      	ldreq	r3, [r1, #20]
 800de62:	1bf6      	subs	r6, r6, r7
 800de64:	600f      	str	r7, [r1, #0]
 800de66:	608b      	str	r3, [r1, #8]
 800de68:	2e00      	cmp	r6, #0
 800de6a:	ddeb      	ble.n	800de44 <__sflush_r+0xac>
 800de6c:	4633      	mov	r3, r6
 800de6e:	463a      	mov	r2, r7
 800de70:	4628      	mov	r0, r5
 800de72:	6a21      	ldr	r1, [r4, #32]
 800de74:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800de78:	47e0      	blx	ip
 800de7a:	2800      	cmp	r0, #0
 800de7c:	dc07      	bgt.n	800de8e <__sflush_r+0xf6>
 800de7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de86:	f04f 30ff 	mov.w	r0, #4294967295
 800de8a:	81a3      	strh	r3, [r4, #12]
 800de8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de8e:	4407      	add	r7, r0
 800de90:	1a36      	subs	r6, r6, r0
 800de92:	e7e9      	b.n	800de68 <__sflush_r+0xd0>
 800de94:	20400001 	.word	0x20400001

0800de98 <_fflush_r>:
 800de98:	b538      	push	{r3, r4, r5, lr}
 800de9a:	690b      	ldr	r3, [r1, #16]
 800de9c:	4605      	mov	r5, r0
 800de9e:	460c      	mov	r4, r1
 800dea0:	b913      	cbnz	r3, 800dea8 <_fflush_r+0x10>
 800dea2:	2500      	movs	r5, #0
 800dea4:	4628      	mov	r0, r5
 800dea6:	bd38      	pop	{r3, r4, r5, pc}
 800dea8:	b118      	cbz	r0, 800deb2 <_fflush_r+0x1a>
 800deaa:	6a03      	ldr	r3, [r0, #32]
 800deac:	b90b      	cbnz	r3, 800deb2 <_fflush_r+0x1a>
 800deae:	f7fc fbf9 	bl	800a6a4 <__sinit>
 800deb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d0f3      	beq.n	800dea2 <_fflush_r+0xa>
 800deba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800debc:	07d0      	lsls	r0, r2, #31
 800debe:	d404      	bmi.n	800deca <_fflush_r+0x32>
 800dec0:	0599      	lsls	r1, r3, #22
 800dec2:	d402      	bmi.n	800deca <_fflush_r+0x32>
 800dec4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dec6:	f7fc ff14 	bl	800acf2 <__retarget_lock_acquire_recursive>
 800deca:	4628      	mov	r0, r5
 800decc:	4621      	mov	r1, r4
 800dece:	f7ff ff63 	bl	800dd98 <__sflush_r>
 800ded2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ded4:	4605      	mov	r5, r0
 800ded6:	07da      	lsls	r2, r3, #31
 800ded8:	d4e4      	bmi.n	800dea4 <_fflush_r+0xc>
 800deda:	89a3      	ldrh	r3, [r4, #12]
 800dedc:	059b      	lsls	r3, r3, #22
 800dede:	d4e1      	bmi.n	800dea4 <_fflush_r+0xc>
 800dee0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dee2:	f7fc ff07 	bl	800acf4 <__retarget_lock_release_recursive>
 800dee6:	e7dd      	b.n	800dea4 <_fflush_r+0xc>

0800dee8 <__swhatbuf_r>:
 800dee8:	b570      	push	{r4, r5, r6, lr}
 800deea:	460c      	mov	r4, r1
 800deec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800def0:	4615      	mov	r5, r2
 800def2:	2900      	cmp	r1, #0
 800def4:	461e      	mov	r6, r3
 800def6:	b096      	sub	sp, #88	@ 0x58
 800def8:	da0c      	bge.n	800df14 <__swhatbuf_r+0x2c>
 800defa:	89a3      	ldrh	r3, [r4, #12]
 800defc:	2100      	movs	r1, #0
 800defe:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800df02:	bf14      	ite	ne
 800df04:	2340      	movne	r3, #64	@ 0x40
 800df06:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800df0a:	2000      	movs	r0, #0
 800df0c:	6031      	str	r1, [r6, #0]
 800df0e:	602b      	str	r3, [r5, #0]
 800df10:	b016      	add	sp, #88	@ 0x58
 800df12:	bd70      	pop	{r4, r5, r6, pc}
 800df14:	466a      	mov	r2, sp
 800df16:	f000 f915 	bl	800e144 <_fstat_r>
 800df1a:	2800      	cmp	r0, #0
 800df1c:	dbed      	blt.n	800defa <__swhatbuf_r+0x12>
 800df1e:	9901      	ldr	r1, [sp, #4]
 800df20:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800df24:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800df28:	4259      	negs	r1, r3
 800df2a:	4159      	adcs	r1, r3
 800df2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800df30:	e7eb      	b.n	800df0a <__swhatbuf_r+0x22>

0800df32 <__smakebuf_r>:
 800df32:	898b      	ldrh	r3, [r1, #12]
 800df34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df36:	079d      	lsls	r5, r3, #30
 800df38:	4606      	mov	r6, r0
 800df3a:	460c      	mov	r4, r1
 800df3c:	d507      	bpl.n	800df4e <__smakebuf_r+0x1c>
 800df3e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800df42:	6023      	str	r3, [r4, #0]
 800df44:	6123      	str	r3, [r4, #16]
 800df46:	2301      	movs	r3, #1
 800df48:	6163      	str	r3, [r4, #20]
 800df4a:	b003      	add	sp, #12
 800df4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df4e:	466a      	mov	r2, sp
 800df50:	ab01      	add	r3, sp, #4
 800df52:	f7ff ffc9 	bl	800dee8 <__swhatbuf_r>
 800df56:	9f00      	ldr	r7, [sp, #0]
 800df58:	4605      	mov	r5, r0
 800df5a:	4639      	mov	r1, r7
 800df5c:	4630      	mov	r0, r6
 800df5e:	f7fd fdc1 	bl	800bae4 <_malloc_r>
 800df62:	b948      	cbnz	r0, 800df78 <__smakebuf_r+0x46>
 800df64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df68:	059a      	lsls	r2, r3, #22
 800df6a:	d4ee      	bmi.n	800df4a <__smakebuf_r+0x18>
 800df6c:	f023 0303 	bic.w	r3, r3, #3
 800df70:	f043 0302 	orr.w	r3, r3, #2
 800df74:	81a3      	strh	r3, [r4, #12]
 800df76:	e7e2      	b.n	800df3e <__smakebuf_r+0xc>
 800df78:	89a3      	ldrh	r3, [r4, #12]
 800df7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800df7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df82:	81a3      	strh	r3, [r4, #12]
 800df84:	9b01      	ldr	r3, [sp, #4]
 800df86:	6020      	str	r0, [r4, #0]
 800df88:	b15b      	cbz	r3, 800dfa2 <__smakebuf_r+0x70>
 800df8a:	4630      	mov	r0, r6
 800df8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df90:	f000 f8ea 	bl	800e168 <_isatty_r>
 800df94:	b128      	cbz	r0, 800dfa2 <__smakebuf_r+0x70>
 800df96:	89a3      	ldrh	r3, [r4, #12]
 800df98:	f023 0303 	bic.w	r3, r3, #3
 800df9c:	f043 0301 	orr.w	r3, r3, #1
 800dfa0:	81a3      	strh	r3, [r4, #12]
 800dfa2:	89a3      	ldrh	r3, [r4, #12]
 800dfa4:	431d      	orrs	r5, r3
 800dfa6:	81a5      	strh	r5, [r4, #12]
 800dfa8:	e7cf      	b.n	800df4a <__smakebuf_r+0x18>

0800dfaa <__sccl>:
 800dfaa:	b570      	push	{r4, r5, r6, lr}
 800dfac:	780b      	ldrb	r3, [r1, #0]
 800dfae:	4604      	mov	r4, r0
 800dfb0:	2b5e      	cmp	r3, #94	@ 0x5e
 800dfb2:	bf0b      	itete	eq
 800dfb4:	784b      	ldrbeq	r3, [r1, #1]
 800dfb6:	1c4a      	addne	r2, r1, #1
 800dfb8:	1c8a      	addeq	r2, r1, #2
 800dfba:	2100      	movne	r1, #0
 800dfbc:	bf08      	it	eq
 800dfbe:	2101      	moveq	r1, #1
 800dfc0:	3801      	subs	r0, #1
 800dfc2:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800dfc6:	f800 1f01 	strb.w	r1, [r0, #1]!
 800dfca:	42a8      	cmp	r0, r5
 800dfcc:	d1fb      	bne.n	800dfc6 <__sccl+0x1c>
 800dfce:	b90b      	cbnz	r3, 800dfd4 <__sccl+0x2a>
 800dfd0:	1e50      	subs	r0, r2, #1
 800dfd2:	bd70      	pop	{r4, r5, r6, pc}
 800dfd4:	f081 0101 	eor.w	r1, r1, #1
 800dfd8:	4610      	mov	r0, r2
 800dfda:	54e1      	strb	r1, [r4, r3]
 800dfdc:	4602      	mov	r2, r0
 800dfde:	f812 5b01 	ldrb.w	r5, [r2], #1
 800dfe2:	2d2d      	cmp	r5, #45	@ 0x2d
 800dfe4:	d005      	beq.n	800dff2 <__sccl+0x48>
 800dfe6:	2d5d      	cmp	r5, #93	@ 0x5d
 800dfe8:	d016      	beq.n	800e018 <__sccl+0x6e>
 800dfea:	2d00      	cmp	r5, #0
 800dfec:	d0f1      	beq.n	800dfd2 <__sccl+0x28>
 800dfee:	462b      	mov	r3, r5
 800dff0:	e7f2      	b.n	800dfd8 <__sccl+0x2e>
 800dff2:	7846      	ldrb	r6, [r0, #1]
 800dff4:	2e5d      	cmp	r6, #93	@ 0x5d
 800dff6:	d0fa      	beq.n	800dfee <__sccl+0x44>
 800dff8:	42b3      	cmp	r3, r6
 800dffa:	dcf8      	bgt.n	800dfee <__sccl+0x44>
 800dffc:	461a      	mov	r2, r3
 800dffe:	3002      	adds	r0, #2
 800e000:	3201      	adds	r2, #1
 800e002:	4296      	cmp	r6, r2
 800e004:	54a1      	strb	r1, [r4, r2]
 800e006:	dcfb      	bgt.n	800e000 <__sccl+0x56>
 800e008:	1af2      	subs	r2, r6, r3
 800e00a:	3a01      	subs	r2, #1
 800e00c:	42b3      	cmp	r3, r6
 800e00e:	bfa8      	it	ge
 800e010:	2200      	movge	r2, #0
 800e012:	1c5d      	adds	r5, r3, #1
 800e014:	18ab      	adds	r3, r5, r2
 800e016:	e7e1      	b.n	800dfdc <__sccl+0x32>
 800e018:	4610      	mov	r0, r2
 800e01a:	e7da      	b.n	800dfd2 <__sccl+0x28>

0800e01c <__submore>:
 800e01c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e020:	460c      	mov	r4, r1
 800e022:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e024:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e028:	4299      	cmp	r1, r3
 800e02a:	d11b      	bne.n	800e064 <__submore+0x48>
 800e02c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800e030:	f7fd fd58 	bl	800bae4 <_malloc_r>
 800e034:	b918      	cbnz	r0, 800e03e <__submore+0x22>
 800e036:	f04f 30ff 	mov.w	r0, #4294967295
 800e03a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e03e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e042:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e044:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800e048:	6360      	str	r0, [r4, #52]	@ 0x34
 800e04a:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800e04e:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800e052:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800e056:	7043      	strb	r3, [r0, #1]
 800e058:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800e05c:	7003      	strb	r3, [r0, #0]
 800e05e:	6020      	str	r0, [r4, #0]
 800e060:	2000      	movs	r0, #0
 800e062:	e7ea      	b.n	800e03a <__submore+0x1e>
 800e064:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800e066:	0077      	lsls	r7, r6, #1
 800e068:	463a      	mov	r2, r7
 800e06a:	f000 fc16 	bl	800e89a <_realloc_r>
 800e06e:	4605      	mov	r5, r0
 800e070:	2800      	cmp	r0, #0
 800e072:	d0e0      	beq.n	800e036 <__submore+0x1a>
 800e074:	eb00 0806 	add.w	r8, r0, r6
 800e078:	4601      	mov	r1, r0
 800e07a:	4632      	mov	r2, r6
 800e07c:	4640      	mov	r0, r8
 800e07e:	f7fc fe48 	bl	800ad12 <memcpy>
 800e082:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800e086:	f8c4 8000 	str.w	r8, [r4]
 800e08a:	e7e9      	b.n	800e060 <__submore+0x44>

0800e08c <memmove>:
 800e08c:	4288      	cmp	r0, r1
 800e08e:	b510      	push	{r4, lr}
 800e090:	eb01 0402 	add.w	r4, r1, r2
 800e094:	d902      	bls.n	800e09c <memmove+0x10>
 800e096:	4284      	cmp	r4, r0
 800e098:	4623      	mov	r3, r4
 800e09a:	d807      	bhi.n	800e0ac <memmove+0x20>
 800e09c:	1e43      	subs	r3, r0, #1
 800e09e:	42a1      	cmp	r1, r4
 800e0a0:	d008      	beq.n	800e0b4 <memmove+0x28>
 800e0a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e0a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e0aa:	e7f8      	b.n	800e09e <memmove+0x12>
 800e0ac:	4601      	mov	r1, r0
 800e0ae:	4402      	add	r2, r0
 800e0b0:	428a      	cmp	r2, r1
 800e0b2:	d100      	bne.n	800e0b6 <memmove+0x2a>
 800e0b4:	bd10      	pop	{r4, pc}
 800e0b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e0ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e0be:	e7f7      	b.n	800e0b0 <memmove+0x24>

0800e0c0 <strncmp>:
 800e0c0:	b510      	push	{r4, lr}
 800e0c2:	b16a      	cbz	r2, 800e0e0 <strncmp+0x20>
 800e0c4:	3901      	subs	r1, #1
 800e0c6:	1884      	adds	r4, r0, r2
 800e0c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e0cc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e0d0:	429a      	cmp	r2, r3
 800e0d2:	d103      	bne.n	800e0dc <strncmp+0x1c>
 800e0d4:	42a0      	cmp	r0, r4
 800e0d6:	d001      	beq.n	800e0dc <strncmp+0x1c>
 800e0d8:	2a00      	cmp	r2, #0
 800e0da:	d1f5      	bne.n	800e0c8 <strncmp+0x8>
 800e0dc:	1ad0      	subs	r0, r2, r3
 800e0de:	bd10      	pop	{r4, pc}
 800e0e0:	4610      	mov	r0, r2
 800e0e2:	e7fc      	b.n	800e0de <strncmp+0x1e>

0800e0e4 <_raise_r>:
 800e0e4:	291f      	cmp	r1, #31
 800e0e6:	b538      	push	{r3, r4, r5, lr}
 800e0e8:	4605      	mov	r5, r0
 800e0ea:	460c      	mov	r4, r1
 800e0ec:	d904      	bls.n	800e0f8 <_raise_r+0x14>
 800e0ee:	2316      	movs	r3, #22
 800e0f0:	6003      	str	r3, [r0, #0]
 800e0f2:	f04f 30ff 	mov.w	r0, #4294967295
 800e0f6:	bd38      	pop	{r3, r4, r5, pc}
 800e0f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e0fa:	b112      	cbz	r2, 800e102 <_raise_r+0x1e>
 800e0fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e100:	b94b      	cbnz	r3, 800e116 <_raise_r+0x32>
 800e102:	4628      	mov	r0, r5
 800e104:	f000 f852 	bl	800e1ac <_getpid_r>
 800e108:	4622      	mov	r2, r4
 800e10a:	4601      	mov	r1, r0
 800e10c:	4628      	mov	r0, r5
 800e10e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e112:	f000 b839 	b.w	800e188 <_kill_r>
 800e116:	2b01      	cmp	r3, #1
 800e118:	d00a      	beq.n	800e130 <_raise_r+0x4c>
 800e11a:	1c59      	adds	r1, r3, #1
 800e11c:	d103      	bne.n	800e126 <_raise_r+0x42>
 800e11e:	2316      	movs	r3, #22
 800e120:	6003      	str	r3, [r0, #0]
 800e122:	2001      	movs	r0, #1
 800e124:	e7e7      	b.n	800e0f6 <_raise_r+0x12>
 800e126:	2100      	movs	r1, #0
 800e128:	4620      	mov	r0, r4
 800e12a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e12e:	4798      	blx	r3
 800e130:	2000      	movs	r0, #0
 800e132:	e7e0      	b.n	800e0f6 <_raise_r+0x12>

0800e134 <raise>:
 800e134:	4b02      	ldr	r3, [pc, #8]	@ (800e140 <raise+0xc>)
 800e136:	4601      	mov	r1, r0
 800e138:	6818      	ldr	r0, [r3, #0]
 800e13a:	f7ff bfd3 	b.w	800e0e4 <_raise_r>
 800e13e:	bf00      	nop
 800e140:	20000024 	.word	0x20000024

0800e144 <_fstat_r>:
 800e144:	b538      	push	{r3, r4, r5, lr}
 800e146:	2300      	movs	r3, #0
 800e148:	4d06      	ldr	r5, [pc, #24]	@ (800e164 <_fstat_r+0x20>)
 800e14a:	4604      	mov	r4, r0
 800e14c:	4608      	mov	r0, r1
 800e14e:	4611      	mov	r1, r2
 800e150:	602b      	str	r3, [r5, #0]
 800e152:	f7f3 ffad 	bl	80020b0 <_fstat>
 800e156:	1c43      	adds	r3, r0, #1
 800e158:	d102      	bne.n	800e160 <_fstat_r+0x1c>
 800e15a:	682b      	ldr	r3, [r5, #0]
 800e15c:	b103      	cbz	r3, 800e160 <_fstat_r+0x1c>
 800e15e:	6023      	str	r3, [r4, #0]
 800e160:	bd38      	pop	{r3, r4, r5, pc}
 800e162:	bf00      	nop
 800e164:	20003a5c 	.word	0x20003a5c

0800e168 <_isatty_r>:
 800e168:	b538      	push	{r3, r4, r5, lr}
 800e16a:	2300      	movs	r3, #0
 800e16c:	4d05      	ldr	r5, [pc, #20]	@ (800e184 <_isatty_r+0x1c>)
 800e16e:	4604      	mov	r4, r0
 800e170:	4608      	mov	r0, r1
 800e172:	602b      	str	r3, [r5, #0]
 800e174:	f7f3 ffab 	bl	80020ce <_isatty>
 800e178:	1c43      	adds	r3, r0, #1
 800e17a:	d102      	bne.n	800e182 <_isatty_r+0x1a>
 800e17c:	682b      	ldr	r3, [r5, #0]
 800e17e:	b103      	cbz	r3, 800e182 <_isatty_r+0x1a>
 800e180:	6023      	str	r3, [r4, #0]
 800e182:	bd38      	pop	{r3, r4, r5, pc}
 800e184:	20003a5c 	.word	0x20003a5c

0800e188 <_kill_r>:
 800e188:	b538      	push	{r3, r4, r5, lr}
 800e18a:	2300      	movs	r3, #0
 800e18c:	4d06      	ldr	r5, [pc, #24]	@ (800e1a8 <_kill_r+0x20>)
 800e18e:	4604      	mov	r4, r0
 800e190:	4608      	mov	r0, r1
 800e192:	4611      	mov	r1, r2
 800e194:	602b      	str	r3, [r5, #0]
 800e196:	f7f3 ff48 	bl	800202a <_kill>
 800e19a:	1c43      	adds	r3, r0, #1
 800e19c:	d102      	bne.n	800e1a4 <_kill_r+0x1c>
 800e19e:	682b      	ldr	r3, [r5, #0]
 800e1a0:	b103      	cbz	r3, 800e1a4 <_kill_r+0x1c>
 800e1a2:	6023      	str	r3, [r4, #0]
 800e1a4:	bd38      	pop	{r3, r4, r5, pc}
 800e1a6:	bf00      	nop
 800e1a8:	20003a5c 	.word	0x20003a5c

0800e1ac <_getpid_r>:
 800e1ac:	f7f3 bf36 	b.w	800201c <_getpid>

0800e1b0 <_sbrk_r>:
 800e1b0:	b538      	push	{r3, r4, r5, lr}
 800e1b2:	2300      	movs	r3, #0
 800e1b4:	4d05      	ldr	r5, [pc, #20]	@ (800e1cc <_sbrk_r+0x1c>)
 800e1b6:	4604      	mov	r4, r0
 800e1b8:	4608      	mov	r0, r1
 800e1ba:	602b      	str	r3, [r5, #0]
 800e1bc:	f7f3 ff9e 	bl	80020fc <_sbrk>
 800e1c0:	1c43      	adds	r3, r0, #1
 800e1c2:	d102      	bne.n	800e1ca <_sbrk_r+0x1a>
 800e1c4:	682b      	ldr	r3, [r5, #0]
 800e1c6:	b103      	cbz	r3, 800e1ca <_sbrk_r+0x1a>
 800e1c8:	6023      	str	r3, [r4, #0]
 800e1ca:	bd38      	pop	{r3, r4, r5, pc}
 800e1cc:	20003a5c 	.word	0x20003a5c

0800e1d0 <nan>:
 800e1d0:	2000      	movs	r0, #0
 800e1d2:	4901      	ldr	r1, [pc, #4]	@ (800e1d8 <nan+0x8>)
 800e1d4:	4770      	bx	lr
 800e1d6:	bf00      	nop
 800e1d8:	7ff80000 	.word	0x7ff80000

0800e1dc <_calloc_r>:
 800e1dc:	b570      	push	{r4, r5, r6, lr}
 800e1de:	fba1 5402 	umull	r5, r4, r1, r2
 800e1e2:	b934      	cbnz	r4, 800e1f2 <_calloc_r+0x16>
 800e1e4:	4629      	mov	r1, r5
 800e1e6:	f7fd fc7d 	bl	800bae4 <_malloc_r>
 800e1ea:	4606      	mov	r6, r0
 800e1ec:	b928      	cbnz	r0, 800e1fa <_calloc_r+0x1e>
 800e1ee:	4630      	mov	r0, r6
 800e1f0:	bd70      	pop	{r4, r5, r6, pc}
 800e1f2:	220c      	movs	r2, #12
 800e1f4:	2600      	movs	r6, #0
 800e1f6:	6002      	str	r2, [r0, #0]
 800e1f8:	e7f9      	b.n	800e1ee <_calloc_r+0x12>
 800e1fa:	462a      	mov	r2, r5
 800e1fc:	4621      	mov	r1, r4
 800e1fe:	f7fc fce5 	bl	800abcc <memset>
 800e202:	e7f4      	b.n	800e1ee <_calloc_r+0x12>

0800e204 <rshift>:
 800e204:	6903      	ldr	r3, [r0, #16]
 800e206:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e20a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e20e:	f100 0414 	add.w	r4, r0, #20
 800e212:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e216:	dd46      	ble.n	800e2a6 <rshift+0xa2>
 800e218:	f011 011f 	ands.w	r1, r1, #31
 800e21c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e220:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e224:	d10c      	bne.n	800e240 <rshift+0x3c>
 800e226:	4629      	mov	r1, r5
 800e228:	f100 0710 	add.w	r7, r0, #16
 800e22c:	42b1      	cmp	r1, r6
 800e22e:	d335      	bcc.n	800e29c <rshift+0x98>
 800e230:	1a9b      	subs	r3, r3, r2
 800e232:	009b      	lsls	r3, r3, #2
 800e234:	1eea      	subs	r2, r5, #3
 800e236:	4296      	cmp	r6, r2
 800e238:	bf38      	it	cc
 800e23a:	2300      	movcc	r3, #0
 800e23c:	4423      	add	r3, r4
 800e23e:	e015      	b.n	800e26c <rshift+0x68>
 800e240:	46a1      	mov	r9, r4
 800e242:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e246:	f1c1 0820 	rsb	r8, r1, #32
 800e24a:	40cf      	lsrs	r7, r1
 800e24c:	f105 0e04 	add.w	lr, r5, #4
 800e250:	4576      	cmp	r6, lr
 800e252:	46f4      	mov	ip, lr
 800e254:	d816      	bhi.n	800e284 <rshift+0x80>
 800e256:	1a9a      	subs	r2, r3, r2
 800e258:	0092      	lsls	r2, r2, #2
 800e25a:	3a04      	subs	r2, #4
 800e25c:	3501      	adds	r5, #1
 800e25e:	42ae      	cmp	r6, r5
 800e260:	bf38      	it	cc
 800e262:	2200      	movcc	r2, #0
 800e264:	18a3      	adds	r3, r4, r2
 800e266:	50a7      	str	r7, [r4, r2]
 800e268:	b107      	cbz	r7, 800e26c <rshift+0x68>
 800e26a:	3304      	adds	r3, #4
 800e26c:	42a3      	cmp	r3, r4
 800e26e:	eba3 0204 	sub.w	r2, r3, r4
 800e272:	bf08      	it	eq
 800e274:	2300      	moveq	r3, #0
 800e276:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e27a:	6102      	str	r2, [r0, #16]
 800e27c:	bf08      	it	eq
 800e27e:	6143      	streq	r3, [r0, #20]
 800e280:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e284:	f8dc c000 	ldr.w	ip, [ip]
 800e288:	fa0c fc08 	lsl.w	ip, ip, r8
 800e28c:	ea4c 0707 	orr.w	r7, ip, r7
 800e290:	f849 7b04 	str.w	r7, [r9], #4
 800e294:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e298:	40cf      	lsrs	r7, r1
 800e29a:	e7d9      	b.n	800e250 <rshift+0x4c>
 800e29c:	f851 cb04 	ldr.w	ip, [r1], #4
 800e2a0:	f847 cf04 	str.w	ip, [r7, #4]!
 800e2a4:	e7c2      	b.n	800e22c <rshift+0x28>
 800e2a6:	4623      	mov	r3, r4
 800e2a8:	e7e0      	b.n	800e26c <rshift+0x68>

0800e2aa <__hexdig_fun>:
 800e2aa:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e2ae:	2b09      	cmp	r3, #9
 800e2b0:	d802      	bhi.n	800e2b8 <__hexdig_fun+0xe>
 800e2b2:	3820      	subs	r0, #32
 800e2b4:	b2c0      	uxtb	r0, r0
 800e2b6:	4770      	bx	lr
 800e2b8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e2bc:	2b05      	cmp	r3, #5
 800e2be:	d801      	bhi.n	800e2c4 <__hexdig_fun+0x1a>
 800e2c0:	3847      	subs	r0, #71	@ 0x47
 800e2c2:	e7f7      	b.n	800e2b4 <__hexdig_fun+0xa>
 800e2c4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e2c8:	2b05      	cmp	r3, #5
 800e2ca:	d801      	bhi.n	800e2d0 <__hexdig_fun+0x26>
 800e2cc:	3827      	subs	r0, #39	@ 0x27
 800e2ce:	e7f1      	b.n	800e2b4 <__hexdig_fun+0xa>
 800e2d0:	2000      	movs	r0, #0
 800e2d2:	4770      	bx	lr

0800e2d4 <__gethex>:
 800e2d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2d8:	468a      	mov	sl, r1
 800e2da:	4690      	mov	r8, r2
 800e2dc:	b085      	sub	sp, #20
 800e2de:	9302      	str	r3, [sp, #8]
 800e2e0:	680b      	ldr	r3, [r1, #0]
 800e2e2:	9001      	str	r0, [sp, #4]
 800e2e4:	1c9c      	adds	r4, r3, #2
 800e2e6:	46a1      	mov	r9, r4
 800e2e8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e2ec:	2830      	cmp	r0, #48	@ 0x30
 800e2ee:	d0fa      	beq.n	800e2e6 <__gethex+0x12>
 800e2f0:	eba9 0303 	sub.w	r3, r9, r3
 800e2f4:	f1a3 0b02 	sub.w	fp, r3, #2
 800e2f8:	f7ff ffd7 	bl	800e2aa <__hexdig_fun>
 800e2fc:	4605      	mov	r5, r0
 800e2fe:	2800      	cmp	r0, #0
 800e300:	d168      	bne.n	800e3d4 <__gethex+0x100>
 800e302:	2201      	movs	r2, #1
 800e304:	4648      	mov	r0, r9
 800e306:	499f      	ldr	r1, [pc, #636]	@ (800e584 <__gethex+0x2b0>)
 800e308:	f7ff feda 	bl	800e0c0 <strncmp>
 800e30c:	4607      	mov	r7, r0
 800e30e:	2800      	cmp	r0, #0
 800e310:	d167      	bne.n	800e3e2 <__gethex+0x10e>
 800e312:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e316:	4626      	mov	r6, r4
 800e318:	f7ff ffc7 	bl	800e2aa <__hexdig_fun>
 800e31c:	2800      	cmp	r0, #0
 800e31e:	d062      	beq.n	800e3e6 <__gethex+0x112>
 800e320:	4623      	mov	r3, r4
 800e322:	7818      	ldrb	r0, [r3, #0]
 800e324:	4699      	mov	r9, r3
 800e326:	2830      	cmp	r0, #48	@ 0x30
 800e328:	f103 0301 	add.w	r3, r3, #1
 800e32c:	d0f9      	beq.n	800e322 <__gethex+0x4e>
 800e32e:	f7ff ffbc 	bl	800e2aa <__hexdig_fun>
 800e332:	fab0 f580 	clz	r5, r0
 800e336:	f04f 0b01 	mov.w	fp, #1
 800e33a:	096d      	lsrs	r5, r5, #5
 800e33c:	464a      	mov	r2, r9
 800e33e:	4616      	mov	r6, r2
 800e340:	7830      	ldrb	r0, [r6, #0]
 800e342:	3201      	adds	r2, #1
 800e344:	f7ff ffb1 	bl	800e2aa <__hexdig_fun>
 800e348:	2800      	cmp	r0, #0
 800e34a:	d1f8      	bne.n	800e33e <__gethex+0x6a>
 800e34c:	2201      	movs	r2, #1
 800e34e:	4630      	mov	r0, r6
 800e350:	498c      	ldr	r1, [pc, #560]	@ (800e584 <__gethex+0x2b0>)
 800e352:	f7ff feb5 	bl	800e0c0 <strncmp>
 800e356:	2800      	cmp	r0, #0
 800e358:	d13f      	bne.n	800e3da <__gethex+0x106>
 800e35a:	b944      	cbnz	r4, 800e36e <__gethex+0x9a>
 800e35c:	1c74      	adds	r4, r6, #1
 800e35e:	4622      	mov	r2, r4
 800e360:	4616      	mov	r6, r2
 800e362:	7830      	ldrb	r0, [r6, #0]
 800e364:	3201      	adds	r2, #1
 800e366:	f7ff ffa0 	bl	800e2aa <__hexdig_fun>
 800e36a:	2800      	cmp	r0, #0
 800e36c:	d1f8      	bne.n	800e360 <__gethex+0x8c>
 800e36e:	1ba4      	subs	r4, r4, r6
 800e370:	00a7      	lsls	r7, r4, #2
 800e372:	7833      	ldrb	r3, [r6, #0]
 800e374:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800e378:	2b50      	cmp	r3, #80	@ 0x50
 800e37a:	d13e      	bne.n	800e3fa <__gethex+0x126>
 800e37c:	7873      	ldrb	r3, [r6, #1]
 800e37e:	2b2b      	cmp	r3, #43	@ 0x2b
 800e380:	d033      	beq.n	800e3ea <__gethex+0x116>
 800e382:	2b2d      	cmp	r3, #45	@ 0x2d
 800e384:	d034      	beq.n	800e3f0 <__gethex+0x11c>
 800e386:	2400      	movs	r4, #0
 800e388:	1c71      	adds	r1, r6, #1
 800e38a:	7808      	ldrb	r0, [r1, #0]
 800e38c:	f7ff ff8d 	bl	800e2aa <__hexdig_fun>
 800e390:	1e43      	subs	r3, r0, #1
 800e392:	b2db      	uxtb	r3, r3
 800e394:	2b18      	cmp	r3, #24
 800e396:	d830      	bhi.n	800e3fa <__gethex+0x126>
 800e398:	f1a0 0210 	sub.w	r2, r0, #16
 800e39c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e3a0:	f7ff ff83 	bl	800e2aa <__hexdig_fun>
 800e3a4:	f100 3cff 	add.w	ip, r0, #4294967295
 800e3a8:	fa5f fc8c 	uxtb.w	ip, ip
 800e3ac:	f1bc 0f18 	cmp.w	ip, #24
 800e3b0:	f04f 030a 	mov.w	r3, #10
 800e3b4:	d91e      	bls.n	800e3f4 <__gethex+0x120>
 800e3b6:	b104      	cbz	r4, 800e3ba <__gethex+0xe6>
 800e3b8:	4252      	negs	r2, r2
 800e3ba:	4417      	add	r7, r2
 800e3bc:	f8ca 1000 	str.w	r1, [sl]
 800e3c0:	b1ed      	cbz	r5, 800e3fe <__gethex+0x12a>
 800e3c2:	f1bb 0f00 	cmp.w	fp, #0
 800e3c6:	bf0c      	ite	eq
 800e3c8:	2506      	moveq	r5, #6
 800e3ca:	2500      	movne	r5, #0
 800e3cc:	4628      	mov	r0, r5
 800e3ce:	b005      	add	sp, #20
 800e3d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3d4:	2500      	movs	r5, #0
 800e3d6:	462c      	mov	r4, r5
 800e3d8:	e7b0      	b.n	800e33c <__gethex+0x68>
 800e3da:	2c00      	cmp	r4, #0
 800e3dc:	d1c7      	bne.n	800e36e <__gethex+0x9a>
 800e3de:	4627      	mov	r7, r4
 800e3e0:	e7c7      	b.n	800e372 <__gethex+0x9e>
 800e3e2:	464e      	mov	r6, r9
 800e3e4:	462f      	mov	r7, r5
 800e3e6:	2501      	movs	r5, #1
 800e3e8:	e7c3      	b.n	800e372 <__gethex+0x9e>
 800e3ea:	2400      	movs	r4, #0
 800e3ec:	1cb1      	adds	r1, r6, #2
 800e3ee:	e7cc      	b.n	800e38a <__gethex+0xb6>
 800e3f0:	2401      	movs	r4, #1
 800e3f2:	e7fb      	b.n	800e3ec <__gethex+0x118>
 800e3f4:	fb03 0002 	mla	r0, r3, r2, r0
 800e3f8:	e7ce      	b.n	800e398 <__gethex+0xc4>
 800e3fa:	4631      	mov	r1, r6
 800e3fc:	e7de      	b.n	800e3bc <__gethex+0xe8>
 800e3fe:	4629      	mov	r1, r5
 800e400:	eba6 0309 	sub.w	r3, r6, r9
 800e404:	3b01      	subs	r3, #1
 800e406:	2b07      	cmp	r3, #7
 800e408:	dc0a      	bgt.n	800e420 <__gethex+0x14c>
 800e40a:	9801      	ldr	r0, [sp, #4]
 800e40c:	f7fd fbf6 	bl	800bbfc <_Balloc>
 800e410:	4604      	mov	r4, r0
 800e412:	b940      	cbnz	r0, 800e426 <__gethex+0x152>
 800e414:	4602      	mov	r2, r0
 800e416:	21e4      	movs	r1, #228	@ 0xe4
 800e418:	4b5b      	ldr	r3, [pc, #364]	@ (800e588 <__gethex+0x2b4>)
 800e41a:	485c      	ldr	r0, [pc, #368]	@ (800e58c <__gethex+0x2b8>)
 800e41c:	f7fb fa34 	bl	8009888 <__assert_func>
 800e420:	3101      	adds	r1, #1
 800e422:	105b      	asrs	r3, r3, #1
 800e424:	e7ef      	b.n	800e406 <__gethex+0x132>
 800e426:	2300      	movs	r3, #0
 800e428:	f100 0a14 	add.w	sl, r0, #20
 800e42c:	4655      	mov	r5, sl
 800e42e:	469b      	mov	fp, r3
 800e430:	45b1      	cmp	r9, r6
 800e432:	d337      	bcc.n	800e4a4 <__gethex+0x1d0>
 800e434:	f845 bb04 	str.w	fp, [r5], #4
 800e438:	eba5 050a 	sub.w	r5, r5, sl
 800e43c:	10ad      	asrs	r5, r5, #2
 800e43e:	6125      	str	r5, [r4, #16]
 800e440:	4658      	mov	r0, fp
 800e442:	f7fd fccd 	bl	800bde0 <__hi0bits>
 800e446:	016d      	lsls	r5, r5, #5
 800e448:	f8d8 6000 	ldr.w	r6, [r8]
 800e44c:	1a2d      	subs	r5, r5, r0
 800e44e:	42b5      	cmp	r5, r6
 800e450:	dd54      	ble.n	800e4fc <__gethex+0x228>
 800e452:	1bad      	subs	r5, r5, r6
 800e454:	4629      	mov	r1, r5
 800e456:	4620      	mov	r0, r4
 800e458:	f7fe f84f 	bl	800c4fa <__any_on>
 800e45c:	4681      	mov	r9, r0
 800e45e:	b178      	cbz	r0, 800e480 <__gethex+0x1ac>
 800e460:	f04f 0901 	mov.w	r9, #1
 800e464:	1e6b      	subs	r3, r5, #1
 800e466:	1159      	asrs	r1, r3, #5
 800e468:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e46c:	f003 021f 	and.w	r2, r3, #31
 800e470:	fa09 f202 	lsl.w	r2, r9, r2
 800e474:	420a      	tst	r2, r1
 800e476:	d003      	beq.n	800e480 <__gethex+0x1ac>
 800e478:	454b      	cmp	r3, r9
 800e47a:	dc36      	bgt.n	800e4ea <__gethex+0x216>
 800e47c:	f04f 0902 	mov.w	r9, #2
 800e480:	4629      	mov	r1, r5
 800e482:	4620      	mov	r0, r4
 800e484:	f7ff febe 	bl	800e204 <rshift>
 800e488:	442f      	add	r7, r5
 800e48a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e48e:	42bb      	cmp	r3, r7
 800e490:	da42      	bge.n	800e518 <__gethex+0x244>
 800e492:	4621      	mov	r1, r4
 800e494:	9801      	ldr	r0, [sp, #4]
 800e496:	f7fd fbf1 	bl	800bc7c <_Bfree>
 800e49a:	2300      	movs	r3, #0
 800e49c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e49e:	25a3      	movs	r5, #163	@ 0xa3
 800e4a0:	6013      	str	r3, [r2, #0]
 800e4a2:	e793      	b.n	800e3cc <__gethex+0xf8>
 800e4a4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e4a8:	2a2e      	cmp	r2, #46	@ 0x2e
 800e4aa:	d012      	beq.n	800e4d2 <__gethex+0x1fe>
 800e4ac:	2b20      	cmp	r3, #32
 800e4ae:	d104      	bne.n	800e4ba <__gethex+0x1e6>
 800e4b0:	f845 bb04 	str.w	fp, [r5], #4
 800e4b4:	f04f 0b00 	mov.w	fp, #0
 800e4b8:	465b      	mov	r3, fp
 800e4ba:	7830      	ldrb	r0, [r6, #0]
 800e4bc:	9303      	str	r3, [sp, #12]
 800e4be:	f7ff fef4 	bl	800e2aa <__hexdig_fun>
 800e4c2:	9b03      	ldr	r3, [sp, #12]
 800e4c4:	f000 000f 	and.w	r0, r0, #15
 800e4c8:	4098      	lsls	r0, r3
 800e4ca:	ea4b 0b00 	orr.w	fp, fp, r0
 800e4ce:	3304      	adds	r3, #4
 800e4d0:	e7ae      	b.n	800e430 <__gethex+0x15c>
 800e4d2:	45b1      	cmp	r9, r6
 800e4d4:	d8ea      	bhi.n	800e4ac <__gethex+0x1d8>
 800e4d6:	2201      	movs	r2, #1
 800e4d8:	4630      	mov	r0, r6
 800e4da:	492a      	ldr	r1, [pc, #168]	@ (800e584 <__gethex+0x2b0>)
 800e4dc:	9303      	str	r3, [sp, #12]
 800e4de:	f7ff fdef 	bl	800e0c0 <strncmp>
 800e4e2:	9b03      	ldr	r3, [sp, #12]
 800e4e4:	2800      	cmp	r0, #0
 800e4e6:	d1e1      	bne.n	800e4ac <__gethex+0x1d8>
 800e4e8:	e7a2      	b.n	800e430 <__gethex+0x15c>
 800e4ea:	4620      	mov	r0, r4
 800e4ec:	1ea9      	subs	r1, r5, #2
 800e4ee:	f7fe f804 	bl	800c4fa <__any_on>
 800e4f2:	2800      	cmp	r0, #0
 800e4f4:	d0c2      	beq.n	800e47c <__gethex+0x1a8>
 800e4f6:	f04f 0903 	mov.w	r9, #3
 800e4fa:	e7c1      	b.n	800e480 <__gethex+0x1ac>
 800e4fc:	da09      	bge.n	800e512 <__gethex+0x23e>
 800e4fe:	1b75      	subs	r5, r6, r5
 800e500:	4621      	mov	r1, r4
 800e502:	462a      	mov	r2, r5
 800e504:	9801      	ldr	r0, [sp, #4]
 800e506:	f7fd fdc9 	bl	800c09c <__lshift>
 800e50a:	4604      	mov	r4, r0
 800e50c:	1b7f      	subs	r7, r7, r5
 800e50e:	f100 0a14 	add.w	sl, r0, #20
 800e512:	f04f 0900 	mov.w	r9, #0
 800e516:	e7b8      	b.n	800e48a <__gethex+0x1b6>
 800e518:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e51c:	42bd      	cmp	r5, r7
 800e51e:	dd6f      	ble.n	800e600 <__gethex+0x32c>
 800e520:	1bed      	subs	r5, r5, r7
 800e522:	42ae      	cmp	r6, r5
 800e524:	dc34      	bgt.n	800e590 <__gethex+0x2bc>
 800e526:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e52a:	2b02      	cmp	r3, #2
 800e52c:	d022      	beq.n	800e574 <__gethex+0x2a0>
 800e52e:	2b03      	cmp	r3, #3
 800e530:	d024      	beq.n	800e57c <__gethex+0x2a8>
 800e532:	2b01      	cmp	r3, #1
 800e534:	d115      	bne.n	800e562 <__gethex+0x28e>
 800e536:	42ae      	cmp	r6, r5
 800e538:	d113      	bne.n	800e562 <__gethex+0x28e>
 800e53a:	2e01      	cmp	r6, #1
 800e53c:	d10b      	bne.n	800e556 <__gethex+0x282>
 800e53e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e542:	9a02      	ldr	r2, [sp, #8]
 800e544:	2562      	movs	r5, #98	@ 0x62
 800e546:	6013      	str	r3, [r2, #0]
 800e548:	2301      	movs	r3, #1
 800e54a:	6123      	str	r3, [r4, #16]
 800e54c:	f8ca 3000 	str.w	r3, [sl]
 800e550:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e552:	601c      	str	r4, [r3, #0]
 800e554:	e73a      	b.n	800e3cc <__gethex+0xf8>
 800e556:	4620      	mov	r0, r4
 800e558:	1e71      	subs	r1, r6, #1
 800e55a:	f7fd ffce 	bl	800c4fa <__any_on>
 800e55e:	2800      	cmp	r0, #0
 800e560:	d1ed      	bne.n	800e53e <__gethex+0x26a>
 800e562:	4621      	mov	r1, r4
 800e564:	9801      	ldr	r0, [sp, #4]
 800e566:	f7fd fb89 	bl	800bc7c <_Bfree>
 800e56a:	2300      	movs	r3, #0
 800e56c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e56e:	2550      	movs	r5, #80	@ 0x50
 800e570:	6013      	str	r3, [r2, #0]
 800e572:	e72b      	b.n	800e3cc <__gethex+0xf8>
 800e574:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e576:	2b00      	cmp	r3, #0
 800e578:	d1f3      	bne.n	800e562 <__gethex+0x28e>
 800e57a:	e7e0      	b.n	800e53e <__gethex+0x26a>
 800e57c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d1dd      	bne.n	800e53e <__gethex+0x26a>
 800e582:	e7ee      	b.n	800e562 <__gethex+0x28e>
 800e584:	0800ee13 	.word	0x0800ee13
 800e588:	0800eda9 	.word	0x0800eda9
 800e58c:	0800ee49 	.word	0x0800ee49
 800e590:	1e6f      	subs	r7, r5, #1
 800e592:	f1b9 0f00 	cmp.w	r9, #0
 800e596:	d130      	bne.n	800e5fa <__gethex+0x326>
 800e598:	b127      	cbz	r7, 800e5a4 <__gethex+0x2d0>
 800e59a:	4639      	mov	r1, r7
 800e59c:	4620      	mov	r0, r4
 800e59e:	f7fd ffac 	bl	800c4fa <__any_on>
 800e5a2:	4681      	mov	r9, r0
 800e5a4:	2301      	movs	r3, #1
 800e5a6:	4629      	mov	r1, r5
 800e5a8:	1b76      	subs	r6, r6, r5
 800e5aa:	2502      	movs	r5, #2
 800e5ac:	117a      	asrs	r2, r7, #5
 800e5ae:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e5b2:	f007 071f 	and.w	r7, r7, #31
 800e5b6:	40bb      	lsls	r3, r7
 800e5b8:	4213      	tst	r3, r2
 800e5ba:	4620      	mov	r0, r4
 800e5bc:	bf18      	it	ne
 800e5be:	f049 0902 	orrne.w	r9, r9, #2
 800e5c2:	f7ff fe1f 	bl	800e204 <rshift>
 800e5c6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e5ca:	f1b9 0f00 	cmp.w	r9, #0
 800e5ce:	d047      	beq.n	800e660 <__gethex+0x38c>
 800e5d0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e5d4:	2b02      	cmp	r3, #2
 800e5d6:	d015      	beq.n	800e604 <__gethex+0x330>
 800e5d8:	2b03      	cmp	r3, #3
 800e5da:	d017      	beq.n	800e60c <__gethex+0x338>
 800e5dc:	2b01      	cmp	r3, #1
 800e5de:	d109      	bne.n	800e5f4 <__gethex+0x320>
 800e5e0:	f019 0f02 	tst.w	r9, #2
 800e5e4:	d006      	beq.n	800e5f4 <__gethex+0x320>
 800e5e6:	f8da 3000 	ldr.w	r3, [sl]
 800e5ea:	ea49 0903 	orr.w	r9, r9, r3
 800e5ee:	f019 0f01 	tst.w	r9, #1
 800e5f2:	d10e      	bne.n	800e612 <__gethex+0x33e>
 800e5f4:	f045 0510 	orr.w	r5, r5, #16
 800e5f8:	e032      	b.n	800e660 <__gethex+0x38c>
 800e5fa:	f04f 0901 	mov.w	r9, #1
 800e5fe:	e7d1      	b.n	800e5a4 <__gethex+0x2d0>
 800e600:	2501      	movs	r5, #1
 800e602:	e7e2      	b.n	800e5ca <__gethex+0x2f6>
 800e604:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e606:	f1c3 0301 	rsb	r3, r3, #1
 800e60a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e60c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d0f0      	beq.n	800e5f4 <__gethex+0x320>
 800e612:	f04f 0c00 	mov.w	ip, #0
 800e616:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e61a:	f104 0314 	add.w	r3, r4, #20
 800e61e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e622:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e626:	4618      	mov	r0, r3
 800e628:	f853 2b04 	ldr.w	r2, [r3], #4
 800e62c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e630:	d01b      	beq.n	800e66a <__gethex+0x396>
 800e632:	3201      	adds	r2, #1
 800e634:	6002      	str	r2, [r0, #0]
 800e636:	2d02      	cmp	r5, #2
 800e638:	f104 0314 	add.w	r3, r4, #20
 800e63c:	d13c      	bne.n	800e6b8 <__gethex+0x3e4>
 800e63e:	f8d8 2000 	ldr.w	r2, [r8]
 800e642:	3a01      	subs	r2, #1
 800e644:	42b2      	cmp	r2, r6
 800e646:	d109      	bne.n	800e65c <__gethex+0x388>
 800e648:	2201      	movs	r2, #1
 800e64a:	1171      	asrs	r1, r6, #5
 800e64c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e650:	f006 061f 	and.w	r6, r6, #31
 800e654:	fa02 f606 	lsl.w	r6, r2, r6
 800e658:	421e      	tst	r6, r3
 800e65a:	d13a      	bne.n	800e6d2 <__gethex+0x3fe>
 800e65c:	f045 0520 	orr.w	r5, r5, #32
 800e660:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e662:	601c      	str	r4, [r3, #0]
 800e664:	9b02      	ldr	r3, [sp, #8]
 800e666:	601f      	str	r7, [r3, #0]
 800e668:	e6b0      	b.n	800e3cc <__gethex+0xf8>
 800e66a:	4299      	cmp	r1, r3
 800e66c:	f843 cc04 	str.w	ip, [r3, #-4]
 800e670:	d8d9      	bhi.n	800e626 <__gethex+0x352>
 800e672:	68a3      	ldr	r3, [r4, #8]
 800e674:	459b      	cmp	fp, r3
 800e676:	db17      	blt.n	800e6a8 <__gethex+0x3d4>
 800e678:	6861      	ldr	r1, [r4, #4]
 800e67a:	9801      	ldr	r0, [sp, #4]
 800e67c:	3101      	adds	r1, #1
 800e67e:	f7fd fabd 	bl	800bbfc <_Balloc>
 800e682:	4681      	mov	r9, r0
 800e684:	b918      	cbnz	r0, 800e68e <__gethex+0x3ba>
 800e686:	4602      	mov	r2, r0
 800e688:	2184      	movs	r1, #132	@ 0x84
 800e68a:	4b19      	ldr	r3, [pc, #100]	@ (800e6f0 <__gethex+0x41c>)
 800e68c:	e6c5      	b.n	800e41a <__gethex+0x146>
 800e68e:	6922      	ldr	r2, [r4, #16]
 800e690:	f104 010c 	add.w	r1, r4, #12
 800e694:	3202      	adds	r2, #2
 800e696:	0092      	lsls	r2, r2, #2
 800e698:	300c      	adds	r0, #12
 800e69a:	f7fc fb3a 	bl	800ad12 <memcpy>
 800e69e:	4621      	mov	r1, r4
 800e6a0:	9801      	ldr	r0, [sp, #4]
 800e6a2:	f7fd faeb 	bl	800bc7c <_Bfree>
 800e6a6:	464c      	mov	r4, r9
 800e6a8:	6923      	ldr	r3, [r4, #16]
 800e6aa:	1c5a      	adds	r2, r3, #1
 800e6ac:	6122      	str	r2, [r4, #16]
 800e6ae:	2201      	movs	r2, #1
 800e6b0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e6b4:	615a      	str	r2, [r3, #20]
 800e6b6:	e7be      	b.n	800e636 <__gethex+0x362>
 800e6b8:	6922      	ldr	r2, [r4, #16]
 800e6ba:	455a      	cmp	r2, fp
 800e6bc:	dd0b      	ble.n	800e6d6 <__gethex+0x402>
 800e6be:	2101      	movs	r1, #1
 800e6c0:	4620      	mov	r0, r4
 800e6c2:	f7ff fd9f 	bl	800e204 <rshift>
 800e6c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e6ca:	3701      	adds	r7, #1
 800e6cc:	42bb      	cmp	r3, r7
 800e6ce:	f6ff aee0 	blt.w	800e492 <__gethex+0x1be>
 800e6d2:	2501      	movs	r5, #1
 800e6d4:	e7c2      	b.n	800e65c <__gethex+0x388>
 800e6d6:	f016 061f 	ands.w	r6, r6, #31
 800e6da:	d0fa      	beq.n	800e6d2 <__gethex+0x3fe>
 800e6dc:	4453      	add	r3, sl
 800e6de:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e6e2:	f7fd fb7d 	bl	800bde0 <__hi0bits>
 800e6e6:	f1c6 0620 	rsb	r6, r6, #32
 800e6ea:	42b0      	cmp	r0, r6
 800e6ec:	dbe7      	blt.n	800e6be <__gethex+0x3ea>
 800e6ee:	e7f0      	b.n	800e6d2 <__gethex+0x3fe>
 800e6f0:	0800eda9 	.word	0x0800eda9

0800e6f4 <L_shift>:
 800e6f4:	f1c2 0208 	rsb	r2, r2, #8
 800e6f8:	0092      	lsls	r2, r2, #2
 800e6fa:	b570      	push	{r4, r5, r6, lr}
 800e6fc:	f1c2 0620 	rsb	r6, r2, #32
 800e700:	6843      	ldr	r3, [r0, #4]
 800e702:	6804      	ldr	r4, [r0, #0]
 800e704:	fa03 f506 	lsl.w	r5, r3, r6
 800e708:	432c      	orrs	r4, r5
 800e70a:	40d3      	lsrs	r3, r2
 800e70c:	6004      	str	r4, [r0, #0]
 800e70e:	f840 3f04 	str.w	r3, [r0, #4]!
 800e712:	4288      	cmp	r0, r1
 800e714:	d3f4      	bcc.n	800e700 <L_shift+0xc>
 800e716:	bd70      	pop	{r4, r5, r6, pc}

0800e718 <__match>:
 800e718:	b530      	push	{r4, r5, lr}
 800e71a:	6803      	ldr	r3, [r0, #0]
 800e71c:	3301      	adds	r3, #1
 800e71e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e722:	b914      	cbnz	r4, 800e72a <__match+0x12>
 800e724:	6003      	str	r3, [r0, #0]
 800e726:	2001      	movs	r0, #1
 800e728:	bd30      	pop	{r4, r5, pc}
 800e72a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e72e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e732:	2d19      	cmp	r5, #25
 800e734:	bf98      	it	ls
 800e736:	3220      	addls	r2, #32
 800e738:	42a2      	cmp	r2, r4
 800e73a:	d0f0      	beq.n	800e71e <__match+0x6>
 800e73c:	2000      	movs	r0, #0
 800e73e:	e7f3      	b.n	800e728 <__match+0x10>

0800e740 <__hexnan>:
 800e740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e744:	2500      	movs	r5, #0
 800e746:	680b      	ldr	r3, [r1, #0]
 800e748:	4682      	mov	sl, r0
 800e74a:	115e      	asrs	r6, r3, #5
 800e74c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e750:	f013 031f 	ands.w	r3, r3, #31
 800e754:	bf18      	it	ne
 800e756:	3604      	addne	r6, #4
 800e758:	1f37      	subs	r7, r6, #4
 800e75a:	4690      	mov	r8, r2
 800e75c:	46b9      	mov	r9, r7
 800e75e:	463c      	mov	r4, r7
 800e760:	46ab      	mov	fp, r5
 800e762:	b087      	sub	sp, #28
 800e764:	6801      	ldr	r1, [r0, #0]
 800e766:	9301      	str	r3, [sp, #4]
 800e768:	f846 5c04 	str.w	r5, [r6, #-4]
 800e76c:	9502      	str	r5, [sp, #8]
 800e76e:	784a      	ldrb	r2, [r1, #1]
 800e770:	1c4b      	adds	r3, r1, #1
 800e772:	9303      	str	r3, [sp, #12]
 800e774:	b342      	cbz	r2, 800e7c8 <__hexnan+0x88>
 800e776:	4610      	mov	r0, r2
 800e778:	9105      	str	r1, [sp, #20]
 800e77a:	9204      	str	r2, [sp, #16]
 800e77c:	f7ff fd95 	bl	800e2aa <__hexdig_fun>
 800e780:	2800      	cmp	r0, #0
 800e782:	d151      	bne.n	800e828 <__hexnan+0xe8>
 800e784:	9a04      	ldr	r2, [sp, #16]
 800e786:	9905      	ldr	r1, [sp, #20]
 800e788:	2a20      	cmp	r2, #32
 800e78a:	d818      	bhi.n	800e7be <__hexnan+0x7e>
 800e78c:	9b02      	ldr	r3, [sp, #8]
 800e78e:	459b      	cmp	fp, r3
 800e790:	dd13      	ble.n	800e7ba <__hexnan+0x7a>
 800e792:	454c      	cmp	r4, r9
 800e794:	d206      	bcs.n	800e7a4 <__hexnan+0x64>
 800e796:	2d07      	cmp	r5, #7
 800e798:	dc04      	bgt.n	800e7a4 <__hexnan+0x64>
 800e79a:	462a      	mov	r2, r5
 800e79c:	4649      	mov	r1, r9
 800e79e:	4620      	mov	r0, r4
 800e7a0:	f7ff ffa8 	bl	800e6f4 <L_shift>
 800e7a4:	4544      	cmp	r4, r8
 800e7a6:	d952      	bls.n	800e84e <__hexnan+0x10e>
 800e7a8:	2300      	movs	r3, #0
 800e7aa:	f1a4 0904 	sub.w	r9, r4, #4
 800e7ae:	f844 3c04 	str.w	r3, [r4, #-4]
 800e7b2:	461d      	mov	r5, r3
 800e7b4:	464c      	mov	r4, r9
 800e7b6:	f8cd b008 	str.w	fp, [sp, #8]
 800e7ba:	9903      	ldr	r1, [sp, #12]
 800e7bc:	e7d7      	b.n	800e76e <__hexnan+0x2e>
 800e7be:	2a29      	cmp	r2, #41	@ 0x29
 800e7c0:	d157      	bne.n	800e872 <__hexnan+0x132>
 800e7c2:	3102      	adds	r1, #2
 800e7c4:	f8ca 1000 	str.w	r1, [sl]
 800e7c8:	f1bb 0f00 	cmp.w	fp, #0
 800e7cc:	d051      	beq.n	800e872 <__hexnan+0x132>
 800e7ce:	454c      	cmp	r4, r9
 800e7d0:	d206      	bcs.n	800e7e0 <__hexnan+0xa0>
 800e7d2:	2d07      	cmp	r5, #7
 800e7d4:	dc04      	bgt.n	800e7e0 <__hexnan+0xa0>
 800e7d6:	462a      	mov	r2, r5
 800e7d8:	4649      	mov	r1, r9
 800e7da:	4620      	mov	r0, r4
 800e7dc:	f7ff ff8a 	bl	800e6f4 <L_shift>
 800e7e0:	4544      	cmp	r4, r8
 800e7e2:	d936      	bls.n	800e852 <__hexnan+0x112>
 800e7e4:	4623      	mov	r3, r4
 800e7e6:	f1a8 0204 	sub.w	r2, r8, #4
 800e7ea:	f853 1b04 	ldr.w	r1, [r3], #4
 800e7ee:	429f      	cmp	r7, r3
 800e7f0:	f842 1f04 	str.w	r1, [r2, #4]!
 800e7f4:	d2f9      	bcs.n	800e7ea <__hexnan+0xaa>
 800e7f6:	1b3b      	subs	r3, r7, r4
 800e7f8:	f023 0303 	bic.w	r3, r3, #3
 800e7fc:	3304      	adds	r3, #4
 800e7fe:	3401      	adds	r4, #1
 800e800:	3e03      	subs	r6, #3
 800e802:	42b4      	cmp	r4, r6
 800e804:	bf88      	it	hi
 800e806:	2304      	movhi	r3, #4
 800e808:	2200      	movs	r2, #0
 800e80a:	4443      	add	r3, r8
 800e80c:	f843 2b04 	str.w	r2, [r3], #4
 800e810:	429f      	cmp	r7, r3
 800e812:	d2fb      	bcs.n	800e80c <__hexnan+0xcc>
 800e814:	683b      	ldr	r3, [r7, #0]
 800e816:	b91b      	cbnz	r3, 800e820 <__hexnan+0xe0>
 800e818:	4547      	cmp	r7, r8
 800e81a:	d128      	bne.n	800e86e <__hexnan+0x12e>
 800e81c:	2301      	movs	r3, #1
 800e81e:	603b      	str	r3, [r7, #0]
 800e820:	2005      	movs	r0, #5
 800e822:	b007      	add	sp, #28
 800e824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e828:	3501      	adds	r5, #1
 800e82a:	2d08      	cmp	r5, #8
 800e82c:	f10b 0b01 	add.w	fp, fp, #1
 800e830:	dd06      	ble.n	800e840 <__hexnan+0x100>
 800e832:	4544      	cmp	r4, r8
 800e834:	d9c1      	bls.n	800e7ba <__hexnan+0x7a>
 800e836:	2300      	movs	r3, #0
 800e838:	2501      	movs	r5, #1
 800e83a:	f844 3c04 	str.w	r3, [r4, #-4]
 800e83e:	3c04      	subs	r4, #4
 800e840:	6822      	ldr	r2, [r4, #0]
 800e842:	f000 000f 	and.w	r0, r0, #15
 800e846:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e84a:	6020      	str	r0, [r4, #0]
 800e84c:	e7b5      	b.n	800e7ba <__hexnan+0x7a>
 800e84e:	2508      	movs	r5, #8
 800e850:	e7b3      	b.n	800e7ba <__hexnan+0x7a>
 800e852:	9b01      	ldr	r3, [sp, #4]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d0dd      	beq.n	800e814 <__hexnan+0xd4>
 800e858:	f04f 32ff 	mov.w	r2, #4294967295
 800e85c:	f1c3 0320 	rsb	r3, r3, #32
 800e860:	40da      	lsrs	r2, r3
 800e862:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e866:	4013      	ands	r3, r2
 800e868:	f846 3c04 	str.w	r3, [r6, #-4]
 800e86c:	e7d2      	b.n	800e814 <__hexnan+0xd4>
 800e86e:	3f04      	subs	r7, #4
 800e870:	e7d0      	b.n	800e814 <__hexnan+0xd4>
 800e872:	2004      	movs	r0, #4
 800e874:	e7d5      	b.n	800e822 <__hexnan+0xe2>

0800e876 <__ascii_mbtowc>:
 800e876:	b082      	sub	sp, #8
 800e878:	b901      	cbnz	r1, 800e87c <__ascii_mbtowc+0x6>
 800e87a:	a901      	add	r1, sp, #4
 800e87c:	b142      	cbz	r2, 800e890 <__ascii_mbtowc+0x1a>
 800e87e:	b14b      	cbz	r3, 800e894 <__ascii_mbtowc+0x1e>
 800e880:	7813      	ldrb	r3, [r2, #0]
 800e882:	600b      	str	r3, [r1, #0]
 800e884:	7812      	ldrb	r2, [r2, #0]
 800e886:	1e10      	subs	r0, r2, #0
 800e888:	bf18      	it	ne
 800e88a:	2001      	movne	r0, #1
 800e88c:	b002      	add	sp, #8
 800e88e:	4770      	bx	lr
 800e890:	4610      	mov	r0, r2
 800e892:	e7fb      	b.n	800e88c <__ascii_mbtowc+0x16>
 800e894:	f06f 0001 	mvn.w	r0, #1
 800e898:	e7f8      	b.n	800e88c <__ascii_mbtowc+0x16>

0800e89a <_realloc_r>:
 800e89a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e89e:	4607      	mov	r7, r0
 800e8a0:	4614      	mov	r4, r2
 800e8a2:	460d      	mov	r5, r1
 800e8a4:	b921      	cbnz	r1, 800e8b0 <_realloc_r+0x16>
 800e8a6:	4611      	mov	r1, r2
 800e8a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e8ac:	f7fd b91a 	b.w	800bae4 <_malloc_r>
 800e8b0:	b92a      	cbnz	r2, 800e8be <_realloc_r+0x24>
 800e8b2:	f7fd f8a5 	bl	800ba00 <_free_r>
 800e8b6:	4625      	mov	r5, r4
 800e8b8:	4628      	mov	r0, r5
 800e8ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8be:	f000 f898 	bl	800e9f2 <_malloc_usable_size_r>
 800e8c2:	4284      	cmp	r4, r0
 800e8c4:	4606      	mov	r6, r0
 800e8c6:	d802      	bhi.n	800e8ce <_realloc_r+0x34>
 800e8c8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e8cc:	d8f4      	bhi.n	800e8b8 <_realloc_r+0x1e>
 800e8ce:	4621      	mov	r1, r4
 800e8d0:	4638      	mov	r0, r7
 800e8d2:	f7fd f907 	bl	800bae4 <_malloc_r>
 800e8d6:	4680      	mov	r8, r0
 800e8d8:	b908      	cbnz	r0, 800e8de <_realloc_r+0x44>
 800e8da:	4645      	mov	r5, r8
 800e8dc:	e7ec      	b.n	800e8b8 <_realloc_r+0x1e>
 800e8de:	42b4      	cmp	r4, r6
 800e8e0:	4622      	mov	r2, r4
 800e8e2:	4629      	mov	r1, r5
 800e8e4:	bf28      	it	cs
 800e8e6:	4632      	movcs	r2, r6
 800e8e8:	f7fc fa13 	bl	800ad12 <memcpy>
 800e8ec:	4629      	mov	r1, r5
 800e8ee:	4638      	mov	r0, r7
 800e8f0:	f7fd f886 	bl	800ba00 <_free_r>
 800e8f4:	e7f1      	b.n	800e8da <_realloc_r+0x40>
	...

0800e8f8 <_strtoul_l.isra.0>:
 800e8f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e8fc:	4686      	mov	lr, r0
 800e8fe:	460d      	mov	r5, r1
 800e900:	4e33      	ldr	r6, [pc, #204]	@ (800e9d0 <_strtoul_l.isra.0+0xd8>)
 800e902:	4628      	mov	r0, r5
 800e904:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e908:	5d37      	ldrb	r7, [r6, r4]
 800e90a:	f017 0708 	ands.w	r7, r7, #8
 800e90e:	d1f8      	bne.n	800e902 <_strtoul_l.isra.0+0xa>
 800e910:	2c2d      	cmp	r4, #45	@ 0x2d
 800e912:	d110      	bne.n	800e936 <_strtoul_l.isra.0+0x3e>
 800e914:	2701      	movs	r7, #1
 800e916:	782c      	ldrb	r4, [r5, #0]
 800e918:	1c85      	adds	r5, r0, #2
 800e91a:	f033 0010 	bics.w	r0, r3, #16
 800e91e:	d115      	bne.n	800e94c <_strtoul_l.isra.0+0x54>
 800e920:	2c30      	cmp	r4, #48	@ 0x30
 800e922:	d10d      	bne.n	800e940 <_strtoul_l.isra.0+0x48>
 800e924:	7828      	ldrb	r0, [r5, #0]
 800e926:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800e92a:	2858      	cmp	r0, #88	@ 0x58
 800e92c:	d108      	bne.n	800e940 <_strtoul_l.isra.0+0x48>
 800e92e:	786c      	ldrb	r4, [r5, #1]
 800e930:	3502      	adds	r5, #2
 800e932:	2310      	movs	r3, #16
 800e934:	e00a      	b.n	800e94c <_strtoul_l.isra.0+0x54>
 800e936:	2c2b      	cmp	r4, #43	@ 0x2b
 800e938:	bf04      	itt	eq
 800e93a:	782c      	ldrbeq	r4, [r5, #0]
 800e93c:	1c85      	addeq	r5, r0, #2
 800e93e:	e7ec      	b.n	800e91a <_strtoul_l.isra.0+0x22>
 800e940:	2b00      	cmp	r3, #0
 800e942:	d1f6      	bne.n	800e932 <_strtoul_l.isra.0+0x3a>
 800e944:	2c30      	cmp	r4, #48	@ 0x30
 800e946:	bf14      	ite	ne
 800e948:	230a      	movne	r3, #10
 800e94a:	2308      	moveq	r3, #8
 800e94c:	f04f 38ff 	mov.w	r8, #4294967295
 800e950:	fbb8 f8f3 	udiv	r8, r8, r3
 800e954:	2600      	movs	r6, #0
 800e956:	fb03 f908 	mul.w	r9, r3, r8
 800e95a:	4630      	mov	r0, r6
 800e95c:	ea6f 0909 	mvn.w	r9, r9
 800e960:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800e964:	f1bc 0f09 	cmp.w	ip, #9
 800e968:	d810      	bhi.n	800e98c <_strtoul_l.isra.0+0x94>
 800e96a:	4664      	mov	r4, ip
 800e96c:	42a3      	cmp	r3, r4
 800e96e:	dd1e      	ble.n	800e9ae <_strtoul_l.isra.0+0xb6>
 800e970:	f1b6 3fff 	cmp.w	r6, #4294967295
 800e974:	d007      	beq.n	800e986 <_strtoul_l.isra.0+0x8e>
 800e976:	4580      	cmp	r8, r0
 800e978:	d316      	bcc.n	800e9a8 <_strtoul_l.isra.0+0xb0>
 800e97a:	d101      	bne.n	800e980 <_strtoul_l.isra.0+0x88>
 800e97c:	45a1      	cmp	r9, r4
 800e97e:	db13      	blt.n	800e9a8 <_strtoul_l.isra.0+0xb0>
 800e980:	2601      	movs	r6, #1
 800e982:	fb00 4003 	mla	r0, r0, r3, r4
 800e986:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e98a:	e7e9      	b.n	800e960 <_strtoul_l.isra.0+0x68>
 800e98c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800e990:	f1bc 0f19 	cmp.w	ip, #25
 800e994:	d801      	bhi.n	800e99a <_strtoul_l.isra.0+0xa2>
 800e996:	3c37      	subs	r4, #55	@ 0x37
 800e998:	e7e8      	b.n	800e96c <_strtoul_l.isra.0+0x74>
 800e99a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800e99e:	f1bc 0f19 	cmp.w	ip, #25
 800e9a2:	d804      	bhi.n	800e9ae <_strtoul_l.isra.0+0xb6>
 800e9a4:	3c57      	subs	r4, #87	@ 0x57
 800e9a6:	e7e1      	b.n	800e96c <_strtoul_l.isra.0+0x74>
 800e9a8:	f04f 36ff 	mov.w	r6, #4294967295
 800e9ac:	e7eb      	b.n	800e986 <_strtoul_l.isra.0+0x8e>
 800e9ae:	1c73      	adds	r3, r6, #1
 800e9b0:	d106      	bne.n	800e9c0 <_strtoul_l.isra.0+0xc8>
 800e9b2:	2322      	movs	r3, #34	@ 0x22
 800e9b4:	4630      	mov	r0, r6
 800e9b6:	f8ce 3000 	str.w	r3, [lr]
 800e9ba:	b932      	cbnz	r2, 800e9ca <_strtoul_l.isra.0+0xd2>
 800e9bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e9c0:	b107      	cbz	r7, 800e9c4 <_strtoul_l.isra.0+0xcc>
 800e9c2:	4240      	negs	r0, r0
 800e9c4:	2a00      	cmp	r2, #0
 800e9c6:	d0f9      	beq.n	800e9bc <_strtoul_l.isra.0+0xc4>
 800e9c8:	b106      	cbz	r6, 800e9cc <_strtoul_l.isra.0+0xd4>
 800e9ca:	1e69      	subs	r1, r5, #1
 800e9cc:	6011      	str	r1, [r2, #0]
 800e9ce:	e7f5      	b.n	800e9bc <_strtoul_l.isra.0+0xc4>
 800e9d0:	0800eff9 	.word	0x0800eff9

0800e9d4 <_strtoul_r>:
 800e9d4:	f7ff bf90 	b.w	800e8f8 <_strtoul_l.isra.0>

0800e9d8 <__ascii_wctomb>:
 800e9d8:	4603      	mov	r3, r0
 800e9da:	4608      	mov	r0, r1
 800e9dc:	b141      	cbz	r1, 800e9f0 <__ascii_wctomb+0x18>
 800e9de:	2aff      	cmp	r2, #255	@ 0xff
 800e9e0:	d904      	bls.n	800e9ec <__ascii_wctomb+0x14>
 800e9e2:	228a      	movs	r2, #138	@ 0x8a
 800e9e4:	f04f 30ff 	mov.w	r0, #4294967295
 800e9e8:	601a      	str	r2, [r3, #0]
 800e9ea:	4770      	bx	lr
 800e9ec:	2001      	movs	r0, #1
 800e9ee:	700a      	strb	r2, [r1, #0]
 800e9f0:	4770      	bx	lr

0800e9f2 <_malloc_usable_size_r>:
 800e9f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e9f6:	1f18      	subs	r0, r3, #4
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	bfbc      	itt	lt
 800e9fc:	580b      	ldrlt	r3, [r1, r0]
 800e9fe:	18c0      	addlt	r0, r0, r3
 800ea00:	4770      	bx	lr
	...

0800ea04 <_init>:
 800ea04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea06:	bf00      	nop
 800ea08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea0a:	bc08      	pop	{r3}
 800ea0c:	469e      	mov	lr, r3
 800ea0e:	4770      	bx	lr

0800ea10 <_fini>:
 800ea10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea12:	bf00      	nop
 800ea14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea16:	bc08      	pop	{r3}
 800ea18:	469e      	mov	lr, r3
 800ea1a:	4770      	bx	lr
