#ifndef STM32_IRQ_H
#define STM32_IRQ_H

typedef enum
{
	STM32_IRQ_WWDG = 0,
	STM32_IRQ_PVD_PVM,
	STM32_IRQ_RTC_TAMP_CSS_LSE,
	STM32_IRQ_RTC_WKUP,
	STM32_IRQ_FLASH,
	STM32_IRQ_RCC,
	STM32_IRQ_EXTI_0,
	STM32_IRQ_EXTI_1,
	STM32_IRQ_EXTI_2,
	STM32_IRQ_EXTI_3,
	STM32_IRQ_EXTI_4,
	STM32_IRQ_DMA1_CH1,
	STM32_IRQ_DMA1_CH2,
	STM32_IRQ_DMA1_CH3,
	STM32_IRQ_DMA1_CH4,
	STM32_IRQ_DMA1_CH5,
	STM32_IRQ_DMA1_CH6,
	STM32_IRQ_DMA1_CH7,
	STM32_IRQ_ADC1_2,
	STM32_IRQ_USB_HP,
	STM32_IRQ_USB_LP,
	STM32_IRQ_FDCAN1_IT0,
	STM32_IRQ_FDCAN1_IT1,
	STM32_IRQ_EXTI9_5,
	STM32_IRQ_TIM1_BRK_TIM15,
	STM32_IRQ_TIM1_UP_TIM16,
	STM32_IRQ_TIM1_TRG_COM_DIR_IDX_TIM17,
	STM32_IRQ_TIM1_CC,
	STM32_IRQ_TIM2,
	STM32_IRQ_TIM3,
	STM32_IRQ_TIM4,
	STM32_IRQ_I2C1_EV,
	STM32_IRQ_I2C1_ER,
	STM32_IRQ_I2C2_EV,
	STM32_IRQ_I2C2_ER,
	STM32_IRQ_SPI1,
	STM32_IRQ_SPI2,
	STM32_IRQ_USART1,
	STM32_IRQ_USART2,
	STM32_IRQ_USART3,
	STM32_IRQ_EXTI15_10,
	STM32_IRQ_RTC_ALARM,
	STM32_IRQ_USB_WAKEUP,
	STM32_IRQ_TIM8_BRK_TER_IERR,
	STM32_IRQ_TIM8_UP,
	STM32_IRQ_TIM8_TRG_COM_DIR_IDX,
	STM32_IRQ_TIM8_CC,
	STM32_IRQ_ADC3,
	STM32_IRQ_FSMC,
	STM32_IRQ_LPTIM1,
	STM32_IRQ_TIM5,
	STM32_IRQ_SPI3,
	STM32_IRQ_UART4,
	STM32_IRQ_UART5,
	STM32_IRQ_TIM6_DACUNDER,
	STM32_IRQ_TIM7_DACUNDER,
	STM32_IRQ_DMA2_CH1,
	STM32_IRQ_DMA2_CH2,
	STM32_IRQ_DMA2_CH3,
	STM32_IRQ_DMA2_CH4,
	STM32_IRQ_DMA2_CH5,
	STM32_IRQ_ADC4,
	STM32_IRQ_ADC5,
	STM32_IRQ_UCPD1,
	STM32_IRQ_COMP1_2_3,
	STM32_IRQ_COMP4_5_6,
	STM32_IRQ_COMP7,
	STM32_IRQ_HRTIM_MASTER,
	STM32_IRQ_HRTIM_TIMA,
	STM32_IRQ_HRTIM_TIMB,
	STM32_IRQ_HRTIM_TIMC,
	STM32_IRQ_HRTIM_TIMD,
	STM32_IRQ_HRTIM_TIME,
	STM32_IRQ_HRTIM_TIM_FLT,
	STM32_IRQ_HRTIM_TIMF,
	STM32_IRQ_CRS,
	STM32_IRQ_SAI,
	STM32_IRQ_TIM20_BRK_TERR_IERR,
	STM32_IRQ_TIM20_UP,
	STM32_IRQ_TIM20_TRG_COM_DIR_IDX,
	STM32_IRQ_TIM20_CC,
	STM32_IRQ_FPU,
	STM32_IRQ_I2C4_EV,
	STM32_IRQ_I2C4_ER,
	STM32_IRQ_SPI4,
	STM32_IRQ_AES,
	STM32_IRQ_FDCAN2_IT0,
	STM32_IRQ_FDCAN2_IT1,
	STM32_IRQ_FDCAN3_IT0,
	STM32_IRQ_FDCAN3_IT1,
	STM32_IRQ_RNG,
	STM32_IRQ_LPUART,
	STM32_IRQ_I2C3_EV,
	STM32_IRQ_I2C3_ER,
	STM32_IRQ_DMAMUX_OVR,
	STM32_IRQ_QUADSPI,
	STM32_IRQ_DMA1_CH8,
	STM32_IRQ_DMA2_CH6,
	STM32_IRQ_DMA2_CH7,
	STM32_IRQ_DMA2_CH8,
	STM32_IRQ_CORDIC,
	STM32_IRQ_FMAC,
} stm32_irq_e;

#define STM32_IRQ_PRIORITY(x) ((x) << 4)
#define STM32_IRQ_PRIORITY_HIGHEST 0
#define STM32_IRQ_PRIORITY_LOWEST  15

#endif
