xrun(64): 22.03-s012: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.03-s012: Started on Dec 31, 2024 at 00:45:09 CST
xrun
	-f run.f
		-64
		-uvmhome /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv
		-incdir ../sv
		../sv/yapp_pkg.sv
		top.sv
		+UVM_VERBOSITY=UVM_LOW
		+UVM_NO_RELNOTES
		+SVSEED=random
	+UVM_TESTNAME=set_config_test

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_LOW
	+UVM_NO_RELNOTES

Recompiling... reason: file './router_test_lib.sv' is newer than expected.
	expected: Tue Dec 31 00:44:38 2024
	actual:   Tue Dec 31 00:45:03 2024
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv
file: top.sv
	module worklib.top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		yapp_pkg
		top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.top:sv <0x3285c3c9>
			streams: 104, words: 69113
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       1       1
		Verilog packages:              5       5
		Registers:                 13818   10255
		Named events:                  4      12
		Initial blocks:              295     159
		Parallel blocks:              26      27
		Assertions:                    2       2
		SV Class declarations:       203     317
		SV Class specializations:    386     386
		Simulation timescale:        1ns
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED set randomly from command line: 527235652
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/coe/cadence/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> source /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (22.03-s012)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------
UVM_INFO @ 0: reporter [RNTST] Running test set_config_test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
----------------------------------------------------------------------
Name                        Type                     Size  Value      
----------------------------------------------------------------------
uvm_test_top                set_config_test          -     @2583      
  router_tb                 router_tb                -     @2671      
    yapp_env                yapp_env                 -     @2712      
      yapp_tx_agent         yapp_tx_agent            -     @2743      
        yapp_tx_monitor     yapp_tx_monitor          -     @2777      
          recording_detail  integral                 32    'd1        
        is_active           uvm_active_passive_enum  1     UVM_PASSIVE
        recording_detail    integral                 32    'd1        
      recording_detail      integral                 32    'd1        
----------------------------------------------------------------------

UVM_INFO ../sv/yapp_tx_monitor.sv(13) @ 0: uvm_test_top.router_tb.yapp_env.yapp_tx_agent.yapp_tx_monitor [Phase] Running inside Monitor
UVM_INFO @ 0: uvm_test_top [CFGNRD]  ::: The following resources have at least one write and no reads :::
default_sequence [/^uvm_test_top\.router_tb\.yapp_env\.yapp_tx_agent\.yapp_tx_sequencer\.run_phase$/] : (uvm_pkg::uvm_object_wrapper) '{}
-  
  --------
  uvm_test_top reads: 0 @ 0  writes: 1 @ 0
 

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    4
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[CFGNRD]     1
[Phase]     1
[RNTST]     1
[UVMTOP]     1
Simulation complete via $finish(1) at time 0 FS + 179
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
TOOL:	xrun(64)	22.03-s012: Exiting on Dec 31, 2024 at 00:45:12 CST  (total: 00:00:03)
