5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (div1.vcd) 2 -o (div1.cdd) 2 -v (div1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 div1.v 10 30 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 1070008 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 b 2 12 107000b 1 0 31 0 32 49 0 ffffffff 0 0 0 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 div1.v 0 21 1
2 2 0 15 50005 1 1004 0 0 32 48 0 0
2 3 1 15 10001 0 1410 0 0 32 33 a
2 4 37 15 10005 1 16 2 3
2 5 0 16 c000c 1 1004 0 0 32 48 0 0
2 6 1 16 80008 0 1410 0 0 32 33 b
2 7 37 16 8000c 1 16 5 6
2 8 0 17 20002 1 1008 0 0 32 48 5 0
2 9 2c 17 10002 2 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 1 18 a000a 1 1004 0 0 32 33 a
2 11 0 18 50006 1 1008 0 0 32 48 20 0
2 12 4 18 5000a 1 1100 10 11 32 50 0 ffffffff 0 0 0 0
2 13 1 18 10001 0 1410 0 0 32 33 b
2 14 37 18 1000a 1 12 12 13
2 15 0 19 20002 1 1008 0 0 32 48 5 0
2 16 2c 19 10002 2 900a 15 0 32 18 0 ffffffff 0 0 0 0
2 17 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
4 4 15 1 11 7 7 4
4 7 16 8 0 9 9 4
4 9 17 1 0 14 0 4
4 14 18 1 0 16 16 4
4 16 19 1 0 17 0 4
4 17 20 0 0 0 0 4
3 1 main.$u1 "main.$u1" 0 div1.v 0 28 1
