
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_1 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 8)  (251 536)  (251 536)  routing T_5_33.span4_horz_r_1 <X> T_5_33.lc_trk_g1_1
 (7 8)  (253 536)  (253 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_1 lc_trk_g1_1
 (8 9)  (254 537)  (254 537)  routing T_5_33.span4_horz_r_1 <X> T_5_33.lc_trk_g1_1


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (4 0)  (358 528)  (358 528)  routing T_7_33.span4_horz_r_8 <X> T_7_33.lc_trk_g0_0
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (5 1)  (359 529)  (359 529)  routing T_7_33.span4_horz_r_8 <X> T_7_33.lc_trk_g0_0
 (7 1)  (361 529)  (361 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (1 11)  (367 538)  (367 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (17 5)  (401 533)  (401 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 6)  (432 535)  (432 535)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_vert_13
 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (412 541)  (412 541)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g1_4
 (5 13)  (413 541)  (413 541)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (11 0)  (471 528)  (471 528)  routing T_9_33.span4_horz_r_0 <X> T_9_33.span4_horz_l_12
 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (11 2)  (471 531)  (471 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13
 (12 2)  (472 531)  (472 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (11 0)  (579 528)  (579 528)  routing T_11_33.span4_horz_r_0 <X> T_11_33.span4_horz_l_12
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (14 6)  (582 535)  (582 535)  routing T_11_33.span4_horz_l_14 <X> T_11_33.span4_vert_13
 (0 8)  (569 536)  (569 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (0 10)  (569 539)  (569 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (11 0)  (687 528)  (687 528)  routing T_13_33.span4_vert_1 <X> T_13_33.span4_horz_l_12
 (12 0)  (688 528)  (688 528)  routing T_13_33.span4_vert_1 <X> T_13_33.span4_horz_l_12
 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (11 0)  (795 528)  (795 528)  routing T_15_33.span4_vert_1 <X> T_15_33.span4_horz_l_12
 (12 0)  (796 528)  (796 528)  routing T_15_33.span4_vert_1 <X> T_15_33.span4_horz_l_12
 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (6 6)  (834 535)  (834 535)  routing T_16_33.span12_vert_15 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (832 540)  (832 540)  routing T_16_33.span12_vert_4 <X> T_16_33.lc_trk_g1_4
 (4 13)  (832 541)  (832 541)  routing T_16_33.span12_vert_4 <X> T_16_33.lc_trk_g1_4
 (5 13)  (833 541)  (833 541)  routing T_16_33.span12_vert_4 <X> T_16_33.lc_trk_g1_4
 (7 13)  (835 541)  (835 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (5 14)  (891 543)  (891 543)  routing T_17_33.span4_horz_r_15 <X> T_17_33.lc_trk_g1_7
 (7 14)  (893 543)  (893 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (894 543)  (894 543)  routing T_17_33.span4_horz_r_15 <X> T_17_33.lc_trk_g1_7
 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0

 (11 12)  (961 540)  (961 540)  routing T_18_33.span4_vert_19 <X> T_18_33.span4_horz_l_15
 (12 12)  (962 540)  (962 540)  routing T_18_33.span4_vert_19 <X> T_18_33.span4_horz_l_15


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (5 4)  (999 532)  (999 532)  routing T_19_33.span12_vert_5 <X> T_19_33.lc_trk_g0_5
 (7 4)  (1001 532)  (1001 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_5 lc_trk_g0_5
 (8 4)  (1002 532)  (1002 532)  routing T_19_33.span12_vert_5 <X> T_19_33.lc_trk_g0_5
 (8 5)  (1002 533)  (1002 533)  routing T_19_33.span12_vert_5 <X> T_19_33.lc_trk_g0_5
 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g0_5 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (4 8)  (1052 536)  (1052 536)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g1_0
 (5 9)  (1053 537)  (1053 537)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g1_0
 (6 9)  (1054 537)  (1054 537)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (5 10)  (1053 539)  (1053 539)  routing T_20_33.span4_vert_19 <X> T_20_33.lc_trk_g1_3
 (6 10)  (1054 539)  (1054 539)  routing T_20_33.span4_vert_19 <X> T_20_33.lc_trk_g1_3
 (7 10)  (1055 539)  (1055 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (13 1)  (1287 529)  (1287 529)  routing T_24_33.span4_vert_1 <X> T_24_33.span4_horz_r_0
 (14 1)  (1288 529)  (1288 529)  routing T_24_33.span4_vert_1 <X> T_24_33.span4_horz_r_0
 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0

 (13 13)  (1287 541)  (1287 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3
 (14 13)  (1288 541)  (1288 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_1 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (6 8)  (1324 536)  (1324 536)  routing T_25_33.span4_vert_9 <X> T_25_33.lc_trk_g1_1
 (7 8)  (1325 536)  (1325 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_9 lc_trk_g1_1
 (8 8)  (1326 536)  (1326 536)  routing T_25_33.span4_vert_9 <X> T_25_33.lc_trk_g1_1
 (8 9)  (1326 537)  (1326 537)  routing T_25_33.span4_vert_9 <X> T_25_33.lc_trk_g1_1


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (5 10)  (1365 539)  (1365 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (7 10)  (1367 539)  (1367 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1368 539)  (1368 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (4 4)  (1418 532)  (1418 532)  routing T_27_33.span4_horz_r_12 <X> T_27_33.lc_trk_g0_4
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_4 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (5 5)  (1419 533)  (1419 533)  routing T_27_33.span4_horz_r_12 <X> T_27_33.lc_trk_g0_4
 (7 5)  (1421 533)  (1421 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (6 2)  (1474 531)  (1474 531)  routing T_28_33.span4_vert_3 <X> T_28_33.lc_trk_g0_3
 (7 2)  (1475 531)  (1475 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (1476 531)  (1476 531)  routing T_28_33.span4_vert_3 <X> T_28_33.lc_trk_g0_3
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_3 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_1 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (5 8)  (1527 536)  (1527 536)  routing T_29_33.span4_vert_17 <X> T_29_33.lc_trk_g1_1
 (6 8)  (1528 536)  (1528 536)  routing T_29_33.span4_vert_17 <X> T_29_33.lc_trk_g1_1
 (7 8)  (1529 536)  (1529 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_17 lc_trk_g1_1
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (5 11)  (1527 538)  (1527 538)  routing T_29_33.span4_vert_18 <X> T_29_33.lc_trk_g1_2
 (6 11)  (1528 538)  (1528 538)  routing T_29_33.span4_vert_18 <X> T_29_33.lc_trk_g1_2
 (7 11)  (1529 538)  (1529 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_18 lc_trk_g1_2
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_1 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (5 8)  (1635 536)  (1635 536)  routing T_31_33.span4_horz_r_9 <X> T_31_33.lc_trk_g1_1
 (7 8)  (1637 536)  (1637 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1638 536)  (1638 536)  routing T_31_33.span4_horz_r_9 <X> T_31_33.lc_trk_g1_1
 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (1635 541)  (1635 541)  routing T_31_33.span4_vert_20 <X> T_31_33.lc_trk_g1_4
 (6 13)  (1636 541)  (1636 541)  routing T_31_33.span4_vert_20 <X> T_31_33.lc_trk_g1_4
 (7 13)  (1637 541)  (1637 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_24_32

 (19 1)  (1271 513)  (1271 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


RAM_Tile_25_32

 (3 4)  (1309 516)  (1309 516)  routing T_25_32.sp12_v_b_0 <X> T_25_32.sp12_h_r_0
 (3 5)  (1309 517)  (1309 517)  routing T_25_32.sp12_v_b_0 <X> T_25_32.sp12_h_r_0


LogicTile_31_32

 (2 4)  (1620 516)  (1620 516)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (12 2)  (1738 514)  (1738 514)  routing T_33_32.span4_horz_31 <X> T_33_32.span4_vert_t_13
 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_16_31

 (12 8)  (828 504)  (828 504)  routing T_16_31.sp4_v_b_8 <X> T_16_31.sp4_h_r_8
 (11 9)  (827 505)  (827 505)  routing T_16_31.sp4_v_b_8 <X> T_16_31.sp4_h_r_8


LogicTile_20_31

 (12 11)  (1048 507)  (1048 507)  routing T_20_31.sp4_h_l_45 <X> T_20_31.sp4_v_t_45


LogicTile_29_31

 (12 0)  (1522 496)  (1522 496)  routing T_29_31.sp4_v_b_2 <X> T_29_31.sp4_h_r_2
 (11 1)  (1521 497)  (1521 497)  routing T_29_31.sp4_v_b_2 <X> T_29_31.sp4_h_r_2


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 14)  (1731 510)  (1731 510)  routing T_33_31.span4_horz_39 <X> T_33_31.lc_trk_g1_7
 (6 14)  (1732 510)  (1732 510)  routing T_33_31.span4_horz_39 <X> T_33_31.lc_trk_g1_7
 (7 14)  (1733 510)  (1733 510)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 510)  (1734 510)  routing T_33_31.span4_horz_39 <X> T_33_31.lc_trk_g1_7


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_6_30

 (2 8)  (290 488)  (290 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0
 (2 8)  (398 488)  (398 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (11 8)  (407 488)  (407 488)  routing T_8_30.sp4_v_t_37 <X> T_8_30.sp4_v_b_8
 (13 8)  (409 488)  (409 488)  routing T_8_30.sp4_v_t_37 <X> T_8_30.sp4_v_b_8
 (2 12)  (398 492)  (398 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_30

 (4 12)  (442 492)  (442 492)  routing T_9_30.sp4_h_l_44 <X> T_9_30.sp4_v_b_9
 (5 13)  (443 493)  (443 493)  routing T_9_30.sp4_h_l_44 <X> T_9_30.sp4_v_b_9


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


LogicTile_11_30

 (12 0)  (558 480)  (558 480)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_h_r_2
 (13 1)  (559 481)  (559 481)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_h_r_2
 (11 8)  (557 488)  (557 488)  routing T_11_30.sp4_v_t_37 <X> T_11_30.sp4_v_b_8
 (13 8)  (559 488)  (559 488)  routing T_11_30.sp4_v_t_37 <X> T_11_30.sp4_v_b_8
 (4 12)  (550 492)  (550 492)  routing T_11_30.sp4_v_t_44 <X> T_11_30.sp4_v_b_9
 (6 13)  (552 493)  (552 493)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_h_r_9


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_15_30

 (4 4)  (766 484)  (766 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (6 4)  (768 484)  (768 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (5 5)  (767 485)  (767 485)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (11 8)  (773 488)  (773 488)  routing T_15_30.sp4_h_l_39 <X> T_15_30.sp4_v_b_8
 (13 8)  (775 488)  (775 488)  routing T_15_30.sp4_h_l_39 <X> T_15_30.sp4_v_b_8
 (12 9)  (774 489)  (774 489)  routing T_15_30.sp4_h_l_39 <X> T_15_30.sp4_v_b_8


LogicTile_16_30

 (3 0)  (819 480)  (819 480)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (5 8)  (821 488)  (821 488)  routing T_16_30.sp4_v_b_0 <X> T_16_30.sp4_h_r_6
 (4 9)  (820 489)  (820 489)  routing T_16_30.sp4_v_b_0 <X> T_16_30.sp4_h_r_6
 (6 9)  (822 489)  (822 489)  routing T_16_30.sp4_v_b_0 <X> T_16_30.sp4_h_r_6


LogicTile_18_30

 (3 0)  (931 480)  (931 480)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0
 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0
 (4 10)  (932 490)  (932 490)  routing T_18_30.sp4_v_b_6 <X> T_18_30.sp4_v_t_43


LogicTile_20_30

 (5 11)  (1041 491)  (1041 491)  routing T_20_30.sp4_h_l_43 <X> T_20_30.sp4_v_t_43


LogicTile_21_30

 (8 4)  (1098 484)  (1098 484)  routing T_21_30.sp4_v_b_4 <X> T_21_30.sp4_h_r_4
 (9 4)  (1099 484)  (1099 484)  routing T_21_30.sp4_v_b_4 <X> T_21_30.sp4_h_r_4


LogicTile_24_30

 (3 0)  (1255 480)  (1255 480)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (3 1)  (1255 481)  (1255 481)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (4 10)  (1256 490)  (1256 490)  routing T_24_30.sp4_v_b_6 <X> T_24_30.sp4_v_t_43


RAM_Tile_25_30

 (12 0)  (1318 480)  (1318 480)  routing T_25_30.sp4_v_b_2 <X> T_25_30.sp4_h_r_2
 (11 1)  (1317 481)  (1317 481)  routing T_25_30.sp4_v_b_2 <X> T_25_30.sp4_h_r_2
 (8 4)  (1314 484)  (1314 484)  routing T_25_30.sp4_h_l_41 <X> T_25_30.sp4_h_r_4


LogicTile_26_30

 (3 0)  (1351 480)  (1351 480)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_v_b_0
 (3 1)  (1351 481)  (1351 481)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_v_b_0


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23


LogicTile_29_30

 (8 7)  (1518 487)  (1518 487)  routing T_29_30.sp4_h_l_41 <X> T_29_30.sp4_v_t_41
 (10 11)  (1520 491)  (1520 491)  routing T_29_30.sp4_h_l_39 <X> T_29_30.sp4_v_t_42


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 2)  (1567 482)  (1567 482)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23
 (3 3)  (1567 483)  (1567 483)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23


LogicTile_31_30

 (4 14)  (1622 494)  (1622 494)  routing T_31_30.sp4_v_b_9 <X> T_31_30.sp4_v_t_44


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 489)  (1743 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_29

 (3 0)  (399 464)  (399 464)  routing T_8_29.sp12_v_t_23 <X> T_8_29.sp12_v_b_0


LogicTile_9_29

 (8 11)  (446 475)  (446 475)  routing T_9_29.sp4_v_b_4 <X> T_9_29.sp4_v_t_42
 (10 11)  (448 475)  (448 475)  routing T_9_29.sp4_v_b_4 <X> T_9_29.sp4_v_t_42


LogicTile_13_29

 (9 3)  (663 467)  (663 467)  routing T_13_29.sp4_v_b_1 <X> T_13_29.sp4_v_t_36


LogicTile_15_29

 (9 3)  (771 467)  (771 467)  routing T_15_29.sp4_v_b_5 <X> T_15_29.sp4_v_t_36
 (10 3)  (772 467)  (772 467)  routing T_15_29.sp4_v_b_5 <X> T_15_29.sp4_v_t_36
 (11 8)  (773 472)  (773 472)  routing T_15_29.sp4_h_r_3 <X> T_15_29.sp4_v_b_8


LogicTile_16_29

 (19 15)  (835 479)  (835 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (19 6)  (947 470)  (947 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_20_29

 (8 8)  (1044 472)  (1044 472)  routing T_20_29.sp4_v_b_7 <X> T_20_29.sp4_h_r_7
 (9 8)  (1045 472)  (1045 472)  routing T_20_29.sp4_v_b_7 <X> T_20_29.sp4_h_r_7


LogicTile_21_29

 (19 4)  (1109 468)  (1109 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_24_29

 (4 5)  (1256 469)  (1256 469)  routing T_24_29.sp4_h_l_42 <X> T_24_29.sp4_h_r_3
 (6 5)  (1258 469)  (1258 469)  routing T_24_29.sp4_h_l_42 <X> T_24_29.sp4_h_r_3
 (19 6)  (1271 470)  (1271 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_25_29

 (19 2)  (1325 466)  (1325 466)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (6 14)  (1312 478)  (1312 478)  routing T_25_29.sp4_v_b_6 <X> T_25_29.sp4_v_t_44
 (5 15)  (1311 479)  (1311 479)  routing T_25_29.sp4_v_b_6 <X> T_25_29.sp4_v_t_44


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 1)  (1351 465)  (1351 465)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23


LogicTile_28_29

 (5 7)  (1461 471)  (1461 471)  routing T_28_29.sp4_h_l_38 <X> T_28_29.sp4_v_t_38


LogicTile_29_29

 (8 1)  (1518 465)  (1518 465)  routing T_29_29.sp4_h_r_1 <X> T_29_29.sp4_v_b_1


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (2 9)  (1728 473)  (1728 473)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_9_28

 (19 4)  (457 452)  (457 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_13_28

 (19 1)  (673 449)  (673 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_16_28

 (3 6)  (819 454)  (819 454)  routing T_16_28.sp12_v_b_0 <X> T_16_28.sp12_v_t_23


LogicTile_20_28

 (19 7)  (1055 455)  (1055 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_24_28

 (3 0)  (1255 448)  (1255 448)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0
 (3 1)  (1255 449)  (1255 449)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (17 5)  (1743 453)  (1743 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 434)  (12 434)  routing T_0_27.span4_horz_19 <X> T_0_27.lc_trk_g0_3
 (6 2)  (11 434)  (11 434)  routing T_0_27.span4_horz_19 <X> T_0_27.lc_trk_g0_3
 (7 2)  (10 434)  (10 434)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_19 lc_trk_g0_3
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_3 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (5 14)  (12 446)  (12 446)  routing T_0_27.span4_vert_b_15 <X> T_0_27.lc_trk_g1_7
 (7 14)  (10 446)  (10 446)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 446)  (9 446)  routing T_0_27.span4_vert_b_15 <X> T_0_27.lc_trk_g1_7
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0
 (4 11)  (130 443)  (130 443)  routing T_3_27.sp4_v_b_1 <X> T_3_27.sp4_h_l_43


LogicTile_4_27

 (3 5)  (183 437)  (183 437)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_h_r_0


LogicTile_15_27

 (3 1)  (765 433)  (765 433)  routing T_15_27.sp12_h_l_23 <X> T_15_27.sp12_v_b_0
 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_h_l_23 <X> T_15_27.sp12_h_r_0


LogicTile_16_27

 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_l_23 <X> T_16_27.sp12_v_b_0
 (19 2)  (835 434)  (835 434)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (11 10)  (827 442)  (827 442)  routing T_16_27.sp4_v_b_0 <X> T_16_27.sp4_v_t_45
 (13 10)  (829 442)  (829 442)  routing T_16_27.sp4_v_b_0 <X> T_16_27.sp4_v_t_45


LogicTile_21_27

 (8 1)  (1098 433)  (1098 433)  routing T_21_27.sp4_h_r_1 <X> T_21_27.sp4_v_b_1


LogicTile_22_27

 (19 13)  (1163 445)  (1163 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_27

 (2 12)  (1308 444)  (1308 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_27

 (13 12)  (1469 444)  (1469 444)  routing T_28_27.sp4_h_l_46 <X> T_28_27.sp4_v_b_11
 (12 13)  (1468 445)  (1468 445)  routing T_28_27.sp4_h_l_46 <X> T_28_27.sp4_v_b_11


LogicTile_29_27

 (11 2)  (1521 434)  (1521 434)  routing T_29_27.sp4_v_b_6 <X> T_29_27.sp4_v_t_39
 (13 2)  (1523 434)  (1523 434)  routing T_29_27.sp4_v_b_6 <X> T_29_27.sp4_v_t_39


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 428)  (6 428)  routing T_0_26.span4_vert_b_3 <X> T_0_26.span4_vert_t_15


LogicTile_3_26

 (19 1)  (145 417)  (145 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_6_26

 (19 8)  (307 424)  (307 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


RAM_Tile_8_26

 (13 8)  (409 424)  (409 424)  routing T_8_26.sp4_v_t_45 <X> T_8_26.sp4_v_b_8


LogicTile_9_26

 (4 12)  (442 428)  (442 428)  routing T_9_26.sp4_v_t_44 <X> T_9_26.sp4_v_b_9


LogicTile_11_26

 (10 0)  (556 416)  (556 416)  routing T_11_26.sp4_v_t_45 <X> T_11_26.sp4_h_r_1
 (13 1)  (559 417)  (559 417)  routing T_11_26.sp4_v_t_44 <X> T_11_26.sp4_h_r_2
 (9 5)  (555 421)  (555 421)  routing T_11_26.sp4_v_t_45 <X> T_11_26.sp4_v_b_4
 (10 5)  (556 421)  (556 421)  routing T_11_26.sp4_v_t_45 <X> T_11_26.sp4_v_b_4
 (3 12)  (549 428)  (549 428)  routing T_11_26.sp12_v_b_1 <X> T_11_26.sp12_h_r_1
 (3 13)  (549 429)  (549 429)  routing T_11_26.sp12_v_b_1 <X> T_11_26.sp12_h_r_1


LogicTile_13_26

 (15 8)  (669 424)  (669 424)  routing T_13_26.sp4_h_r_25 <X> T_13_26.lc_trk_g2_1
 (16 8)  (670 424)  (670 424)  routing T_13_26.sp4_h_r_25 <X> T_13_26.lc_trk_g2_1
 (17 8)  (671 424)  (671 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (672 425)  (672 425)  routing T_13_26.sp4_h_r_25 <X> T_13_26.lc_trk_g2_1
 (28 12)  (682 428)  (682 428)  routing T_13_26.lc_trk_g2_1 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 428)  (683 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 428)  (686 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 428)  (687 428)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 428)  (688 428)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (40 12)  (694 428)  (694 428)  LC_6 Logic Functioning bit
 (42 12)  (696 428)  (696 428)  LC_6 Logic Functioning bit
 (52 12)  (706 428)  (706 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (676 429)  (676 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (677 429)  (677 429)  routing T_13_26.sp4_h_l_15 <X> T_13_26.lc_trk_g3_2
 (24 13)  (678 429)  (678 429)  routing T_13_26.sp4_h_l_15 <X> T_13_26.lc_trk_g3_2
 (25 13)  (679 429)  (679 429)  routing T_13_26.sp4_h_l_15 <X> T_13_26.lc_trk_g3_2
 (31 13)  (685 429)  (685 429)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (40 13)  (694 429)  (694 429)  LC_6 Logic Functioning bit
 (42 13)  (696 429)  (696 429)  LC_6 Logic Functioning bit


LogicTile_15_26

 (22 1)  (784 417)  (784 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (9 5)  (771 421)  (771 421)  routing T_15_26.sp4_v_t_45 <X> T_15_26.sp4_v_b_4
 (10 5)  (772 421)  (772 421)  routing T_15_26.sp4_v_t_45 <X> T_15_26.sp4_v_b_4
 (28 8)  (790 424)  (790 424)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 424)  (791 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 424)  (792 424)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 424)  (793 424)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 424)  (794 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 424)  (795 424)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 424)  (796 424)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 424)  (802 424)  LC_4 Logic Functioning bit
 (42 8)  (804 424)  (804 424)  LC_4 Logic Functioning bit
 (51 8)  (813 424)  (813 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (788 425)  (788 425)  routing T_15_26.lc_trk_g0_2 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 425)  (791 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 425)  (793 425)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (40 9)  (802 425)  (802 425)  LC_4 Logic Functioning bit
 (41 9)  (803 425)  (803 425)  LC_4 Logic Functioning bit
 (42 9)  (804 425)  (804 425)  LC_4 Logic Functioning bit
 (43 9)  (805 425)  (805 425)  LC_4 Logic Functioning bit
 (15 10)  (777 426)  (777 426)  routing T_15_26.sp4_v_t_32 <X> T_15_26.lc_trk_g2_5
 (16 10)  (778 426)  (778 426)  routing T_15_26.sp4_v_t_32 <X> T_15_26.lc_trk_g2_5
 (17 10)  (779 426)  (779 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (11 12)  (773 428)  (773 428)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_v_b_11
 (13 12)  (775 428)  (775 428)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_v_b_11
 (25 14)  (787 430)  (787 430)  routing T_15_26.sp12_v_b_6 <X> T_15_26.lc_trk_g3_6
 (22 15)  (784 431)  (784 431)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (786 431)  (786 431)  routing T_15_26.sp12_v_b_6 <X> T_15_26.lc_trk_g3_6
 (25 15)  (787 431)  (787 431)  routing T_15_26.sp12_v_b_6 <X> T_15_26.lc_trk_g3_6


LogicTile_16_26

 (6 2)  (822 418)  (822 418)  routing T_16_26.sp4_v_b_9 <X> T_16_26.sp4_v_t_37
 (19 2)  (835 418)  (835 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (5 3)  (821 419)  (821 419)  routing T_16_26.sp4_v_b_9 <X> T_16_26.sp4_v_t_37


LogicTile_23_26

 (3 13)  (1201 429)  (1201 429)  routing T_23_26.sp12_h_l_22 <X> T_23_26.sp12_h_r_1


LogicTile_28_26

 (26 2)  (1482 418)  (1482 418)  routing T_28_26.lc_trk_g1_6 <X> T_28_26.wire_logic_cluster/lc_1/in_0
 (28 2)  (1484 418)  (1484 418)  routing T_28_26.lc_trk_g2_4 <X> T_28_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 418)  (1485 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1486 418)  (1486 418)  routing T_28_26.lc_trk_g2_4 <X> T_28_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 418)  (1488 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1489 418)  (1489 418)  routing T_28_26.lc_trk_g2_0 <X> T_28_26.wire_logic_cluster/lc_1/in_3
 (39 2)  (1495 418)  (1495 418)  LC_1 Logic Functioning bit
 (40 2)  (1496 418)  (1496 418)  LC_1 Logic Functioning bit
 (41 2)  (1497 418)  (1497 418)  LC_1 Logic Functioning bit
 (53 2)  (1509 418)  (1509 418)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (1482 419)  (1482 419)  routing T_28_26.lc_trk_g1_6 <X> T_28_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (1483 419)  (1483 419)  routing T_28_26.lc_trk_g1_6 <X> T_28_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 419)  (1485 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1488 419)  (1488 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1489 419)  (1489 419)  routing T_28_26.lc_trk_g2_1 <X> T_28_26.input_2_1
 (36 3)  (1492 419)  (1492 419)  LC_1 Logic Functioning bit
 (38 3)  (1494 419)  (1494 419)  LC_1 Logic Functioning bit
 (39 3)  (1495 419)  (1495 419)  LC_1 Logic Functioning bit
 (40 3)  (1496 419)  (1496 419)  LC_1 Logic Functioning bit
 (41 3)  (1497 419)  (1497 419)  LC_1 Logic Functioning bit
 (32 4)  (1488 420)  (1488 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1490 420)  (1490 420)  routing T_28_26.lc_trk_g1_2 <X> T_28_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (1491 420)  (1491 420)  routing T_28_26.lc_trk_g2_4 <X> T_28_26.input_2_2
 (43 4)  (1499 420)  (1499 420)  LC_2 Logic Functioning bit
 (46 4)  (1502 420)  (1502 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (1478 421)  (1478 421)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1479 421)  (1479 421)  routing T_28_26.sp12_h_r_10 <X> T_28_26.lc_trk_g1_2
 (28 5)  (1484 421)  (1484 421)  routing T_28_26.lc_trk_g2_0 <X> T_28_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 421)  (1485 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1487 421)  (1487 421)  routing T_28_26.lc_trk_g1_2 <X> T_28_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (1488 421)  (1488 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1489 421)  (1489 421)  routing T_28_26.lc_trk_g2_4 <X> T_28_26.input_2_2
 (42 5)  (1498 421)  (1498 421)  LC_2 Logic Functioning bit
 (22 7)  (1478 423)  (1478 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1479 423)  (1479 423)  routing T_28_26.sp4_v_b_22 <X> T_28_26.lc_trk_g1_6
 (24 7)  (1480 423)  (1480 423)  routing T_28_26.sp4_v_b_22 <X> T_28_26.lc_trk_g1_6
 (16 8)  (1472 424)  (1472 424)  routing T_28_26.sp12_v_t_14 <X> T_28_26.lc_trk_g2_1
 (17 8)  (1473 424)  (1473 424)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (16 9)  (1472 425)  (1472 425)  routing T_28_26.sp12_v_b_8 <X> T_28_26.lc_trk_g2_0
 (17 9)  (1473 425)  (1473 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (1474 425)  (1474 425)  routing T_28_26.sp12_v_t_14 <X> T_28_26.lc_trk_g2_1
 (14 11)  (1470 427)  (1470 427)  routing T_28_26.sp4_r_v_b_36 <X> T_28_26.lc_trk_g2_4
 (17 11)  (1473 427)  (1473 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4


LogicTile_31_26

 (5 15)  (1623 431)  (1623 431)  routing T_31_26.sp4_h_l_44 <X> T_31_26.sp4_v_t_44


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25



LogicTile_6_25

 (3 5)  (291 405)  (291 405)  routing T_6_25.sp12_h_l_23 <X> T_6_25.sp12_h_r_0


LogicTile_7_25



RAM_Tile_8_25

 (19 4)  (415 404)  (415 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (2 8)  (602 408)  (602 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_25



LogicTile_14_25

 (2 8)  (710 408)  (710 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_25

 (4 4)  (766 404)  (766 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (6 4)  (768 404)  (768 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (5 5)  (767 405)  (767 405)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (13 8)  (775 408)  (775 408)  routing T_15_25.sp4_v_t_45 <X> T_15_25.sp4_v_b_8
 (3 12)  (765 412)  (765 412)  routing T_15_25.sp12_v_b_1 <X> T_15_25.sp12_h_r_1
 (3 13)  (765 413)  (765 413)  routing T_15_25.sp12_v_b_1 <X> T_15_25.sp12_h_r_1


LogicTile_16_25



LogicTile_17_25

 (4 12)  (878 412)  (878 412)  routing T_17_25.sp4_h_l_44 <X> T_17_25.sp4_v_b_9
 (5 13)  (879 413)  (879 413)  routing T_17_25.sp4_h_l_44 <X> T_17_25.sp4_v_b_9


LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0


LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25

 (2 6)  (1146 406)  (1146 406)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25

 (5 11)  (1311 411)  (1311 411)  routing T_25_25.sp4_h_l_43 <X> T_25_25.sp4_v_t_43


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24

 (7 13)  (295 397)  (295 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24

 (7 13)  (445 397)  (445 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_24

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (3 4)  (603 388)  (603 388)  routing T_12_24.sp12_v_b_0 <X> T_12_24.sp12_h_r_0
 (3 5)  (603 389)  (603 389)  routing T_12_24.sp12_v_b_0 <X> T_12_24.sp12_h_r_0
 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (27 0)  (789 384)  (789 384)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 384)  (791 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 384)  (792 384)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 384)  (793 384)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 384)  (794 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 384)  (795 384)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 384)  (796 384)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 384)  (799 384)  LC_0 Logic Functioning bit
 (39 0)  (801 384)  (801 384)  LC_0 Logic Functioning bit
 (41 0)  (803 384)  (803 384)  LC_0 Logic Functioning bit
 (17 1)  (779 385)  (779 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (29 1)  (791 385)  (791 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 385)  (792 385)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 385)  (794 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (795 385)  (795 385)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.input_2_0
 (34 1)  (796 385)  (796 385)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.input_2_0
 (40 1)  (802 385)  (802 385)  LC_0 Logic Functioning bit
 (42 1)  (804 385)  (804 385)  LC_0 Logic Functioning bit
 (53 1)  (815 385)  (815 385)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (27 4)  (789 388)  (789 388)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 388)  (791 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 388)  (792 388)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 388)  (793 388)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 388)  (794 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 388)  (795 388)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 388)  (796 388)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 388)  (799 388)  LC_2 Logic Functioning bit
 (39 4)  (801 388)  (801 388)  LC_2 Logic Functioning bit
 (43 4)  (805 388)  (805 388)  LC_2 Logic Functioning bit
 (29 5)  (791 389)  (791 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 389)  (792 389)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 389)  (794 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 389)  (795 389)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.input_2_2
 (34 5)  (796 389)  (796 389)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.input_2_2
 (36 5)  (798 389)  (798 389)  LC_2 Logic Functioning bit
 (40 5)  (802 389)  (802 389)  LC_2 Logic Functioning bit
 (42 5)  (804 389)  (804 389)  LC_2 Logic Functioning bit
 (53 5)  (815 389)  (815 389)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 6)  (787 390)  (787 390)  routing T_15_24.sp4_v_t_3 <X> T_15_24.lc_trk_g1_6
 (22 7)  (784 391)  (784 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 391)  (785 391)  routing T_15_24.sp4_v_t_3 <X> T_15_24.lc_trk_g1_6
 (25 7)  (787 391)  (787 391)  routing T_15_24.sp4_v_t_3 <X> T_15_24.lc_trk_g1_6
 (16 12)  (778 396)  (778 396)  routing T_15_24.sp4_v_b_33 <X> T_15_24.lc_trk_g3_1
 (17 12)  (779 396)  (779 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (780 396)  (780 396)  routing T_15_24.sp4_v_b_33 <X> T_15_24.lc_trk_g3_1
 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (18 13)  (780 397)  (780 397)  routing T_15_24.sp4_v_b_33 <X> T_15_24.lc_trk_g3_1
 (14 14)  (776 398)  (776 398)  routing T_15_24.sp4_v_t_17 <X> T_15_24.lc_trk_g3_4
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (778 399)  (778 399)  routing T_15_24.sp4_v_t_17 <X> T_15_24.lc_trk_g3_4
 (17 15)  (779 399)  (779 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_16_24

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (3 6)  (931 390)  (931 390)  routing T_18_24.sp12_v_b_0 <X> T_18_24.sp12_v_t_23
 (7 8)  (935 392)  (935 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 398)  (935 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (7 8)  (989 392)  (989 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 394)  (989 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 398)  (989 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (7 8)  (1043 392)  (1043 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1043 394)  (1043 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 397)  (1043 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1043 398)  (1043 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_21_24

 (7 8)  (1097 392)  (1097 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1097 394)  (1097 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1097 397)  (1097 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1097 398)  (1097 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24

 (3 7)  (1255 391)  (1255 391)  routing T_24_24.sp12_h_l_23 <X> T_24_24.sp12_v_t_23


RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_3_23

 (3 4)  (129 372)  (129 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0


LogicTile_6_23

 (10 0)  (298 368)  (298 368)  routing T_6_23.sp4_v_t_45 <X> T_6_23.sp4_h_r_1


LogicTile_7_23

 (2 0)  (344 368)  (344 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_9_23

 (2 4)  (440 372)  (440 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_23

 (8 9)  (500 377)  (500 377)  routing T_10_23.sp4_h_l_36 <X> T_10_23.sp4_v_b_7
 (9 9)  (501 377)  (501 377)  routing T_10_23.sp4_h_l_36 <X> T_10_23.sp4_v_b_7
 (10 9)  (502 377)  (502 377)  routing T_10_23.sp4_h_l_36 <X> T_10_23.sp4_v_b_7
 (11 12)  (503 380)  (503 380)  routing T_10_23.sp4_h_l_40 <X> T_10_23.sp4_v_b_11
 (13 12)  (505 380)  (505 380)  routing T_10_23.sp4_h_l_40 <X> T_10_23.sp4_v_b_11
 (12 13)  (504 381)  (504 381)  routing T_10_23.sp4_h_l_40 <X> T_10_23.sp4_v_b_11


LogicTile_12_23

 (8 1)  (608 369)  (608 369)  routing T_12_23.sp4_h_l_42 <X> T_12_23.sp4_v_b_1
 (9 1)  (609 369)  (609 369)  routing T_12_23.sp4_h_l_42 <X> T_12_23.sp4_v_b_1
 (10 1)  (610 369)  (610 369)  routing T_12_23.sp4_h_l_42 <X> T_12_23.sp4_v_b_1


LogicTile_14_23

 (22 4)  (730 372)  (730 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (729 373)  (729 373)  routing T_14_23.sp4_r_v_b_27 <X> T_14_23.lc_trk_g1_3
 (26 6)  (734 374)  (734 374)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 374)  (735 374)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 374)  (737 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 374)  (740 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 374)  (741 374)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 374)  (742 374)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 374)  (743 374)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.input_2_3
 (37 6)  (745 374)  (745 374)  LC_3 Logic Functioning bit
 (41 6)  (749 374)  (749 374)  LC_3 Logic Functioning bit
 (43 6)  (751 374)  (751 374)  LC_3 Logic Functioning bit
 (46 6)  (754 374)  (754 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (755 374)  (755 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (734 375)  (734 375)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 375)  (735 375)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 375)  (736 375)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 375)  (737 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 375)  (738 375)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 375)  (740 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 375)  (741 375)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.input_2_3
 (34 7)  (742 375)  (742 375)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.input_2_3
 (36 7)  (744 375)  (744 375)  LC_3 Logic Functioning bit
 (38 7)  (746 375)  (746 375)  LC_3 Logic Functioning bit
 (42 7)  (750 375)  (750 375)  LC_3 Logic Functioning bit
 (17 12)  (725 380)  (725 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (726 381)  (726 381)  routing T_14_23.sp4_r_v_b_41 <X> T_14_23.lc_trk_g3_1
 (14 15)  (722 383)  (722 383)  routing T_14_23.sp4_r_v_b_44 <X> T_14_23.lc_trk_g3_4
 (17 15)  (725 383)  (725 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (730 383)  (730 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 383)  (733 383)  routing T_14_23.sp4_r_v_b_46 <X> T_14_23.lc_trk_g3_6


LogicTile_16_23

 (13 0)  (829 368)  (829 368)  routing T_16_23.sp4_v_t_39 <X> T_16_23.sp4_v_b_2
 (3 6)  (819 374)  (819 374)  routing T_16_23.sp12_h_r_0 <X> T_16_23.sp12_v_t_23
 (3 7)  (819 375)  (819 375)  routing T_16_23.sp12_h_r_0 <X> T_16_23.sp12_v_t_23
 (31 8)  (847 376)  (847 376)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 376)  (849 376)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 376)  (850 376)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (40 8)  (856 376)  (856 376)  LC_4 Logic Functioning bit
 (41 8)  (857 376)  (857 376)  LC_4 Logic Functioning bit
 (42 8)  (858 376)  (858 376)  LC_4 Logic Functioning bit
 (43 8)  (859 376)  (859 376)  LC_4 Logic Functioning bit
 (47 8)  (863 376)  (863 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (40 9)  (856 377)  (856 377)  LC_4 Logic Functioning bit
 (41 9)  (857 377)  (857 377)  LC_4 Logic Functioning bit
 (42 9)  (858 377)  (858 377)  LC_4 Logic Functioning bit
 (43 9)  (859 377)  (859 377)  LC_4 Logic Functioning bit
 (16 15)  (832 383)  (832 383)  routing T_16_23.sp12_v_b_12 <X> T_16_23.lc_trk_g3_4
 (17 15)  (833 383)  (833 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_17_23

 (11 4)  (885 372)  (885 372)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_5
 (13 4)  (887 372)  (887 372)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_5
 (12 5)  (886 373)  (886 373)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_5


LogicTile_19_23

 (3 15)  (985 383)  (985 383)  routing T_19_23.sp12_h_l_22 <X> T_19_23.sp12_v_t_22


LogicTile_21_23

 (8 5)  (1098 373)  (1098 373)  routing T_21_23.sp4_v_t_36 <X> T_21_23.sp4_v_b_4
 (10 5)  (1100 373)  (1100 373)  routing T_21_23.sp4_v_t_36 <X> T_21_23.sp4_v_b_4


LogicTile_22_23

 (3 0)  (1147 368)  (1147 368)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0
 (3 1)  (1147 369)  (1147 369)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0


LogicTile_23_23

 (5 5)  (1203 373)  (1203 373)  routing T_23_23.sp4_h_r_3 <X> T_23_23.sp4_v_b_3


LogicTile_24_23

 (19 4)  (1271 372)  (1271 372)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 15)  (1271 383)  (1271 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 12)  (6 364)  (6 364)  routing T_0_22.span4_horz_19 <X> T_0_22.span4_vert_t_15
 (12 12)  (5 364)  (5 364)  routing T_0_22.span4_horz_19 <X> T_0_22.span4_vert_t_15
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_3_22

 (5 10)  (131 362)  (131 362)  routing T_3_22.sp4_h_r_3 <X> T_3_22.sp4_h_l_43
 (4 11)  (130 363)  (130 363)  routing T_3_22.sp4_h_r_3 <X> T_3_22.sp4_h_l_43


LogicTile_4_22

 (19 15)  (199 367)  (199 367)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_22

 (3 5)  (291 357)  (291 357)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_h_r_0


RAM_Tile_8_22

 (10 0)  (406 352)  (406 352)  routing T_8_22.sp4_v_t_45 <X> T_8_22.sp4_h_r_1
 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (4 13)  (400 365)  (400 365)  routing T_8_22.sp4_v_t_41 <X> T_8_22.sp4_h_r_9


LogicTile_9_22

 (5 12)  (443 364)  (443 364)  routing T_9_22.sp4_v_t_44 <X> T_9_22.sp4_h_r_9


LogicTile_10_22

 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 354)  (522 354)  routing T_10_22.lc_trk_g0_4 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 354)  (523 354)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (42 2)  (534 354)  (534 354)  LC_1 Logic Functioning bit
 (14 3)  (506 355)  (506 355)  routing T_10_22.sp12_h_r_20 <X> T_10_22.lc_trk_g0_4
 (16 3)  (508 355)  (508 355)  routing T_10_22.sp12_h_r_20 <X> T_10_22.lc_trk_g0_4
 (17 3)  (509 355)  (509 355)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (514 355)  (514 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (515 355)  (515 355)  routing T_10_22.sp4_v_b_22 <X> T_10_22.lc_trk_g0_6
 (24 3)  (516 355)  (516 355)  routing T_10_22.sp4_v_b_22 <X> T_10_22.lc_trk_g0_6
 (27 3)  (519 355)  (519 355)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 355)  (520 355)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 355)  (521 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 355)  (523 355)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 355)  (524 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 355)  (525 355)  routing T_10_22.lc_trk_g2_1 <X> T_10_22.input_2_1
 (15 8)  (507 360)  (507 360)  routing T_10_22.sp4_h_r_33 <X> T_10_22.lc_trk_g2_1
 (16 8)  (508 360)  (508 360)  routing T_10_22.sp4_h_r_33 <X> T_10_22.lc_trk_g2_1
 (17 8)  (509 360)  (509 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (510 360)  (510 360)  routing T_10_22.sp4_h_r_33 <X> T_10_22.lc_trk_g2_1
 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 13)  (506 365)  (506 365)  routing T_10_22.sp12_v_b_16 <X> T_10_22.lc_trk_g3_0
 (16 13)  (508 365)  (508 365)  routing T_10_22.sp12_v_b_16 <X> T_10_22.lc_trk_g3_0
 (17 13)  (509 365)  (509 365)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0


LogicTile_11_22

 (4 0)  (550 352)  (550 352)  routing T_11_22.sp4_v_t_41 <X> T_11_22.sp4_v_b_0
 (6 0)  (552 352)  (552 352)  routing T_11_22.sp4_v_t_41 <X> T_11_22.sp4_v_b_0
 (17 0)  (563 352)  (563 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 352)  (564 352)  routing T_11_22.wire_logic_cluster/lc_1/out <X> T_11_22.lc_trk_g0_1
 (31 0)  (577 352)  (577 352)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 352)  (579 352)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 352)  (580 352)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 352)  (582 352)  LC_0 Logic Functioning bit
 (37 0)  (583 352)  (583 352)  LC_0 Logic Functioning bit
 (38 0)  (584 352)  (584 352)  LC_0 Logic Functioning bit
 (39 0)  (585 352)  (585 352)  LC_0 Logic Functioning bit
 (45 0)  (591 352)  (591 352)  LC_0 Logic Functioning bit
 (36 1)  (582 353)  (582 353)  LC_0 Logic Functioning bit
 (37 1)  (583 353)  (583 353)  LC_0 Logic Functioning bit
 (38 1)  (584 353)  (584 353)  LC_0 Logic Functioning bit
 (39 1)  (585 353)  (585 353)  LC_0 Logic Functioning bit
 (44 1)  (590 353)  (590 353)  LC_0 Logic Functioning bit
 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (1 2)  (547 354)  (547 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 354)  (579 354)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 354)  (582 354)  LC_1 Logic Functioning bit
 (37 2)  (583 354)  (583 354)  LC_1 Logic Functioning bit
 (38 2)  (584 354)  (584 354)  LC_1 Logic Functioning bit
 (39 2)  (585 354)  (585 354)  LC_1 Logic Functioning bit
 (45 2)  (591 354)  (591 354)  LC_1 Logic Functioning bit
 (46 2)  (592 354)  (592 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (594 354)  (594 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (597 354)  (597 354)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (36 3)  (582 355)  (582 355)  LC_1 Logic Functioning bit
 (37 3)  (583 355)  (583 355)  LC_1 Logic Functioning bit
 (38 3)  (584 355)  (584 355)  LC_1 Logic Functioning bit
 (39 3)  (585 355)  (585 355)  LC_1 Logic Functioning bit
 (44 3)  (590 355)  (590 355)  LC_1 Logic Functioning bit
 (52 3)  (598 355)  (598 355)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (15 4)  (561 356)  (561 356)  routing T_11_22.lft_op_1 <X> T_11_22.lc_trk_g1_1
 (17 4)  (563 356)  (563 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 356)  (564 356)  routing T_11_22.lft_op_1 <X> T_11_22.lc_trk_g1_1
 (22 6)  (568 358)  (568 358)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 358)  (570 358)  routing T_11_22.bot_op_7 <X> T_11_22.lc_trk_g1_7
 (14 8)  (560 360)  (560 360)  routing T_11_22.wire_logic_cluster/lc_0/out <X> T_11_22.lc_trk_g2_0
 (17 9)  (563 361)  (563 361)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 10)  (567 362)  (567 362)  routing T_11_22.wire_logic_cluster/lc_7/out <X> T_11_22.lc_trk_g2_7
 (22 10)  (568 362)  (568 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (6 13)  (552 365)  (552 365)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_h_r_9
 (0 14)  (546 366)  (546 366)  routing T_11_22.glb_netwk_4 <X> T_11_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 366)  (547 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 366)  (560 366)  routing T_11_22.sp4_h_r_36 <X> T_11_22.lc_trk_g3_4
 (26 14)  (572 366)  (572 366)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 366)  (573 366)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 366)  (576 366)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 366)  (580 366)  routing T_11_22.lc_trk_g1_1 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 366)  (582 366)  LC_7 Logic Functioning bit
 (38 14)  (584 366)  (584 366)  LC_7 Logic Functioning bit
 (43 14)  (589 366)  (589 366)  LC_7 Logic Functioning bit
 (45 14)  (591 366)  (591 366)  LC_7 Logic Functioning bit
 (47 14)  (593 366)  (593 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (561 367)  (561 367)  routing T_11_22.sp4_h_r_36 <X> T_11_22.lc_trk_g3_4
 (16 15)  (562 367)  (562 367)  routing T_11_22.sp4_h_r_36 <X> T_11_22.lc_trk_g3_4
 (17 15)  (563 367)  (563 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (572 367)  (572 367)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 367)  (574 367)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 367)  (575 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 367)  (576 367)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 367)  (578 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (582 367)  (582 367)  LC_7 Logic Functioning bit
 (37 15)  (583 367)  (583 367)  LC_7 Logic Functioning bit
 (38 15)  (584 367)  (584 367)  LC_7 Logic Functioning bit
 (39 15)  (585 367)  (585 367)  LC_7 Logic Functioning bit
 (40 15)  (586 367)  (586 367)  LC_7 Logic Functioning bit
 (42 15)  (588 367)  (588 367)  LC_7 Logic Functioning bit
 (43 15)  (589 367)  (589 367)  LC_7 Logic Functioning bit
 (44 15)  (590 367)  (590 367)  LC_7 Logic Functioning bit


LogicTile_12_22

 (5 0)  (605 352)  (605 352)  routing T_12_22.sp4_h_l_44 <X> T_12_22.sp4_h_r_0
 (26 0)  (626 352)  (626 352)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 352)  (627 352)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 352)  (628 352)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 352)  (629 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 352)  (631 352)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 352)  (634 352)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 352)  (635 352)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.input_2_0
 (41 0)  (641 352)  (641 352)  LC_0 Logic Functioning bit
 (4 1)  (604 353)  (604 353)  routing T_12_22.sp4_h_l_44 <X> T_12_22.sp4_h_r_0
 (26 1)  (626 353)  (626 353)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 353)  (628 353)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 353)  (629 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 353)  (632 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 353)  (633 353)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.input_2_0
 (42 1)  (642 353)  (642 353)  LC_0 Logic Functioning bit
 (17 3)  (617 355)  (617 355)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (2 4)  (602 356)  (602 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 5)  (603 357)  (603 357)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_h_r_0
 (1 6)  (601 358)  (601 358)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (14 6)  (614 358)  (614 358)  routing T_12_22.sp4_v_t_1 <X> T_12_22.lc_trk_g1_4
 (1 7)  (601 359)  (601 359)  routing T_12_22.glb_netwk_4 <X> T_12_22.glb2local_0
 (14 7)  (614 359)  (614 359)  routing T_12_22.sp4_v_t_1 <X> T_12_22.lc_trk_g1_4
 (16 7)  (616 359)  (616 359)  routing T_12_22.sp4_v_t_1 <X> T_12_22.lc_trk_g1_4
 (17 7)  (617 359)  (617 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (14 10)  (614 362)  (614 362)  routing T_12_22.sp4_h_r_44 <X> T_12_22.lc_trk_g2_4
 (21 10)  (621 362)  (621 362)  routing T_12_22.bnl_op_7 <X> T_12_22.lc_trk_g2_7
 (22 10)  (622 362)  (622 362)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (625 362)  (625 362)  routing T_12_22.sp4_h_r_46 <X> T_12_22.lc_trk_g2_6
 (14 11)  (614 363)  (614 363)  routing T_12_22.sp4_h_r_44 <X> T_12_22.lc_trk_g2_4
 (15 11)  (615 363)  (615 363)  routing T_12_22.sp4_h_r_44 <X> T_12_22.lc_trk_g2_4
 (16 11)  (616 363)  (616 363)  routing T_12_22.sp4_h_r_44 <X> T_12_22.lc_trk_g2_4
 (17 11)  (617 363)  (617 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (621 363)  (621 363)  routing T_12_22.bnl_op_7 <X> T_12_22.lc_trk_g2_7
 (22 11)  (622 363)  (622 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (623 363)  (623 363)  routing T_12_22.sp4_h_r_46 <X> T_12_22.lc_trk_g2_6
 (24 11)  (624 363)  (624 363)  routing T_12_22.sp4_h_r_46 <X> T_12_22.lc_trk_g2_6
 (25 11)  (625 363)  (625 363)  routing T_12_22.sp4_h_r_46 <X> T_12_22.lc_trk_g2_6
 (26 12)  (626 364)  (626 364)  routing T_12_22.lc_trk_g0_4 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (31 12)  (631 364)  (631 364)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 364)  (632 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 364)  (633 364)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 364)  (636 364)  LC_6 Logic Functioning bit
 (37 12)  (637 364)  (637 364)  LC_6 Logic Functioning bit
 (38 12)  (638 364)  (638 364)  LC_6 Logic Functioning bit
 (39 12)  (639 364)  (639 364)  LC_6 Logic Functioning bit
 (41 12)  (641 364)  (641 364)  LC_6 Logic Functioning bit
 (43 12)  (643 364)  (643 364)  LC_6 Logic Functioning bit
 (46 12)  (646 364)  (646 364)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (614 365)  (614 365)  routing T_12_22.sp12_v_b_16 <X> T_12_22.lc_trk_g3_0
 (16 13)  (616 365)  (616 365)  routing T_12_22.sp12_v_b_16 <X> T_12_22.lc_trk_g3_0
 (17 13)  (617 365)  (617 365)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (29 13)  (629 365)  (629 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 365)  (631 365)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 365)  (636 365)  LC_6 Logic Functioning bit
 (37 13)  (637 365)  (637 365)  LC_6 Logic Functioning bit
 (38 13)  (638 365)  (638 365)  LC_6 Logic Functioning bit
 (39 13)  (639 365)  (639 365)  LC_6 Logic Functioning bit
 (40 13)  (640 365)  (640 365)  LC_6 Logic Functioning bit
 (42 13)  (642 365)  (642 365)  LC_6 Logic Functioning bit


LogicTile_13_22

 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 352)  (687 352)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 352)  (688 352)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 352)  (690 352)  LC_0 Logic Functioning bit
 (37 0)  (691 352)  (691 352)  LC_0 Logic Functioning bit
 (38 0)  (692 352)  (692 352)  LC_0 Logic Functioning bit
 (39 0)  (693 352)  (693 352)  LC_0 Logic Functioning bit
 (45 0)  (699 352)  (699 352)  LC_0 Logic Functioning bit
 (47 0)  (701 352)  (701 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (685 353)  (685 353)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 353)  (690 353)  LC_0 Logic Functioning bit
 (37 1)  (691 353)  (691 353)  LC_0 Logic Functioning bit
 (38 1)  (692 353)  (692 353)  LC_0 Logic Functioning bit
 (39 1)  (693 353)  (693 353)  LC_0 Logic Functioning bit
 (44 1)  (698 353)  (698 353)  LC_0 Logic Functioning bit
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (654 356)  (654 356)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (1 4)  (655 356)  (655 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (655 357)  (655 357)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (22 9)  (676 361)  (676 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (25 12)  (679 364)  (679 364)  routing T_13_22.sp4_h_r_42 <X> T_13_22.lc_trk_g3_2
 (6 13)  (660 365)  (660 365)  routing T_13_22.sp4_h_l_44 <X> T_13_22.sp4_h_r_9
 (22 13)  (676 365)  (676 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 365)  (677 365)  routing T_13_22.sp4_h_r_42 <X> T_13_22.lc_trk_g3_2
 (24 13)  (678 365)  (678 365)  routing T_13_22.sp4_h_r_42 <X> T_13_22.lc_trk_g3_2
 (25 13)  (679 365)  (679 365)  routing T_13_22.sp4_h_r_42 <X> T_13_22.lc_trk_g3_2
 (0 14)  (654 366)  (654 366)  routing T_13_22.glb_netwk_4 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_22

 (3 3)  (711 355)  (711 355)  routing T_14_22.sp12_v_b_0 <X> T_14_22.sp12_h_l_23
 (8 13)  (716 365)  (716 365)  routing T_14_22.sp4_h_l_41 <X> T_14_22.sp4_v_b_10
 (9 13)  (717 365)  (717 365)  routing T_14_22.sp4_h_l_41 <X> T_14_22.sp4_v_b_10
 (10 13)  (718 365)  (718 365)  routing T_14_22.sp4_h_l_41 <X> T_14_22.sp4_v_b_10


LogicTile_15_22

 (21 2)  (783 354)  (783 354)  routing T_15_22.sp12_h_l_4 <X> T_15_22.lc_trk_g0_7
 (22 2)  (784 354)  (784 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (786 354)  (786 354)  routing T_15_22.sp12_h_l_4 <X> T_15_22.lc_trk_g0_7
 (26 2)  (788 354)  (788 354)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 354)  (790 354)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 354)  (791 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 354)  (792 354)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 354)  (795 354)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 354)  (796 354)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 354)  (797 354)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.input_2_1
 (36 2)  (798 354)  (798 354)  LC_1 Logic Functioning bit
 (38 2)  (800 354)  (800 354)  LC_1 Logic Functioning bit
 (40 2)  (802 354)  (802 354)  LC_1 Logic Functioning bit
 (41 2)  (803 354)  (803 354)  LC_1 Logic Functioning bit
 (42 2)  (804 354)  (804 354)  LC_1 Logic Functioning bit
 (51 2)  (813 354)  (813 354)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (21 3)  (783 355)  (783 355)  routing T_15_22.sp12_h_l_4 <X> T_15_22.lc_trk_g0_7
 (28 3)  (790 355)  (790 355)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 355)  (791 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 355)  (792 355)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 355)  (794 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 355)  (797 355)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.input_2_1
 (37 3)  (799 355)  (799 355)  LC_1 Logic Functioning bit
 (38 3)  (800 355)  (800 355)  LC_1 Logic Functioning bit
 (39 3)  (801 355)  (801 355)  LC_1 Logic Functioning bit
 (41 3)  (803 355)  (803 355)  LC_1 Logic Functioning bit
 (43 3)  (805 355)  (805 355)  LC_1 Logic Functioning bit
 (26 4)  (788 356)  (788 356)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 356)  (792 356)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 356)  (793 356)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 356)  (795 356)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (37 4)  (799 356)  (799 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (40 4)  (802 356)  (802 356)  LC_2 Logic Functioning bit
 (41 4)  (803 356)  (803 356)  LC_2 Logic Functioning bit
 (43 4)  (805 356)  (805 356)  LC_2 Logic Functioning bit
 (46 4)  (808 356)  (808 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (788 357)  (788 357)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 357)  (790 357)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 357)  (792 357)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 357)  (794 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 357)  (795 357)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.input_2_2
 (34 5)  (796 357)  (796 357)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.input_2_2
 (36 5)  (798 357)  (798 357)  LC_2 Logic Functioning bit
 (37 5)  (799 357)  (799 357)  LC_2 Logic Functioning bit
 (40 5)  (802 357)  (802 357)  LC_2 Logic Functioning bit
 (41 5)  (803 357)  (803 357)  LC_2 Logic Functioning bit
 (42 5)  (804 357)  (804 357)  LC_2 Logic Functioning bit
 (26 6)  (788 358)  (788 358)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 358)  (790 358)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 358)  (792 358)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 358)  (795 358)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 358)  (796 358)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 358)  (797 358)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.input_2_3
 (41 6)  (803 358)  (803 358)  LC_3 Logic Functioning bit
 (43 6)  (805 358)  (805 358)  LC_3 Logic Functioning bit
 (46 6)  (808 358)  (808 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (813 358)  (813 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (28 7)  (790 359)  (790 359)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 359)  (791 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 359)  (792 359)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 359)  (794 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (797 359)  (797 359)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.input_2_3
 (36 7)  (798 359)  (798 359)  LC_3 Logic Functioning bit
 (38 7)  (800 359)  (800 359)  LC_3 Logic Functioning bit
 (40 7)  (802 359)  (802 359)  LC_3 Logic Functioning bit
 (8 9)  (770 361)  (770 361)  routing T_15_22.sp4_h_l_42 <X> T_15_22.sp4_v_b_7
 (9 9)  (771 361)  (771 361)  routing T_15_22.sp4_h_l_42 <X> T_15_22.sp4_v_b_7
 (15 10)  (777 362)  (777 362)  routing T_15_22.sp4_h_l_24 <X> T_15_22.lc_trk_g2_5
 (16 10)  (778 362)  (778 362)  routing T_15_22.sp4_h_l_24 <X> T_15_22.lc_trk_g2_5
 (17 10)  (779 362)  (779 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (780 362)  (780 362)  routing T_15_22.sp4_h_l_24 <X> T_15_22.lc_trk_g2_5
 (25 10)  (787 362)  (787 362)  routing T_15_22.sp4_v_b_38 <X> T_15_22.lc_trk_g2_6
 (22 11)  (784 363)  (784 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 363)  (785 363)  routing T_15_22.sp4_v_b_38 <X> T_15_22.lc_trk_g2_6
 (25 11)  (787 363)  (787 363)  routing T_15_22.sp4_v_b_38 <X> T_15_22.lc_trk_g2_6
 (15 12)  (777 364)  (777 364)  routing T_15_22.sp4_h_r_33 <X> T_15_22.lc_trk_g3_1
 (16 12)  (778 364)  (778 364)  routing T_15_22.sp4_h_r_33 <X> T_15_22.lc_trk_g3_1
 (17 12)  (779 364)  (779 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (780 364)  (780 364)  routing T_15_22.sp4_h_r_33 <X> T_15_22.lc_trk_g3_1
 (5 15)  (767 367)  (767 367)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_t_44


LogicTile_16_22

 (5 3)  (821 355)  (821 355)  routing T_16_22.sp4_h_l_37 <X> T_16_22.sp4_v_t_37
 (3 12)  (819 364)  (819 364)  routing T_16_22.sp12_v_b_1 <X> T_16_22.sp12_h_r_1
 (3 13)  (819 365)  (819 365)  routing T_16_22.sp12_v_b_1 <X> T_16_22.sp12_h_r_1


LogicTile_18_22

 (4 4)  (932 356)  (932 356)  routing T_18_22.sp4_h_l_44 <X> T_18_22.sp4_v_b_3
 (6 4)  (934 356)  (934 356)  routing T_18_22.sp4_h_l_44 <X> T_18_22.sp4_v_b_3
 (11 4)  (939 356)  (939 356)  routing T_18_22.sp4_h_l_46 <X> T_18_22.sp4_v_b_5
 (13 4)  (941 356)  (941 356)  routing T_18_22.sp4_h_l_46 <X> T_18_22.sp4_v_b_5
 (5 5)  (933 357)  (933 357)  routing T_18_22.sp4_h_l_44 <X> T_18_22.sp4_v_b_3
 (12 5)  (940 357)  (940 357)  routing T_18_22.sp4_h_l_46 <X> T_18_22.sp4_v_b_5


LogicTile_20_22

 (3 15)  (1039 367)  (1039 367)  routing T_20_22.sp12_h_l_22 <X> T_20_22.sp12_v_t_22


LogicTile_21_22

 (3 7)  (1093 359)  (1093 359)  routing T_21_22.sp12_h_l_23 <X> T_21_22.sp12_v_t_23


LogicTile_28_22

 (3 15)  (1459 367)  (1459 367)  routing T_28_22.sp12_h_l_22 <X> T_28_22.sp12_v_t_22


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


RAM_Tile_8_21

 (2 0)  (398 336)  (398 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_9_21

 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (439 338)  (439 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (459 340)  (459 340)  routing T_9_21.bnr_op_3 <X> T_9_21.lc_trk_g1_3
 (22 4)  (460 340)  (460 340)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (21 5)  (459 341)  (459 341)  routing T_9_21.bnr_op_3 <X> T_9_21.lc_trk_g1_3
 (3 6)  (441 342)  (441 342)  routing T_9_21.sp12_h_r_0 <X> T_9_21.sp12_v_t_23
 (14 6)  (452 342)  (452 342)  routing T_9_21.wire_logic_cluster/lc_4/out <X> T_9_21.lc_trk_g1_4
 (3 7)  (441 343)  (441 343)  routing T_9_21.sp12_h_r_0 <X> T_9_21.sp12_v_t_23
 (17 7)  (455 343)  (455 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (464 344)  (464 344)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 344)  (465 344)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 344)  (466 344)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 344)  (468 344)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 344)  (469 344)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 344)  (472 344)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 344)  (474 344)  LC_4 Logic Functioning bit
 (37 8)  (475 344)  (475 344)  LC_4 Logic Functioning bit
 (38 8)  (476 344)  (476 344)  LC_4 Logic Functioning bit
 (39 8)  (477 344)  (477 344)  LC_4 Logic Functioning bit
 (41 8)  (479 344)  (479 344)  LC_4 Logic Functioning bit
 (43 8)  (481 344)  (481 344)  LC_4 Logic Functioning bit
 (45 8)  (483 344)  (483 344)  LC_4 Logic Functioning bit
 (47 8)  (485 344)  (485 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (28 9)  (466 345)  (466 345)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 345)  (467 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 345)  (468 345)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 345)  (470 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (472 345)  (472 345)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.input_2_4
 (35 9)  (473 345)  (473 345)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.input_2_4
 (36 9)  (474 345)  (474 345)  LC_4 Logic Functioning bit
 (37 9)  (475 345)  (475 345)  LC_4 Logic Functioning bit
 (39 9)  (477 345)  (477 345)  LC_4 Logic Functioning bit
 (40 9)  (478 345)  (478 345)  LC_4 Logic Functioning bit
 (42 9)  (480 345)  (480 345)  LC_4 Logic Functioning bit
 (44 9)  (482 345)  (482 345)  LC_4 Logic Functioning bit
 (14 10)  (452 346)  (452 346)  routing T_9_21.rgt_op_4 <X> T_9_21.lc_trk_g2_4
 (15 11)  (453 347)  (453 347)  routing T_9_21.rgt_op_4 <X> T_9_21.lc_trk_g2_4
 (17 11)  (455 347)  (455 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (0 14)  (438 350)  (438 350)  routing T_9_21.glb_netwk_4 <X> T_9_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 350)  (439 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (463 350)  (463 350)  routing T_9_21.rgt_op_6 <X> T_9_21.lc_trk_g3_6
 (22 15)  (460 351)  (460 351)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 351)  (462 351)  routing T_9_21.rgt_op_6 <X> T_9_21.lc_trk_g3_6


LogicTile_10_21

 (25 0)  (517 336)  (517 336)  routing T_10_21.sp4_v_b_10 <X> T_10_21.lc_trk_g0_2
 (22 1)  (514 337)  (514 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (515 337)  (515 337)  routing T_10_21.sp4_v_b_10 <X> T_10_21.lc_trk_g0_2
 (25 1)  (517 337)  (517 337)  routing T_10_21.sp4_v_b_10 <X> T_10_21.lc_trk_g0_2
 (14 4)  (506 340)  (506 340)  routing T_10_21.bnr_op_0 <X> T_10_21.lc_trk_g1_0
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 340)  (516 340)  routing T_10_21.bot_op_3 <X> T_10_21.lc_trk_g1_3
 (14 5)  (506 341)  (506 341)  routing T_10_21.bnr_op_0 <X> T_10_21.lc_trk_g1_0
 (17 5)  (509 341)  (509 341)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (15 8)  (507 344)  (507 344)  routing T_10_21.tnr_op_1 <X> T_10_21.lc_trk_g2_1
 (17 8)  (509 344)  (509 344)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (28 8)  (520 344)  (520 344)  routing T_10_21.lc_trk_g2_1 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 344)  (525 344)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 344)  (526 344)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 344)  (529 344)  LC_4 Logic Functioning bit
 (26 9)  (518 345)  (518 345)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 345)  (521 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 345)  (523 345)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 345)  (524 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (526 345)  (526 345)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.input_2_4
 (35 9)  (527 345)  (527 345)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.input_2_4
 (27 12)  (519 348)  (519 348)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 348)  (525 348)  routing T_10_21.lc_trk_g2_1 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (41 12)  (533 348)  (533 348)  LC_6 Logic Functioning bit
 (43 12)  (535 348)  (535 348)  LC_6 Logic Functioning bit
 (22 13)  (514 349)  (514 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (41 13)  (533 349)  (533 349)  LC_6 Logic Functioning bit
 (43 13)  (535 349)  (535 349)  LC_6 Logic Functioning bit


LogicTile_11_21

 (15 1)  (561 337)  (561 337)  routing T_11_21.bot_op_0 <X> T_11_21.lc_trk_g0_0
 (17 1)  (563 337)  (563 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (15 4)  (561 340)  (561 340)  routing T_11_21.top_op_1 <X> T_11_21.lc_trk_g1_1
 (17 4)  (563 340)  (563 340)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (564 341)  (564 341)  routing T_11_21.top_op_1 <X> T_11_21.lc_trk_g1_1
 (21 8)  (567 344)  (567 344)  routing T_11_21.bnl_op_3 <X> T_11_21.lc_trk_g2_3
 (22 8)  (568 344)  (568 344)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (21 9)  (567 345)  (567 345)  routing T_11_21.bnl_op_3 <X> T_11_21.lc_trk_g2_3
 (11 12)  (557 348)  (557 348)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11
 (13 12)  (559 348)  (559 348)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11
 (12 13)  (558 349)  (558 349)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11
 (26 14)  (572 350)  (572 350)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 350)  (580 350)  routing T_11_21.lc_trk_g1_1 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (38 14)  (584 350)  (584 350)  LC_7 Logic Functioning bit
 (41 14)  (587 350)  (587 350)  LC_7 Logic Functioning bit
 (17 15)  (563 351)  (563 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (573 351)  (573 351)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 351)  (574 351)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 351)  (575 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 351)  (578 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (579 351)  (579 351)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.input_2_7
 (35 15)  (581 351)  (581 351)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.input_2_7
 (39 15)  (585 351)  (585 351)  LC_7 Logic Functioning bit
 (41 15)  (587 351)  (587 351)  LC_7 Logic Functioning bit


LogicTile_12_21

 (21 0)  (621 336)  (621 336)  routing T_12_21.wire_logic_cluster/lc_3/out <X> T_12_21.lc_trk_g0_3
 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 5)  (614 341)  (614 341)  routing T_12_21.top_op_0 <X> T_12_21.lc_trk_g1_0
 (15 5)  (615 341)  (615 341)  routing T_12_21.top_op_0 <X> T_12_21.lc_trk_g1_0
 (17 5)  (617 341)  (617 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 6)  (621 342)  (621 342)  routing T_12_21.lft_op_7 <X> T_12_21.lc_trk_g1_7
 (22 6)  (622 342)  (622 342)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (624 342)  (624 342)  routing T_12_21.lft_op_7 <X> T_12_21.lc_trk_g1_7
 (27 6)  (627 342)  (627 342)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 342)  (630 342)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 342)  (633 342)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 342)  (634 342)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 342)  (636 342)  LC_3 Logic Functioning bit
 (37 6)  (637 342)  (637 342)  LC_3 Logic Functioning bit
 (38 6)  (638 342)  (638 342)  LC_3 Logic Functioning bit
 (41 6)  (641 342)  (641 342)  LC_3 Logic Functioning bit
 (42 6)  (642 342)  (642 342)  LC_3 Logic Functioning bit
 (43 6)  (643 342)  (643 342)  LC_3 Logic Functioning bit
 (45 6)  (645 342)  (645 342)  LC_3 Logic Functioning bit
 (52 6)  (652 342)  (652 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (627 343)  (627 343)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 343)  (630 343)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 343)  (632 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 343)  (635 343)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.input_2_3
 (36 7)  (636 343)  (636 343)  LC_3 Logic Functioning bit
 (37 7)  (637 343)  (637 343)  LC_3 Logic Functioning bit
 (38 7)  (638 343)  (638 343)  LC_3 Logic Functioning bit
 (42 7)  (642 343)  (642 343)  LC_3 Logic Functioning bit
 (44 7)  (644 343)  (644 343)  LC_3 Logic Functioning bit
 (15 12)  (615 348)  (615 348)  routing T_12_21.tnl_op_1 <X> T_12_21.lc_trk_g3_1
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (618 349)  (618 349)  routing T_12_21.tnl_op_1 <X> T_12_21.lc_trk_g3_1
 (0 14)  (600 350)  (600 350)  routing T_12_21.glb_netwk_4 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 350)  (601 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_21

 (19 10)  (673 346)  (673 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_15_21

 (11 12)  (773 348)  (773 348)  routing T_15_21.sp4_v_t_45 <X> T_15_21.sp4_v_b_11
 (12 13)  (774 349)  (774 349)  routing T_15_21.sp4_v_t_45 <X> T_15_21.sp4_v_b_11


LogicTile_16_21

 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_h_l_23 <X> T_16_21.sp12_h_r_0


LogicTile_17_21

 (11 4)  (885 340)  (885 340)  routing T_17_21.sp4_v_t_44 <X> T_17_21.sp4_v_b_5
 (13 4)  (887 340)  (887 340)  routing T_17_21.sp4_v_t_44 <X> T_17_21.sp4_v_b_5


LogicTile_19_21

 (8 1)  (990 337)  (990 337)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_1
 (5 5)  (987 341)  (987 341)  routing T_19_21.sp4_h_r_3 <X> T_19_21.sp4_v_b_3


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (1055 351)  (1055 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_21

 (8 1)  (1098 337)  (1098 337)  routing T_21_21.sp4_h_r_1 <X> T_21_21.sp4_v_b_1


LogicTile_22_21

 (2 4)  (1146 340)  (1146 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 13)  (1163 349)  (1163 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_21

 (4 5)  (1310 341)  (1310 341)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_h_r_3
 (6 5)  (1312 341)  (1312 341)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_h_r_3


LogicTile_29_21

 (5 8)  (1515 344)  (1515 344)  routing T_29_21.sp4_h_l_38 <X> T_29_21.sp4_h_r_6
 (4 9)  (1514 345)  (1514 345)  routing T_29_21.sp4_h_l_38 <X> T_29_21.sp4_h_r_6


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (13 13)  (1739 349)  (1739 349)  routing T_33_21.span4_horz_43 <X> T_33_21.span4_vert_b_3
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


LogicTile_7_20

 (11 4)  (353 324)  (353 324)  routing T_7_20.sp4_h_r_0 <X> T_7_20.sp4_v_b_5


RAM_Tile_8_20

 (19 8)  (415 328)  (415 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8


LogicTile_9_20

 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 328)  (471 328)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 328)  (472 328)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (478 328)  (478 328)  LC_4 Logic Functioning bit
 (41 8)  (479 328)  (479 328)  LC_4 Logic Functioning bit
 (42 8)  (480 328)  (480 328)  LC_4 Logic Functioning bit
 (43 8)  (481 328)  (481 328)  LC_4 Logic Functioning bit
 (46 8)  (484 328)  (484 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (485 328)  (485 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (31 9)  (469 329)  (469 329)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (40 9)  (478 329)  (478 329)  LC_4 Logic Functioning bit
 (41 9)  (479 329)  (479 329)  LC_4 Logic Functioning bit
 (42 9)  (480 329)  (480 329)  LC_4 Logic Functioning bit
 (43 9)  (481 329)  (481 329)  LC_4 Logic Functioning bit
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (463 333)  (463 333)  routing T_9_20.sp4_r_v_b_42 <X> T_9_20.lc_trk_g3_2


LogicTile_10_20

 (31 0)  (523 320)  (523 320)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 320)  (525 320)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 320)  (526 320)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (37 0)  (529 320)  (529 320)  LC_0 Logic Functioning bit
 (38 0)  (530 320)  (530 320)  LC_0 Logic Functioning bit
 (39 0)  (531 320)  (531 320)  LC_0 Logic Functioning bit
 (45 0)  (537 320)  (537 320)  LC_0 Logic Functioning bit
 (31 1)  (523 321)  (523 321)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 321)  (528 321)  LC_0 Logic Functioning bit
 (37 1)  (529 321)  (529 321)  LC_0 Logic Functioning bit
 (38 1)  (530 321)  (530 321)  LC_0 Logic Functioning bit
 (39 1)  (531 321)  (531 321)  LC_0 Logic Functioning bit
 (44 1)  (536 321)  (536 321)  LC_0 Logic Functioning bit
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 326)  (525 326)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (37 6)  (529 326)  (529 326)  LC_3 Logic Functioning bit
 (38 6)  (530 326)  (530 326)  LC_3 Logic Functioning bit
 (39 6)  (531 326)  (531 326)  LC_3 Logic Functioning bit
 (45 6)  (537 326)  (537 326)  LC_3 Logic Functioning bit
 (53 6)  (545 326)  (545 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (36 7)  (528 327)  (528 327)  LC_3 Logic Functioning bit
 (37 7)  (529 327)  (529 327)  LC_3 Logic Functioning bit
 (38 7)  (530 327)  (530 327)  LC_3 Logic Functioning bit
 (39 7)  (531 327)  (531 327)  LC_3 Logic Functioning bit
 (44 7)  (536 327)  (536 327)  LC_3 Logic Functioning bit
 (51 7)  (543 327)  (543 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (506 328)  (506 328)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g2_0
 (17 9)  (509 329)  (509 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (0 14)  (492 334)  (492 334)  routing T_10_20.glb_netwk_4 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 334)  (493 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (514 335)  (514 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_11_20

 (26 0)  (572 320)  (572 320)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 320)  (574 320)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 320)  (576 320)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 320)  (580 320)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 320)  (581 320)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_0
 (45 0)  (591 320)  (591 320)  LC_0 Logic Functioning bit
 (27 1)  (573 321)  (573 321)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 321)  (574 321)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 321)  (576 321)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (579 321)  (579 321)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_0
 (35 1)  (581 321)  (581 321)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_0
 (37 1)  (583 321)  (583 321)  LC_0 Logic Functioning bit
 (39 1)  (585 321)  (585 321)  LC_0 Logic Functioning bit
 (42 1)  (588 321)  (588 321)  LC_0 Logic Functioning bit
 (48 1)  (594 321)  (594 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (547 322)  (547 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (560 324)  (560 324)  routing T_11_20.wire_logic_cluster/lc_0/out <X> T_11_20.lc_trk_g1_0
 (21 4)  (567 324)  (567 324)  routing T_11_20.lft_op_3 <X> T_11_20.lc_trk_g1_3
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (570 324)  (570 324)  routing T_11_20.lft_op_3 <X> T_11_20.lc_trk_g1_3
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 8)  (563 328)  (563 328)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (564 328)  (564 328)  routing T_11_20.bnl_op_1 <X> T_11_20.lc_trk_g2_1
 (25 8)  (571 328)  (571 328)  routing T_11_20.sp4_v_b_26 <X> T_11_20.lc_trk_g2_2
 (18 9)  (564 329)  (564 329)  routing T_11_20.bnl_op_1 <X> T_11_20.lc_trk_g2_1
 (22 9)  (568 329)  (568 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 329)  (569 329)  routing T_11_20.sp4_v_b_26 <X> T_11_20.lc_trk_g2_2
 (21 10)  (567 330)  (567 330)  routing T_11_20.wire_logic_cluster/lc_7/out <X> T_11_20.lc_trk_g2_7
 (22 10)  (568 330)  (568 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 330)  (571 330)  routing T_11_20.wire_logic_cluster/lc_6/out <X> T_11_20.lc_trk_g2_6
 (22 11)  (568 331)  (568 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 12)  (573 332)  (573 332)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 332)  (574 332)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 332)  (576 332)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 332)  (579 332)  routing T_11_20.lc_trk_g2_1 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (26 13)  (572 333)  (572 333)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 333)  (574 333)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 333)  (576 333)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 333)  (582 333)  LC_6 Logic Functioning bit
 (38 13)  (584 333)  (584 333)  LC_6 Logic Functioning bit
 (17 14)  (563 334)  (563 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (571 334)  (571 334)  routing T_11_20.sp4_h_r_38 <X> T_11_20.lc_trk_g3_6
 (27 14)  (573 334)  (573 334)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 334)  (575 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 334)  (579 334)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (586 334)  (586 334)  LC_7 Logic Functioning bit
 (42 14)  (588 334)  (588 334)  LC_7 Logic Functioning bit
 (18 15)  (564 335)  (564 335)  routing T_11_20.sp4_r_v_b_45 <X> T_11_20.lc_trk_g3_5
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (569 335)  (569 335)  routing T_11_20.sp4_h_r_38 <X> T_11_20.lc_trk_g3_6
 (24 15)  (570 335)  (570 335)  routing T_11_20.sp4_h_r_38 <X> T_11_20.lc_trk_g3_6
 (30 15)  (576 335)  (576 335)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 335)  (577 335)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (40 15)  (586 335)  (586 335)  LC_7 Logic Functioning bit
 (42 15)  (588 335)  (588 335)  LC_7 Logic Functioning bit


LogicTile_12_20

 (4 7)  (604 327)  (604 327)  routing T_12_20.sp4_v_b_10 <X> T_12_20.sp4_h_l_38
 (3 12)  (603 332)  (603 332)  routing T_12_20.sp12_v_t_22 <X> T_12_20.sp12_h_r_1


LogicTile_13_20

 (3 4)  (657 324)  (657 324)  routing T_13_20.sp12_v_b_0 <X> T_13_20.sp12_h_r_0
 (12 4)  (666 324)  (666 324)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_h_r_5
 (3 5)  (657 325)  (657 325)  routing T_13_20.sp12_v_b_0 <X> T_13_20.sp12_h_r_0
 (11 5)  (665 325)  (665 325)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_h_r_5
 (13 5)  (667 325)  (667 325)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_h_r_5


LogicTile_14_20

 (2 8)  (710 328)  (710 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 328)  (742 328)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (748 328)  (748 328)  LC_4 Logic Functioning bit
 (41 8)  (749 328)  (749 328)  LC_4 Logic Functioning bit
 (42 8)  (750 328)  (750 328)  LC_4 Logic Functioning bit
 (43 8)  (751 328)  (751 328)  LC_4 Logic Functioning bit
 (52 8)  (760 328)  (760 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (31 9)  (739 329)  (739 329)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (40 9)  (748 329)  (748 329)  LC_4 Logic Functioning bit
 (41 9)  (749 329)  (749 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (43 9)  (751 329)  (751 329)  LC_4 Logic Functioning bit
 (52 9)  (760 329)  (760 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (2 12)  (710 332)  (710 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (25 12)  (733 332)  (733 332)  routing T_14_20.rgt_op_2 <X> T_14_20.lc_trk_g3_2
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 333)  (732 333)  routing T_14_20.rgt_op_2 <X> T_14_20.lc_trk_g3_2


LogicTile_15_20

 (14 0)  (776 320)  (776 320)  routing T_15_20.sp4_v_b_0 <X> T_15_20.lc_trk_g0_0
 (27 0)  (789 320)  (789 320)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 320)  (790 320)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 320)  (796 320)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 320)  (797 320)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.input_2_0
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (37 0)  (799 320)  (799 320)  LC_0 Logic Functioning bit
 (38 0)  (800 320)  (800 320)  LC_0 Logic Functioning bit
 (39 0)  (801 320)  (801 320)  LC_0 Logic Functioning bit
 (41 0)  (803 320)  (803 320)  LC_0 Logic Functioning bit
 (43 0)  (805 320)  (805 320)  LC_0 Logic Functioning bit
 (16 1)  (778 321)  (778 321)  routing T_15_20.sp4_v_b_0 <X> T_15_20.lc_trk_g0_0
 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 321)  (792 321)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (795 321)  (795 321)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.input_2_0
 (34 1)  (796 321)  (796 321)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.input_2_0
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (37 1)  (799 321)  (799 321)  LC_0 Logic Functioning bit
 (38 1)  (800 321)  (800 321)  LC_0 Logic Functioning bit
 (39 1)  (801 321)  (801 321)  LC_0 Logic Functioning bit
 (41 1)  (803 321)  (803 321)  LC_0 Logic Functioning bit
 (42 1)  (804 321)  (804 321)  LC_0 Logic Functioning bit
 (43 1)  (805 321)  (805 321)  LC_0 Logic Functioning bit
 (14 2)  (776 322)  (776 322)  routing T_15_20.sp4_v_b_4 <X> T_15_20.lc_trk_g0_4
 (17 2)  (779 322)  (779 322)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (31 2)  (793 322)  (793 322)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (802 322)  (802 322)  LC_1 Logic Functioning bit
 (41 2)  (803 322)  (803 322)  LC_1 Logic Functioning bit
 (50 2)  (812 322)  (812 322)  Cascade bit: LH_LC01_inmux02_5

 (16 3)  (778 323)  (778 323)  routing T_15_20.sp4_v_b_4 <X> T_15_20.lc_trk_g0_4
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (40 3)  (802 323)  (802 323)  LC_1 Logic Functioning bit
 (41 3)  (803 323)  (803 323)  LC_1 Logic Functioning bit
 (47 3)  (809 323)  (809 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (28 4)  (790 324)  (790 324)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 324)  (797 324)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.input_2_2
 (38 4)  (800 324)  (800 324)  LC_2 Logic Functioning bit
 (15 5)  (777 325)  (777 325)  routing T_15_20.sp4_v_t_5 <X> T_15_20.lc_trk_g1_0
 (16 5)  (778 325)  (778 325)  routing T_15_20.sp4_v_t_5 <X> T_15_20.lc_trk_g1_0
 (17 5)  (779 325)  (779 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (784 325)  (784 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (785 325)  (785 325)  routing T_15_20.sp4_v_b_18 <X> T_15_20.lc_trk_g1_2
 (24 5)  (786 325)  (786 325)  routing T_15_20.sp4_v_b_18 <X> T_15_20.lc_trk_g1_2
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 325)  (793 325)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 325)  (794 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (795 325)  (795 325)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.input_2_2
 (14 6)  (776 326)  (776 326)  routing T_15_20.wire_logic_cluster/lc_4/out <X> T_15_20.lc_trk_g1_4
 (15 6)  (777 326)  (777 326)  routing T_15_20.bot_op_5 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (783 326)  (783 326)  routing T_15_20.sp4_v_b_15 <X> T_15_20.lc_trk_g1_7
 (22 6)  (784 326)  (784 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 326)  (785 326)  routing T_15_20.sp4_v_b_15 <X> T_15_20.lc_trk_g1_7
 (25 6)  (787 326)  (787 326)  routing T_15_20.bnr_op_6 <X> T_15_20.lc_trk_g1_6
 (26 6)  (788 326)  (788 326)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 326)  (789 326)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 326)  (792 326)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 326)  (793 326)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 326)  (796 326)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (783 327)  (783 327)  routing T_15_20.sp4_v_b_15 <X> T_15_20.lc_trk_g1_7
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (787 327)  (787 327)  routing T_15_20.bnr_op_6 <X> T_15_20.lc_trk_g1_6
 (26 7)  (788 327)  (788 327)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 327)  (790 327)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 327)  (793 327)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (39 7)  (801 327)  (801 327)  LC_3 Logic Functioning bit
 (1 8)  (763 328)  (763 328)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (22 8)  (784 328)  (784 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (785 328)  (785 328)  routing T_15_20.sp12_v_b_11 <X> T_15_20.lc_trk_g2_3
 (28 8)  (790 328)  (790 328)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 328)  (792 328)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 328)  (796 328)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (50 8)  (812 328)  (812 328)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (763 329)  (763 329)  routing T_15_20.glb_netwk_4 <X> T_15_20.glb2local_1
 (26 9)  (788 329)  (788 329)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 329)  (789 329)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 329)  (798 329)  LC_4 Logic Functioning bit
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 330)  (792 330)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 330)  (795 330)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (783 331)  (783 331)  routing T_15_20.sp4_r_v_b_39 <X> T_15_20.lc_trk_g2_7
 (27 11)  (789 331)  (789 331)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (8 12)  (770 332)  (770 332)  routing T_15_20.sp4_v_b_4 <X> T_15_20.sp4_h_r_10
 (9 12)  (771 332)  (771 332)  routing T_15_20.sp4_v_b_4 <X> T_15_20.sp4_h_r_10
 (10 12)  (772 332)  (772 332)  routing T_15_20.sp4_v_b_4 <X> T_15_20.sp4_h_r_10
 (15 12)  (777 332)  (777 332)  routing T_15_20.rgt_op_1 <X> T_15_20.lc_trk_g3_1
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.rgt_op_1 <X> T_15_20.lc_trk_g3_1
 (21 12)  (783 332)  (783 332)  routing T_15_20.bnl_op_3 <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (787 332)  (787 332)  routing T_15_20.wire_logic_cluster/lc_2/out <X> T_15_20.lc_trk_g3_2
 (27 12)  (789 332)  (789 332)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 332)  (792 332)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 332)  (793 332)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 332)  (795 332)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 332)  (796 332)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 332)  (802 332)  LC_6 Logic Functioning bit
 (21 13)  (783 333)  (783 333)  routing T_15_20.bnl_op_3 <X> T_15_20.lc_trk_g3_3
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (789 333)  (789 333)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 333)  (790 333)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 333)  (792 333)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 333)  (794 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (796 333)  (796 333)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.input_2_6
 (35 13)  (797 333)  (797 333)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.input_2_6
 (38 13)  (800 333)  (800 333)  LC_6 Logic Functioning bit
 (39 13)  (801 333)  (801 333)  LC_6 Logic Functioning bit
 (40 13)  (802 333)  (802 333)  LC_6 Logic Functioning bit
 (41 13)  (803 333)  (803 333)  LC_6 Logic Functioning bit
 (14 14)  (776 334)  (776 334)  routing T_15_20.rgt_op_4 <X> T_15_20.lc_trk_g3_4
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 334)  (780 334)  routing T_15_20.wire_logic_cluster/lc_5/out <X> T_15_20.lc_trk_g3_5
 (26 14)  (788 334)  (788 334)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (37 14)  (799 334)  (799 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (41 14)  (803 334)  (803 334)  LC_7 Logic Functioning bit
 (42 14)  (804 334)  (804 334)  LC_7 Logic Functioning bit
 (43 14)  (805 334)  (805 334)  LC_7 Logic Functioning bit
 (50 14)  (812 334)  (812 334)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (777 335)  (777 335)  routing T_15_20.rgt_op_4 <X> T_15_20.lc_trk_g3_4
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (40 15)  (802 335)  (802 335)  LC_7 Logic Functioning bit
 (42 15)  (804 335)  (804 335)  LC_7 Logic Functioning bit
 (43 15)  (805 335)  (805 335)  LC_7 Logic Functioning bit
 (46 15)  (808 335)  (808 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (810 335)  (810 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (813 335)  (813 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_20

 (14 0)  (830 320)  (830 320)  routing T_16_20.lft_op_0 <X> T_16_20.lc_trk_g0_0
 (15 0)  (831 320)  (831 320)  routing T_16_20.sp4_v_b_17 <X> T_16_20.lc_trk_g0_1
 (16 0)  (832 320)  (832 320)  routing T_16_20.sp4_v_b_17 <X> T_16_20.lc_trk_g0_1
 (17 0)  (833 320)  (833 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (842 320)  (842 320)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 320)  (849 320)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 320)  (850 320)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (37 0)  (853 320)  (853 320)  LC_0 Logic Functioning bit
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (39 0)  (855 320)  (855 320)  LC_0 Logic Functioning bit
 (40 0)  (856 320)  (856 320)  LC_0 Logic Functioning bit
 (41 0)  (857 320)  (857 320)  LC_0 Logic Functioning bit
 (42 0)  (858 320)  (858 320)  LC_0 Logic Functioning bit
 (43 0)  (859 320)  (859 320)  LC_0 Logic Functioning bit
 (15 1)  (831 321)  (831 321)  routing T_16_20.lft_op_0 <X> T_16_20.lc_trk_g0_0
 (17 1)  (833 321)  (833 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (842 321)  (842 321)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 321)  (843 321)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 321)  (852 321)  LC_0 Logic Functioning bit
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (38 1)  (854 321)  (854 321)  LC_0 Logic Functioning bit
 (39 1)  (855 321)  (855 321)  LC_0 Logic Functioning bit
 (40 1)  (856 321)  (856 321)  LC_0 Logic Functioning bit
 (42 1)  (858 321)  (858 321)  LC_0 Logic Functioning bit
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 322)  (831 322)  routing T_16_20.bot_op_5 <X> T_16_20.lc_trk_g0_5
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (837 322)  (837 322)  routing T_16_20.sp4_h_l_10 <X> T_16_20.lc_trk_g0_7
 (22 2)  (838 322)  (838 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (839 322)  (839 322)  routing T_16_20.sp4_h_l_10 <X> T_16_20.lc_trk_g0_7
 (24 2)  (840 322)  (840 322)  routing T_16_20.sp4_h_l_10 <X> T_16_20.lc_trk_g0_7
 (26 2)  (842 322)  (842 322)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 322)  (850 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (37 2)  (853 322)  (853 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (42 2)  (858 322)  (858 322)  LC_1 Logic Functioning bit
 (45 2)  (861 322)  (861 322)  LC_1 Logic Functioning bit
 (48 2)  (864 322)  (864 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (866 322)  (866 322)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (869 322)  (869 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (830 323)  (830 323)  routing T_16_20.sp4_r_v_b_28 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (837 323)  (837 323)  routing T_16_20.sp4_h_l_10 <X> T_16_20.lc_trk_g0_7
 (26 3)  (842 323)  (842 323)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 323)  (852 323)  LC_1 Logic Functioning bit
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (38 3)  (854 323)  (854 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (16 6)  (832 326)  (832 326)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g1_5
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 326)  (834 326)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g1_5
 (21 6)  (837 326)  (837 326)  routing T_16_20.wire_logic_cluster/lc_7/out <X> T_16_20.lc_trk_g1_7
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (18 7)  (834 327)  (834 327)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g1_5
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 328)  (846 328)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 328)  (851 328)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.input_2_4
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (40 8)  (856 328)  (856 328)  LC_4 Logic Functioning bit
 (42 8)  (858 328)  (858 328)  LC_4 Logic Functioning bit
 (43 8)  (859 328)  (859 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (48 8)  (864 328)  (864 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (868 328)  (868 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 329)  (847 329)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 329)  (848 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (849 329)  (849 329)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.input_2_4
 (36 9)  (852 329)  (852 329)  LC_4 Logic Functioning bit
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (42 9)  (858 329)  (858 329)  LC_4 Logic Functioning bit
 (48 9)  (864 329)  (864 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (868 329)  (868 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (830 330)  (830 330)  routing T_16_20.wire_logic_cluster/lc_4/out <X> T_16_20.lc_trk_g2_4
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (834 331)  (834 331)  routing T_16_20.sp4_r_v_b_37 <X> T_16_20.lc_trk_g2_5
 (14 12)  (830 332)  (830 332)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g3_0
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 332)  (834 332)  routing T_16_20.wire_logic_cluster/lc_1/out <X> T_16_20.lc_trk_g3_1
 (14 13)  (830 333)  (830 333)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g3_0
 (15 13)  (831 333)  (831 333)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g3_0
 (16 13)  (832 333)  (832 333)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 14)  (842 334)  (842 334)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 334)  (846 334)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 334)  (847 334)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 334)  (851 334)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.input_2_7
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 335)  (841 335)  routing T_16_20.sp4_r_v_b_46 <X> T_16_20.lc_trk_g3_6
 (26 15)  (842 335)  (842 335)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 335)  (843 335)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 335)  (844 335)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 335)  (848 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (849 335)  (849 335)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.input_2_7
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (9 0)  (883 320)  (883 320)  routing T_17_20.sp4_h_l_47 <X> T_17_20.sp4_h_r_1
 (10 0)  (884 320)  (884 320)  routing T_17_20.sp4_h_l_47 <X> T_17_20.sp4_h_r_1
 (4 4)  (878 324)  (878 324)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (6 4)  (880 324)  (880 324)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (11 4)  (885 324)  (885 324)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_v_b_5
 (13 4)  (887 324)  (887 324)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_v_b_5
 (5 5)  (879 325)  (879 325)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (12 5)  (886 325)  (886 325)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_v_b_5
 (6 8)  (880 328)  (880 328)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_b_6


LogicTile_18_20

 (0 0)  (928 320)  (928 320)  Negative Clock bit

 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 323)  (928 323)  routing T_18_20.glb_netwk_1 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (4 4)  (932 324)  (932 324)  routing T_18_20.sp4_h_l_38 <X> T_18_20.sp4_v_b_3
 (22 4)  (950 324)  (950 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (951 324)  (951 324)  routing T_18_20.sp12_h_l_16 <X> T_18_20.lc_trk_g1_3
 (5 5)  (933 325)  (933 325)  routing T_18_20.sp4_h_l_38 <X> T_18_20.sp4_v_b_3
 (21 5)  (949 325)  (949 325)  routing T_18_20.sp12_h_l_16 <X> T_18_20.lc_trk_g1_3
 (14 6)  (942 326)  (942 326)  routing T_18_20.wire_logic_cluster/lc_4/out <X> T_18_20.lc_trk_g1_4
 (17 7)  (945 327)  (945 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (954 328)  (954 328)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 328)  (955 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 328)  (956 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 328)  (958 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 328)  (959 328)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 328)  (962 328)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (38 8)  (966 328)  (966 328)  LC_4 Logic Functioning bit
 (39 8)  (967 328)  (967 328)  LC_4 Logic Functioning bit
 (43 8)  (971 328)  (971 328)  LC_4 Logic Functioning bit
 (45 8)  (973 328)  (973 328)  LC_4 Logic Functioning bit
 (51 8)  (979 328)  (979 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (28 9)  (956 329)  (956 329)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 329)  (960 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (962 329)  (962 329)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.input_2_4
 (35 9)  (963 329)  (963 329)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.input_2_4
 (38 9)  (966 329)  (966 329)  LC_4 Logic Functioning bit
 (39 9)  (967 329)  (967 329)  LC_4 Logic Functioning bit
 (14 11)  (942 331)  (942 331)  routing T_18_20.sp12_v_b_20 <X> T_18_20.lc_trk_g2_4
 (16 11)  (944 331)  (944 331)  routing T_18_20.sp12_v_b_20 <X> T_18_20.lc_trk_g2_4
 (17 11)  (945 331)  (945 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (0 14)  (928 334)  (928 334)  routing T_18_20.glb_netwk_4 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 334)  (929 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 15)  (945 335)  (945 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_19_20

 (26 0)  (1008 320)  (1008 320)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 320)  (1009 320)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 320)  (1011 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 320)  (1012 320)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 320)  (1013 320)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 320)  (1015 320)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 320)  (1016 320)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 320)  (1018 320)  LC_0 Logic Functioning bit
 (38 0)  (1020 320)  (1020 320)  LC_0 Logic Functioning bit
 (45 0)  (1027 320)  (1027 320)  LC_0 Logic Functioning bit
 (26 1)  (1008 321)  (1008 321)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 321)  (1011 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 321)  (1013 321)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 321)  (1018 321)  LC_0 Logic Functioning bit
 (37 1)  (1019 321)  (1019 321)  LC_0 Logic Functioning bit
 (38 1)  (1020 321)  (1020 321)  LC_0 Logic Functioning bit
 (39 1)  (1021 321)  (1021 321)  LC_0 Logic Functioning bit
 (40 1)  (1022 321)  (1022 321)  LC_0 Logic Functioning bit
 (42 1)  (1024 321)  (1024 321)  LC_0 Logic Functioning bit
 (52 1)  (1034 321)  (1034 321)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_7 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_7 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 322)  (1007 322)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g0_6
 (0 3)  (982 323)  (982 323)  routing T_19_20.glb_netwk_7 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 323)  (1004 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 323)  (1005 323)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g0_6
 (25 3)  (1007 323)  (1007 323)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g0_6
 (1 4)  (983 324)  (983 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 325)  (982 325)  routing T_19_20.glb_netwk_3 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (15 7)  (997 327)  (997 327)  routing T_19_20.sp4_v_t_9 <X> T_19_20.lc_trk_g1_4
 (16 7)  (998 327)  (998 327)  routing T_19_20.sp4_v_t_9 <X> T_19_20.lc_trk_g1_4
 (17 7)  (999 327)  (999 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (11 8)  (993 328)  (993 328)  routing T_19_20.sp4_h_r_3 <X> T_19_20.sp4_v_b_8
 (0 14)  (982 334)  (982 334)  routing T_19_20.glb_netwk_4 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 334)  (983 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 334)  (1007 334)  routing T_19_20.sp4_v_b_38 <X> T_19_20.lc_trk_g3_6
 (22 15)  (1004 335)  (1004 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 335)  (1005 335)  routing T_19_20.sp4_v_b_38 <X> T_19_20.lc_trk_g3_6
 (25 15)  (1007 335)  (1007 335)  routing T_19_20.sp4_v_b_38 <X> T_19_20.lc_trk_g3_6


LogicTile_20_20

 (0 0)  (1036 320)  (1036 320)  Negative Clock bit

 (25 0)  (1061 320)  (1061 320)  routing T_20_20.sp4_h_r_10 <X> T_20_20.lc_trk_g0_2
 (3 1)  (1039 321)  (1039 321)  routing T_20_20.sp12_h_l_23 <X> T_20_20.sp12_v_b_0
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1059 321)  (1059 321)  routing T_20_20.sp4_h_r_10 <X> T_20_20.lc_trk_g0_2
 (24 1)  (1060 321)  (1060 321)  routing T_20_20.sp4_h_r_10 <X> T_20_20.lc_trk_g0_2
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 323)  (1036 323)  routing T_20_20.glb_netwk_1 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 324)  (1037 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 325)  (1036 325)  routing T_20_20.glb_netwk_3 <X> T_20_20.wire_logic_cluster/lc_7/cen
 (26 6)  (1062 326)  (1062 326)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 326)  (1063 326)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 326)  (1064 326)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 326)  (1065 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 326)  (1072 326)  LC_3 Logic Functioning bit
 (38 6)  (1074 326)  (1074 326)  LC_3 Logic Functioning bit
 (45 6)  (1081 326)  (1081 326)  LC_3 Logic Functioning bit
 (26 7)  (1062 327)  (1062 327)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 327)  (1063 327)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 327)  (1064 327)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 327)  (1065 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 327)  (1067 327)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 327)  (1072 327)  LC_3 Logic Functioning bit
 (37 7)  (1073 327)  (1073 327)  LC_3 Logic Functioning bit
 (38 7)  (1074 327)  (1074 327)  LC_3 Logic Functioning bit
 (39 7)  (1075 327)  (1075 327)  LC_3 Logic Functioning bit
 (41 7)  (1077 327)  (1077 327)  LC_3 Logic Functioning bit
 (43 7)  (1079 327)  (1079 327)  LC_3 Logic Functioning bit
 (48 7)  (1084 327)  (1084 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 12)  (1053 332)  (1053 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1054 333)  (1054 333)  routing T_20_20.sp4_r_v_b_41 <X> T_20_20.lc_trk_g3_1
 (0 14)  (1036 334)  (1036 334)  routing T_20_20.glb_netwk_4 <X> T_20_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 334)  (1037 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 15)  (1055 335)  (1055 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (1058 335)  (1058 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_21_20

 (8 1)  (1098 321)  (1098 321)  routing T_21_20.sp4_h_r_1 <X> T_21_20.sp4_v_b_1
 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_7 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 322)  (1091 322)  routing T_21_20.glb_netwk_7 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 323)  (1090 323)  routing T_21_20.glb_netwk_7 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (1 4)  (1091 324)  (1091 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 325)  (1090 325)  routing T_21_20.glb_netwk_3 <X> T_21_20.wire_logic_cluster/lc_7/cen
 (21 6)  (1111 326)  (1111 326)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g1_7
 (22 6)  (1112 326)  (1112 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1113 326)  (1113 326)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g1_7
 (24 6)  (1114 326)  (1114 326)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g1_7
 (21 7)  (1111 327)  (1111 327)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g1_7
 (22 7)  (1112 327)  (1112 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1113 327)  (1113 327)  routing T_21_20.sp4_v_b_22 <X> T_21_20.lc_trk_g1_6
 (24 7)  (1114 327)  (1114 327)  routing T_21_20.sp4_v_b_22 <X> T_21_20.lc_trk_g1_6
 (26 10)  (1116 330)  (1116 330)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 330)  (1117 330)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 330)  (1118 330)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 330)  (1119 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 330)  (1121 330)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 330)  (1124 330)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 330)  (1126 330)  LC_5 Logic Functioning bit
 (38 10)  (1128 330)  (1128 330)  LC_5 Logic Functioning bit
 (45 10)  (1135 330)  (1135 330)  LC_5 Logic Functioning bit
 (26 11)  (1116 331)  (1116 331)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 331)  (1117 331)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 331)  (1119 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 331)  (1121 331)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 331)  (1126 331)  LC_5 Logic Functioning bit
 (37 11)  (1127 331)  (1127 331)  LC_5 Logic Functioning bit
 (38 11)  (1128 331)  (1128 331)  LC_5 Logic Functioning bit
 (39 11)  (1129 331)  (1129 331)  LC_5 Logic Functioning bit
 (41 11)  (1131 331)  (1131 331)  LC_5 Logic Functioning bit
 (43 11)  (1133 331)  (1133 331)  LC_5 Logic Functioning bit
 (51 11)  (1141 331)  (1141 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (1105 332)  (1105 332)  routing T_21_20.sp4_v_t_28 <X> T_21_20.lc_trk_g3_1
 (16 12)  (1106 332)  (1106 332)  routing T_21_20.sp4_v_t_28 <X> T_21_20.lc_trk_g3_1
 (17 12)  (1107 332)  (1107 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (0 14)  (1090 334)  (1090 334)  routing T_21_20.glb_netwk_4 <X> T_21_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 334)  (1091 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_20

 (19 2)  (1163 322)  (1163 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 13)  (1163 333)  (1163 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_24_20

 (8 14)  (1260 334)  (1260 334)  routing T_24_20.sp4_v_t_41 <X> T_24_20.sp4_h_l_47
 (9 14)  (1261 334)  (1261 334)  routing T_24_20.sp4_v_t_41 <X> T_24_20.sp4_h_l_47
 (10 14)  (1262 334)  (1262 334)  routing T_24_20.sp4_v_t_41 <X> T_24_20.sp4_h_l_47
 (3 15)  (1255 335)  (1255 335)  routing T_24_20.sp12_h_l_22 <X> T_24_20.sp12_v_t_22


RAM_Tile_25_20

 (3 7)  (1309 327)  (1309 327)  routing T_25_20.sp12_h_l_23 <X> T_25_20.sp12_v_t_23


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 328)  (1742 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (19 6)  (145 310)  (145 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_6_19

 (17 3)  (305 307)  (305 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (289 310)  (289 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (289 311)  (289 311)  routing T_6_19.glb_netwk_4 <X> T_6_19.glb2local_0
 (17 13)  (305 317)  (305 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (31 14)  (319 318)  (319 318)  routing T_6_19.lc_trk_g0_4 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 318)  (320 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (324 318)  (324 318)  LC_7 Logic Functioning bit
 (37 14)  (325 318)  (325 318)  LC_7 Logic Functioning bit
 (38 14)  (326 318)  (326 318)  LC_7 Logic Functioning bit
 (39 14)  (327 318)  (327 318)  LC_7 Logic Functioning bit
 (41 14)  (329 318)  (329 318)  LC_7 Logic Functioning bit
 (43 14)  (331 318)  (331 318)  LC_7 Logic Functioning bit
 (27 15)  (315 319)  (315 319)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 319)  (316 319)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 319)  (317 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (324 319)  (324 319)  LC_7 Logic Functioning bit
 (37 15)  (325 319)  (325 319)  LC_7 Logic Functioning bit
 (38 15)  (326 319)  (326 319)  LC_7 Logic Functioning bit
 (39 15)  (327 319)  (327 319)  LC_7 Logic Functioning bit
 (40 15)  (328 319)  (328 319)  LC_7 Logic Functioning bit
 (42 15)  (330 319)  (330 319)  LC_7 Logic Functioning bit
 (51 15)  (339 319)  (339 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0
 (3 5)  (345 309)  (345 309)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0


LogicTile_9_19

 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (1 2)  (439 306)  (439 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 306)  (471 306)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (37 2)  (475 306)  (475 306)  LC_1 Logic Functioning bit
 (38 2)  (476 306)  (476 306)  LC_1 Logic Functioning bit
 (39 2)  (477 306)  (477 306)  LC_1 Logic Functioning bit
 (45 2)  (483 306)  (483 306)  LC_1 Logic Functioning bit
 (31 3)  (469 307)  (469 307)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 307)  (474 307)  LC_1 Logic Functioning bit
 (37 3)  (475 307)  (475 307)  LC_1 Logic Functioning bit
 (38 3)  (476 307)  (476 307)  LC_1 Logic Functioning bit
 (39 3)  (477 307)  (477 307)  LC_1 Logic Functioning bit
 (44 3)  (482 307)  (482 307)  LC_1 Logic Functioning bit
 (25 8)  (463 312)  (463 312)  routing T_9_19.sp4_h_r_42 <X> T_9_19.lc_trk_g2_2
 (22 9)  (460 313)  (460 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (461 313)  (461 313)  routing T_9_19.sp4_h_r_42 <X> T_9_19.lc_trk_g2_2
 (24 9)  (462 313)  (462 313)  routing T_9_19.sp4_h_r_42 <X> T_9_19.lc_trk_g2_2
 (25 9)  (463 313)  (463 313)  routing T_9_19.sp4_h_r_42 <X> T_9_19.lc_trk_g2_2
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 314)  (471 314)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 314)  (472 314)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 314)  (474 314)  LC_5 Logic Functioning bit
 (37 10)  (475 314)  (475 314)  LC_5 Logic Functioning bit
 (38 10)  (476 314)  (476 314)  LC_5 Logic Functioning bit
 (39 10)  (477 314)  (477 314)  LC_5 Logic Functioning bit
 (45 10)  (483 314)  (483 314)  LC_5 Logic Functioning bit
 (53 10)  (491 314)  (491 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (36 11)  (474 315)  (474 315)  LC_5 Logic Functioning bit
 (37 11)  (475 315)  (475 315)  LC_5 Logic Functioning bit
 (38 11)  (476 315)  (476 315)  LC_5 Logic Functioning bit
 (39 11)  (477 315)  (477 315)  LC_5 Logic Functioning bit
 (44 11)  (482 315)  (482 315)  LC_5 Logic Functioning bit
 (46 11)  (484 315)  (484 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (455 316)  (455 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 316)  (456 316)  routing T_9_19.wire_logic_cluster/lc_1/out <X> T_9_19.lc_trk_g3_1
 (0 14)  (438 318)  (438 318)  routing T_9_19.glb_netwk_4 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 318)  (439 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_10_19

 (27 0)  (519 304)  (519 304)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 304)  (522 304)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 304)  (529 304)  LC_0 Logic Functioning bit
 (39 0)  (531 304)  (531 304)  LC_0 Logic Functioning bit
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (39 1)  (531 305)  (531 305)  LC_0 Logic Functioning bit
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (518 306)  (518 306)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 306)  (519 306)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 306)  (520 306)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 306)  (523 306)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 306)  (526 306)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 306)  (528 306)  LC_1 Logic Functioning bit
 (43 2)  (535 306)  (535 306)  LC_1 Logic Functioning bit
 (45 2)  (537 306)  (537 306)  LC_1 Logic Functioning bit
 (50 2)  (542 306)  (542 306)  Cascade bit: LH_LC01_inmux02_5

 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 307)  (522 307)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 307)  (523 307)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 307)  (528 307)  LC_1 Logic Functioning bit
 (41 3)  (533 307)  (533 307)  LC_1 Logic Functioning bit
 (43 3)  (535 307)  (535 307)  LC_1 Logic Functioning bit
 (51 3)  (543 307)  (543 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (497 308)  (497 308)  routing T_10_19.sp4_v_t_38 <X> T_10_19.sp4_h_r_3
 (21 6)  (513 310)  (513 310)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g1_7
 (22 6)  (514 310)  (514 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (516 310)  (516 310)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g1_7
 (15 7)  (507 311)  (507 311)  routing T_10_19.bot_op_4 <X> T_10_19.lc_trk_g1_4
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (513 311)  (513 311)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g1_7
 (17 8)  (509 312)  (509 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 312)  (510 312)  routing T_10_19.wire_logic_cluster/lc_1/out <X> T_10_19.lc_trk_g2_1
 (8 10)  (500 314)  (500 314)  routing T_10_19.sp4_v_t_42 <X> T_10_19.sp4_h_l_42
 (9 10)  (501 314)  (501 314)  routing T_10_19.sp4_v_t_42 <X> T_10_19.sp4_h_l_42
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (510 315)  (510 315)  routing T_10_19.sp4_r_v_b_37 <X> T_10_19.lc_trk_g2_5
 (21 12)  (513 316)  (513 316)  routing T_10_19.sp4_h_r_35 <X> T_10_19.lc_trk_g3_3
 (22 12)  (514 316)  (514 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 316)  (515 316)  routing T_10_19.sp4_h_r_35 <X> T_10_19.lc_trk_g3_3
 (24 12)  (516 316)  (516 316)  routing T_10_19.sp4_h_r_35 <X> T_10_19.lc_trk_g3_3


LogicTile_11_19

 (25 0)  (571 304)  (571 304)  routing T_11_19.wire_logic_cluster/lc_2/out <X> T_11_19.lc_trk_g0_2
 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 304)  (574 304)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 304)  (579 304)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 304)  (580 304)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (39 0)  (585 304)  (585 304)  LC_0 Logic Functioning bit
 (40 0)  (586 304)  (586 304)  LC_0 Logic Functioning bit
 (41 0)  (587 304)  (587 304)  LC_0 Logic Functioning bit
 (14 1)  (560 305)  (560 305)  routing T_11_19.top_op_0 <X> T_11_19.lc_trk_g0_0
 (15 1)  (561 305)  (561 305)  routing T_11_19.top_op_0 <X> T_11_19.lc_trk_g0_0
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (573 305)  (573 305)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 305)  (576 305)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 305)  (580 305)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.input_2_0
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (40 1)  (586 305)  (586 305)  LC_0 Logic Functioning bit
 (41 1)  (587 305)  (587 305)  LC_0 Logic Functioning bit
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 306)  (573 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 306)  (580 306)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (41 2)  (587 306)  (587 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (50 2)  (596 306)  (596 306)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (572 307)  (572 307)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 307)  (573 307)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (586 307)  (586 307)  LC_1 Logic Functioning bit
 (17 4)  (563 308)  (563 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 308)  (564 308)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g1_1
 (26 4)  (572 308)  (572 308)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 308)  (574 308)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 308)  (577 308)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (26 5)  (572 309)  (572 309)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 309)  (574 309)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 309)  (576 309)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 309)  (583 309)  LC_2 Logic Functioning bit
 (39 5)  (585 309)  (585 309)  LC_2 Logic Functioning bit
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 310)  (564 310)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g1_5
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 310)  (570 310)  routing T_11_19.top_op_7 <X> T_11_19.lc_trk_g1_7
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 310)  (577 310)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 310)  (580 310)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 310)  (582 310)  LC_3 Logic Functioning bit
 (37 6)  (583 310)  (583 310)  LC_3 Logic Functioning bit
 (38 6)  (584 310)  (584 310)  LC_3 Logic Functioning bit
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (41 6)  (587 310)  (587 310)  LC_3 Logic Functioning bit
 (43 6)  (589 310)  (589 310)  LC_3 Logic Functioning bit
 (21 7)  (567 311)  (567 311)  routing T_11_19.top_op_7 <X> T_11_19.lc_trk_g1_7
 (36 7)  (582 311)  (582 311)  LC_3 Logic Functioning bit
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (38 7)  (584 311)  (584 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (41 7)  (587 311)  (587 311)  LC_3 Logic Functioning bit
 (43 7)  (589 311)  (589 311)  LC_3 Logic Functioning bit
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (570 312)  (570 312)  routing T_11_19.tnl_op_3 <X> T_11_19.lc_trk_g2_3
 (28 8)  (574 312)  (574 312)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 312)  (576 312)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 312)  (583 312)  LC_4 Logic Functioning bit
 (42 8)  (588 312)  (588 312)  LC_4 Logic Functioning bit
 (43 8)  (589 312)  (589 312)  LC_4 Logic Functioning bit
 (50 8)  (596 312)  (596 312)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (567 313)  (567 313)  routing T_11_19.tnl_op_3 <X> T_11_19.lc_trk_g2_3
 (26 9)  (572 313)  (572 313)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 313)  (573 313)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 313)  (574 313)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 313)  (576 313)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 313)  (577 313)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (42 9)  (588 313)  (588 313)  LC_4 Logic Functioning bit
 (43 9)  (589 313)  (589 313)  LC_4 Logic Functioning bit
 (21 10)  (567 314)  (567 314)  routing T_11_19.sp4_v_t_26 <X> T_11_19.lc_trk_g2_7
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (569 314)  (569 314)  routing T_11_19.sp4_v_t_26 <X> T_11_19.lc_trk_g2_7
 (25 10)  (571 314)  (571 314)  routing T_11_19.rgt_op_6 <X> T_11_19.lc_trk_g2_6
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 314)  (573 314)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (45 10)  (591 314)  (591 314)  LC_5 Logic Functioning bit
 (50 10)  (596 314)  (596 314)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (567 315)  (567 315)  routing T_11_19.sp4_v_t_26 <X> T_11_19.lc_trk_g2_7
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 315)  (570 315)  routing T_11_19.rgt_op_6 <X> T_11_19.lc_trk_g2_6
 (26 11)  (572 315)  (572 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 315)  (576 315)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (16 12)  (562 316)  (562 316)  routing T_11_19.sp12_v_t_6 <X> T_11_19.lc_trk_g3_1
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (568 316)  (568 316)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (570 316)  (570 316)  routing T_11_19.tnl_op_3 <X> T_11_19.lc_trk_g3_3
 (25 12)  (571 316)  (571 316)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g3_2
 (26 12)  (572 316)  (572 316)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 316)  (574 316)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (21 13)  (567 317)  (567 317)  routing T_11_19.tnl_op_3 <X> T_11_19.lc_trk_g3_3
 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 317)  (569 317)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g3_2
 (24 13)  (570 317)  (570 317)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g3_2
 (27 13)  (573 317)  (573 317)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (579 317)  (579 317)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.input_2_6
 (34 13)  (580 317)  (580 317)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.input_2_6
 (35 13)  (581 317)  (581 317)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.input_2_6
 (21 14)  (567 318)  (567 318)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g3_7
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (571 318)  (571 318)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g3_6
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 318)  (574 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (587 318)  (587 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (45 14)  (591 318)  (591 318)  LC_7 Logic Functioning bit
 (50 14)  (596 318)  (596 318)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (598 318)  (598 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (569 319)  (569 319)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g3_6
 (24 15)  (570 319)  (570 319)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g3_6
 (25 15)  (571 319)  (571 319)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g3_6
 (26 15)  (572 319)  (572 319)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 319)  (573 319)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 319)  (582 319)  LC_7 Logic Functioning bit
 (38 15)  (584 319)  (584 319)  LC_7 Logic Functioning bit
 (41 15)  (587 319)  (587 319)  LC_7 Logic Functioning bit
 (42 15)  (588 319)  (588 319)  LC_7 Logic Functioning bit
 (43 15)  (589 319)  (589 319)  LC_7 Logic Functioning bit
 (48 15)  (594 319)  (594 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_19

 (15 0)  (615 304)  (615 304)  routing T_12_19.lft_op_1 <X> T_12_19.lc_trk_g0_1
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.lft_op_1 <X> T_12_19.lc_trk_g0_1
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (8 5)  (608 309)  (608 309)  routing T_12_19.sp4_v_t_36 <X> T_12_19.sp4_v_b_4
 (10 5)  (610 309)  (610 309)  routing T_12_19.sp4_v_t_36 <X> T_12_19.sp4_v_b_4
 (21 5)  (621 309)  (621 309)  routing T_12_19.sp4_r_v_b_27 <X> T_12_19.lc_trk_g1_3
 (13 10)  (613 314)  (613 314)  routing T_12_19.sp4_h_r_8 <X> T_12_19.sp4_v_t_45
 (25 10)  (625 314)  (625 314)  routing T_12_19.sp4_v_b_38 <X> T_12_19.lc_trk_g2_6
 (26 10)  (626 314)  (626 314)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 314)  (633 314)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (12 11)  (612 315)  (612 315)  routing T_12_19.sp4_h_r_8 <X> T_12_19.sp4_v_t_45
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (623 315)  (623 315)  routing T_12_19.sp4_v_b_38 <X> T_12_19.lc_trk_g2_6
 (25 11)  (625 315)  (625 315)  routing T_12_19.sp4_v_b_38 <X> T_12_19.lc_trk_g2_6
 (26 11)  (626 315)  (626 315)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 315)  (627 315)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 315)  (628 315)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 315)  (630 315)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 315)  (640 315)  LC_5 Logic Functioning bit
 (41 11)  (641 315)  (641 315)  LC_5 Logic Functioning bit
 (42 11)  (642 315)  (642 315)  LC_5 Logic Functioning bit
 (43 11)  (643 315)  (643 315)  LC_5 Logic Functioning bit
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 316)  (623 316)  routing T_12_19.sp4_h_r_27 <X> T_12_19.lc_trk_g3_3
 (24 12)  (624 316)  (624 316)  routing T_12_19.sp4_h_r_27 <X> T_12_19.lc_trk_g3_3
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 316)  (631 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (43 12)  (643 316)  (643 316)  LC_6 Logic Functioning bit
 (45 12)  (645 316)  (645 316)  LC_6 Logic Functioning bit
 (50 12)  (650 316)  (650 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (651 316)  (651 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (621 317)  (621 317)  routing T_12_19.sp4_h_r_27 <X> T_12_19.lc_trk_g3_3
 (26 13)  (626 317)  (626 317)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 317)  (627 317)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 317)  (637 317)  LC_6 Logic Functioning bit
 (12 14)  (612 318)  (612 318)  routing T_12_19.sp4_h_r_8 <X> T_12_19.sp4_h_l_46
 (25 14)  (625 318)  (625 318)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g3_6
 (13 15)  (613 319)  (613 319)  routing T_12_19.sp4_h_r_8 <X> T_12_19.sp4_h_l_46
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_19

 (21 0)  (675 304)  (675 304)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (679 304)  (679 304)  routing T_13_19.sp4_v_b_10 <X> T_13_19.lc_trk_g0_2
 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (21 1)  (675 305)  (675 305)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g0_3
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 305)  (677 305)  routing T_13_19.sp4_v_b_10 <X> T_13_19.lc_trk_g0_2
 (25 1)  (679 305)  (679 305)  routing T_13_19.sp4_v_b_10 <X> T_13_19.lc_trk_g0_2
 (26 1)  (680 305)  (680 305)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.input_2_0
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 306)  (672 306)  routing T_13_19.wire_logic_cluster/lc_5/out <X> T_13_19.lc_trk_g0_5
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 306)  (677 306)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (24 2)  (678 306)  (678 306)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (27 2)  (681 306)  (681 306)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (45 2)  (699 306)  (699 306)  LC_1 Logic Functioning bit
 (50 2)  (704 306)  (704 306)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (706 306)  (706 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (675 307)  (675 307)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (672 308)  (672 308)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g1_1
 (21 4)  (675 308)  (675 308)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (8 5)  (662 309)  (662 309)  routing T_13_19.sp4_h_l_47 <X> T_13_19.sp4_v_b_4
 (9 5)  (663 309)  (663 309)  routing T_13_19.sp4_h_l_47 <X> T_13_19.sp4_v_b_4
 (10 5)  (664 309)  (664 309)  routing T_13_19.sp4_h_l_47 <X> T_13_19.sp4_v_b_4
 (21 5)  (675 309)  (675 309)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g1_3
 (26 5)  (680 309)  (680 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 309)  (681 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (40 5)  (694 309)  (694 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (672 310)  (672 310)  routing T_13_19.bnr_op_5 <X> T_13_19.lc_trk_g1_5
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (40 6)  (694 310)  (694 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (42 6)  (696 310)  (696 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (672 311)  (672 311)  routing T_13_19.bnr_op_5 <X> T_13_19.lc_trk_g1_5
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (41 7)  (695 311)  (695 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (43 7)  (697 311)  (697 311)  LC_3 Logic Functioning bit
 (48 7)  (702 311)  (702 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (668 312)  (668 312)  routing T_13_19.rgt_op_0 <X> T_13_19.lc_trk_g2_0
 (15 8)  (669 312)  (669 312)  routing T_13_19.sp4_h_r_25 <X> T_13_19.lc_trk_g2_1
 (16 8)  (670 312)  (670 312)  routing T_13_19.sp4_h_r_25 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (675 312)  (675 312)  routing T_13_19.sp4_v_t_14 <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 312)  (677 312)  routing T_13_19.sp4_v_t_14 <X> T_13_19.lc_trk_g2_3
 (15 9)  (669 313)  (669 313)  routing T_13_19.rgt_op_0 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (672 313)  (672 313)  routing T_13_19.sp4_h_r_25 <X> T_13_19.lc_trk_g2_1
 (25 10)  (679 314)  (679 314)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g2_6
 (26 10)  (680 314)  (680 314)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 314)  (689 314)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_5
 (40 10)  (694 314)  (694 314)  LC_5 Logic Functioning bit
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 315)  (681 315)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (687 315)  (687 315)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_5
 (34 11)  (688 315)  (688 315)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_5
 (21 12)  (675 316)  (675 316)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g3_3
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 316)  (678 316)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g3_3
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 316)  (684 316)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (41 12)  (695 316)  (695 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 317)  (681 317)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (14 14)  (668 318)  (668 318)  routing T_13_19.rgt_op_4 <X> T_13_19.lc_trk_g3_4
 (15 14)  (669 318)  (669 318)  routing T_13_19.rgt_op_5 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 318)  (672 318)  routing T_13_19.rgt_op_5 <X> T_13_19.lc_trk_g3_5
 (21 14)  (675 318)  (675 318)  routing T_13_19.rgt_op_7 <X> T_13_19.lc_trk_g3_7
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 318)  (678 318)  routing T_13_19.rgt_op_7 <X> T_13_19.lc_trk_g3_7
 (25 14)  (679 318)  (679 318)  routing T_13_19.rgt_op_6 <X> T_13_19.lc_trk_g3_6
 (27 14)  (681 318)  (681 318)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 318)  (684 318)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 318)  (687 318)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 318)  (689 318)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.input_2_7
 (42 14)  (696 318)  (696 318)  LC_7 Logic Functioning bit
 (47 14)  (701 318)  (701 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (669 319)  (669 319)  routing T_13_19.rgt_op_4 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 319)  (678 319)  routing T_13_19.rgt_op_6 <X> T_13_19.lc_trk_g3_6
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 319)  (686 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (689 319)  (689 319)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.input_2_7


LogicTile_14_19

 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.bot_op_3 <X> T_14_19.lc_trk_g0_3
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (44 0)  (752 304)  (752 304)  LC_0 Logic Functioning bit
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.bot_op_2 <X> T_14_19.lc_trk_g0_2
 (37 1)  (745 305)  (745 305)  LC_0 Logic Functioning bit
 (39 1)  (747 305)  (747 305)  LC_0 Logic Functioning bit
 (50 1)  (758 305)  (758 305)  Carry_In_Mux bit 

 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 306)  (723 306)  routing T_14_19.bot_op_5 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (745 306)  (745 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (44 2)  (752 306)  (752 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (46 2)  (754 306)  (754 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (761 306)  (761 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (749 307)  (749 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (0 4)  (708 308)  (708 308)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (1 4)  (709 308)  (709 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (722 308)  (722 308)  routing T_14_19.sp4_v_b_8 <X> T_14_19.lc_trk_g1_0
 (21 4)  (729 308)  (729 308)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g1_3
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (44 4)  (752 308)  (752 308)  LC_2 Logic Functioning bit
 (53 4)  (761 308)  (761 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (708 309)  (708 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (1 5)  (709 309)  (709 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (14 5)  (722 309)  (722 309)  routing T_14_19.sp4_v_b_8 <X> T_14_19.lc_trk_g1_0
 (16 5)  (724 309)  (724 309)  routing T_14_19.sp4_v_b_8 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 309)  (732 309)  routing T_14_19.bot_op_2 <X> T_14_19.lc_trk_g1_2
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (43 5)  (751 309)  (751 309)  LC_2 Logic Functioning bit
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g1_5
 (25 6)  (733 310)  (733 310)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g1_6
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (44 6)  (752 310)  (752 310)  LC_3 Logic Functioning bit
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (46 6)  (754 310)  (754 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (761 310)  (761 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (48 7)  (756 311)  (756 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (735 312)  (735 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (39 8)  (747 312)  (747 312)  LC_4 Logic Functioning bit
 (44 8)  (752 312)  (752 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (21 10)  (729 314)  (729 314)  routing T_14_19.wire_logic_cluster/lc_7/out <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (44 10)  (752 314)  (752 314)  LC_5 Logic Functioning bit
 (45 10)  (753 314)  (753 314)  LC_5 Logic Functioning bit
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (41 11)  (749 315)  (749 315)  LC_5 Logic Functioning bit
 (43 11)  (751 315)  (751 315)  LC_5 Logic Functioning bit
 (8 12)  (716 316)  (716 316)  routing T_14_19.sp4_v_b_10 <X> T_14_19.sp4_h_r_10
 (9 12)  (717 316)  (717 316)  routing T_14_19.sp4_v_b_10 <X> T_14_19.sp4_h_r_10
 (12 12)  (720 316)  (720 316)  routing T_14_19.sp4_v_b_11 <X> T_14_19.sp4_h_r_11
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 316)  (726 316)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g3_1
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 316)  (731 316)  routing T_14_19.sp12_v_b_11 <X> T_14_19.lc_trk_g3_3
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (745 316)  (745 316)  LC_6 Logic Functioning bit
 (39 12)  (747 316)  (747 316)  LC_6 Logic Functioning bit
 (44 12)  (752 316)  (752 316)  LC_6 Logic Functioning bit
 (45 12)  (753 316)  (753 316)  LC_6 Logic Functioning bit
 (11 13)  (719 317)  (719 317)  routing T_14_19.sp4_v_b_11 <X> T_14_19.sp4_h_r_11
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 317)  (738 317)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (41 13)  (749 317)  (749 317)  LC_6 Logic Functioning bit
 (43 13)  (751 317)  (751 317)  LC_6 Logic Functioning bit
 (14 14)  (722 318)  (722 318)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g3_4
 (26 14)  (734 318)  (734 318)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 318)  (745 318)  LC_7 Logic Functioning bit
 (39 14)  (747 318)  (747 318)  LC_7 Logic Functioning bit
 (45 14)  (753 318)  (753 318)  LC_7 Logic Functioning bit
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 319)  (736 319)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 319)  (738 319)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (40 15)  (748 319)  (748 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 304)  (797 304)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.input_2_0
 (37 0)  (799 304)  (799 304)  LC_0 Logic Functioning bit
 (39 0)  (801 304)  (801 304)  LC_0 Logic Functioning bit
 (40 0)  (802 304)  (802 304)  LC_0 Logic Functioning bit
 (42 0)  (804 304)  (804 304)  LC_0 Logic Functioning bit
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (797 305)  (797 305)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.input_2_0
 (38 1)  (800 305)  (800 305)  LC_0 Logic Functioning bit
 (41 1)  (803 305)  (803 305)  LC_0 Logic Functioning bit
 (43 1)  (805 305)  (805 305)  LC_0 Logic Functioning bit
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (771 306)  (771 306)  routing T_15_19.sp4_v_b_1 <X> T_15_19.sp4_h_l_36
 (21 2)  (783 306)  (783 306)  routing T_15_19.sp4_h_l_10 <X> T_15_19.lc_trk_g0_7
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (785 306)  (785 306)  routing T_15_19.sp4_h_l_10 <X> T_15_19.lc_trk_g0_7
 (24 2)  (786 306)  (786 306)  routing T_15_19.sp4_h_l_10 <X> T_15_19.lc_trk_g0_7
 (25 2)  (787 306)  (787 306)  routing T_15_19.sp4_v_b_6 <X> T_15_19.lc_trk_g0_6
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (39 2)  (801 306)  (801 306)  LC_1 Logic Functioning bit
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (45 2)  (807 306)  (807 306)  LC_1 Logic Functioning bit
 (50 2)  (812 306)  (812 306)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (813 306)  (813 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (21 3)  (783 307)  (783 307)  routing T_15_19.sp4_h_l_10 <X> T_15_19.lc_trk_g0_7
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (785 307)  (785 307)  routing T_15_19.sp4_v_b_6 <X> T_15_19.lc_trk_g0_6
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 307)  (790 307)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (40 3)  (802 307)  (802 307)  LC_1 Logic Functioning bit
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (14 4)  (776 308)  (776 308)  routing T_15_19.sp4_h_l_5 <X> T_15_19.lc_trk_g1_0
 (15 4)  (777 308)  (777 308)  routing T_15_19.lft_op_1 <X> T_15_19.lc_trk_g1_1
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 308)  (780 308)  routing T_15_19.lft_op_1 <X> T_15_19.lc_trk_g1_1
 (21 4)  (783 308)  (783 308)  routing T_15_19.bnr_op_3 <X> T_15_19.lc_trk_g1_3
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 308)  (793 308)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (14 5)  (776 309)  (776 309)  routing T_15_19.sp4_h_l_5 <X> T_15_19.lc_trk_g1_0
 (15 5)  (777 309)  (777 309)  routing T_15_19.sp4_h_l_5 <X> T_15_19.lc_trk_g1_0
 (16 5)  (778 309)  (778 309)  routing T_15_19.sp4_h_l_5 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (783 309)  (783 309)  routing T_15_19.bnr_op_3 <X> T_15_19.lc_trk_g1_3
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 310)  (780 310)  routing T_15_19.wire_logic_cluster/lc_5/out <X> T_15_19.lc_trk_g1_5
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (785 310)  (785 310)  routing T_15_19.sp12_h_r_23 <X> T_15_19.lc_trk_g1_7
 (26 6)  (788 310)  (788 310)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 310)  (789 310)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (48 6)  (810 310)  (810 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (813 310)  (813 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (777 311)  (777 311)  routing T_15_19.bot_op_4 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (783 311)  (783 311)  routing T_15_19.sp12_h_r_23 <X> T_15_19.lc_trk_g1_7
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (795 311)  (795 311)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.input_2_3
 (35 7)  (797 311)  (797 311)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.input_2_3
 (40 7)  (802 311)  (802 311)  LC_3 Logic Functioning bit
 (53 7)  (815 311)  (815 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (776 312)  (776 312)  routing T_15_19.sp4_v_b_24 <X> T_15_19.lc_trk_g2_0
 (21 8)  (783 312)  (783 312)  routing T_15_19.bnl_op_3 <X> T_15_19.lc_trk_g2_3
 (22 8)  (784 312)  (784 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (787 312)  (787 312)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g2_2
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (42 8)  (804 312)  (804 312)  LC_4 Logic Functioning bit
 (50 8)  (812 312)  (812 312)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (814 312)  (814 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (16 9)  (778 313)  (778 313)  routing T_15_19.sp4_v_b_24 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (783 313)  (783 313)  routing T_15_19.bnl_op_3 <X> T_15_19.lc_trk_g2_3
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (788 313)  (788 313)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 313)  (793 313)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (27 10)  (789 314)  (789 314)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 314)  (793 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 314)  (796 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (37 10)  (799 314)  (799 314)  LC_5 Logic Functioning bit
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (39 10)  (801 314)  (801 314)  LC_5 Logic Functioning bit
 (41 10)  (803 314)  (803 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (38 11)  (800 315)  (800 315)  LC_5 Logic Functioning bit
 (39 11)  (801 315)  (801 315)  LC_5 Logic Functioning bit
 (41 11)  (803 315)  (803 315)  LC_5 Logic Functioning bit
 (43 11)  (805 315)  (805 315)  LC_5 Logic Functioning bit
 (52 11)  (814 315)  (814 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 316)  (780 316)  routing T_15_19.wire_logic_cluster/lc_1/out <X> T_15_19.lc_trk_g3_1
 (21 12)  (783 316)  (783 316)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g3_3
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 316)  (796 316)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (50 12)  (812 316)  (812 316)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 317)  (785 317)  routing T_15_19.sp4_v_b_42 <X> T_15_19.lc_trk_g3_2
 (24 13)  (786 317)  (786 317)  routing T_15_19.sp4_v_b_42 <X> T_15_19.lc_trk_g3_2
 (26 13)  (788 317)  (788 317)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 317)  (789 317)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 317)  (792 317)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (0 14)  (762 318)  (762 318)  routing T_15_19.glb_netwk_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 318)  (776 318)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g3_4
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 318)  (780 318)  routing T_15_19.bnl_op_5 <X> T_15_19.lc_trk_g3_5
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (780 319)  (780 319)  routing T_15_19.bnl_op_5 <X> T_15_19.lc_trk_g3_5


LogicTile_16_19

 (21 0)  (837 304)  (837 304)  routing T_16_19.wire_logic_cluster/lc_3/out <X> T_16_19.lc_trk_g0_3
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (15 1)  (831 305)  (831 305)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g0_0
 (16 1)  (832 305)  (832 305)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 3)  (819 307)  (819 307)  routing T_16_19.sp12_v_b_0 <X> T_16_19.sp12_h_l_23
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 307)  (840 307)  routing T_16_19.bot_op_6 <X> T_16_19.lc_trk_g0_6
 (0 4)  (816 308)  (816 308)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (1 4)  (817 308)  (817 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (831 308)  (831 308)  routing T_16_19.bot_op_1 <X> T_16_19.lc_trk_g1_1
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 308)  (840 308)  routing T_16_19.bot_op_3 <X> T_16_19.lc_trk_g1_3
 (26 4)  (842 308)  (842 308)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 308)  (846 308)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 308)  (847 308)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 308)  (850 308)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (41 4)  (857 308)  (857 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (0 5)  (816 309)  (816 309)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (1 5)  (817 309)  (817 309)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (27 5)  (843 309)  (843 309)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 309)  (846 309)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (41 5)  (857 309)  (857 309)  LC_2 Logic Functioning bit
 (43 5)  (859 309)  (859 309)  LC_2 Logic Functioning bit
 (16 6)  (832 310)  (832 310)  routing T_16_19.sp12_h_r_13 <X> T_16_19.lc_trk_g1_5
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 310)  (846 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (41 6)  (857 310)  (857 310)  LC_3 Logic Functioning bit
 (42 6)  (858 310)  (858 310)  LC_3 Logic Functioning bit
 (43 6)  (859 310)  (859 310)  LC_3 Logic Functioning bit
 (50 6)  (866 310)  (866 310)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (831 311)  (831 311)  routing T_16_19.bot_op_4 <X> T_16_19.lc_trk_g1_4
 (17 7)  (833 311)  (833 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 311)  (844 311)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 311)  (856 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (21 8)  (837 312)  (837 312)  routing T_16_19.sp4_h_r_35 <X> T_16_19.lc_trk_g2_3
 (22 8)  (838 312)  (838 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 312)  (839 312)  routing T_16_19.sp4_h_r_35 <X> T_16_19.lc_trk_g2_3
 (24 8)  (840 312)  (840 312)  routing T_16_19.sp4_h_r_35 <X> T_16_19.lc_trk_g2_3
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (40 8)  (856 312)  (856 312)  LC_4 Logic Functioning bit
 (42 8)  (858 312)  (858 312)  LC_4 Logic Functioning bit
 (43 8)  (859 312)  (859 312)  LC_4 Logic Functioning bit
 (50 8)  (866 312)  (866 312)  Cascade bit: LH_LC04_inmux02_5

 (28 9)  (844 313)  (844 313)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (41 9)  (857 313)  (857 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (43 9)  (859 313)  (859 313)  LC_4 Logic Functioning bit
 (12 10)  (828 314)  (828 314)  routing T_16_19.sp4_v_t_39 <X> T_16_19.sp4_h_l_45
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (856 314)  (856 314)  LC_5 Logic Functioning bit
 (50 10)  (866 314)  (866 314)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (827 315)  (827 315)  routing T_16_19.sp4_v_t_39 <X> T_16_19.sp4_h_l_45
 (13 11)  (829 315)  (829 315)  routing T_16_19.sp4_v_t_39 <X> T_16_19.sp4_h_l_45
 (14 11)  (830 315)  (830 315)  routing T_16_19.sp12_v_b_20 <X> T_16_19.lc_trk_g2_4
 (16 11)  (832 315)  (832 315)  routing T_16_19.sp12_v_b_20 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (14 12)  (830 316)  (830 316)  routing T_16_19.sp4_v_b_24 <X> T_16_19.lc_trk_g3_0
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 316)  (844 316)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (39 12)  (855 316)  (855 316)  LC_6 Logic Functioning bit
 (40 12)  (856 316)  (856 316)  LC_6 Logic Functioning bit
 (42 12)  (858 316)  (858 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (51 12)  (867 316)  (867 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (868 316)  (868 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (16 13)  (832 317)  (832 317)  routing T_16_19.sp4_v_b_24 <X> T_16_19.lc_trk_g3_0
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 317)  (846 317)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 317)  (847 317)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (850 317)  (850 317)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.input_2_6
 (35 13)  (851 317)  (851 317)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.input_2_6
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (38 13)  (854 317)  (854 317)  LC_6 Logic Functioning bit
 (39 13)  (855 317)  (855 317)  LC_6 Logic Functioning bit
 (40 13)  (856 317)  (856 317)  LC_6 Logic Functioning bit
 (41 13)  (857 317)  (857 317)  LC_6 Logic Functioning bit
 (42 13)  (858 317)  (858 317)  LC_6 Logic Functioning bit
 (43 13)  (859 317)  (859 317)  LC_6 Logic Functioning bit
 (46 13)  (862 317)  (862 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (864 317)  (864 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (830 318)  (830 318)  routing T_16_19.bnl_op_4 <X> T_16_19.lc_trk_g3_4
 (21 14)  (837 318)  (837 318)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g3_7
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (839 318)  (839 318)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g3_7
 (25 14)  (841 318)  (841 318)  routing T_16_19.bnl_op_6 <X> T_16_19.lc_trk_g3_6
 (31 14)  (847 318)  (847 318)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 318)  (849 318)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (38 14)  (854 318)  (854 318)  LC_7 Logic Functioning bit
 (40 14)  (856 318)  (856 318)  LC_7 Logic Functioning bit
 (41 14)  (857 318)  (857 318)  LC_7 Logic Functioning bit
 (42 14)  (858 318)  (858 318)  LC_7 Logic Functioning bit
 (43 14)  (859 318)  (859 318)  LC_7 Logic Functioning bit
 (45 14)  (861 318)  (861 318)  LC_7 Logic Functioning bit
 (14 15)  (830 319)  (830 319)  routing T_16_19.bnl_op_4 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (837 319)  (837 319)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g3_7
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (841 319)  (841 319)  routing T_16_19.bnl_op_6 <X> T_16_19.lc_trk_g3_6
 (26 15)  (842 319)  (842 319)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (39 15)  (855 319)  (855 319)  LC_7 Logic Functioning bit
 (40 15)  (856 319)  (856 319)  LC_7 Logic Functioning bit
 (41 15)  (857 319)  (857 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit
 (43 15)  (859 319)  (859 319)  LC_7 Logic Functioning bit
 (48 15)  (864 319)  (864 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_19

 (27 0)  (901 304)  (901 304)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 304)  (904 304)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 304)  (905 304)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 304)  (908 304)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (43 0)  (917 304)  (917 304)  LC_0 Logic Functioning bit
 (9 1)  (883 305)  (883 305)  routing T_17_19.sp4_v_t_40 <X> T_17_19.sp4_v_b_1
 (10 1)  (884 305)  (884 305)  routing T_17_19.sp4_v_t_40 <X> T_17_19.sp4_v_b_1
 (15 1)  (889 305)  (889 305)  routing T_17_19.sp4_v_t_5 <X> T_17_19.lc_trk_g0_0
 (16 1)  (890 305)  (890 305)  routing T_17_19.sp4_v_t_5 <X> T_17_19.lc_trk_g0_0
 (17 1)  (891 305)  (891 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 305)  (905 305)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 305)  (910 305)  LC_0 Logic Functioning bit
 (38 1)  (912 305)  (912 305)  LC_0 Logic Functioning bit
 (40 1)  (914 305)  (914 305)  LC_0 Logic Functioning bit
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (6 2)  (880 306)  (880 306)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_t_37
 (25 2)  (899 306)  (899 306)  routing T_17_19.sp4_v_t_3 <X> T_17_19.lc_trk_g0_6
 (22 3)  (896 307)  (896 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 307)  (897 307)  routing T_17_19.sp4_v_t_3 <X> T_17_19.lc_trk_g0_6
 (25 3)  (899 307)  (899 307)  routing T_17_19.sp4_v_t_3 <X> T_17_19.lc_trk_g0_6
 (10 5)  (884 309)  (884 309)  routing T_17_19.sp4_h_r_11 <X> T_17_19.sp4_v_b_4
 (16 6)  (890 310)  (890 310)  routing T_17_19.sp4_v_b_13 <X> T_17_19.lc_trk_g1_5
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 310)  (892 310)  routing T_17_19.sp4_v_b_13 <X> T_17_19.lc_trk_g1_5
 (25 6)  (899 310)  (899 310)  routing T_17_19.lft_op_6 <X> T_17_19.lc_trk_g1_6
 (26 6)  (900 310)  (900 310)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 310)  (904 310)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 310)  (908 310)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (38 6)  (912 310)  (912 310)  LC_3 Logic Functioning bit
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (892 311)  (892 311)  routing T_17_19.sp4_v_b_13 <X> T_17_19.lc_trk_g1_5
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 311)  (898 311)  routing T_17_19.lft_op_6 <X> T_17_19.lc_trk_g1_6
 (26 7)  (900 311)  (900 311)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 311)  (901 311)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (37 7)  (911 311)  (911 311)  LC_3 Logic Functioning bit
 (38 7)  (912 311)  (912 311)  LC_3 Logic Functioning bit
 (39 7)  (913 311)  (913 311)  LC_3 Logic Functioning bit
 (41 7)  (915 311)  (915 311)  LC_3 Logic Functioning bit
 (43 7)  (917 311)  (917 311)  LC_3 Logic Functioning bit
 (15 12)  (889 316)  (889 316)  routing T_17_19.tnl_op_1 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (901 316)  (901 316)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 316)  (904 316)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 316)  (905 316)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 316)  (907 316)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 316)  (908 316)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 316)  (910 316)  LC_6 Logic Functioning bit
 (38 12)  (912 316)  (912 316)  LC_6 Logic Functioning bit
 (41 12)  (915 316)  (915 316)  LC_6 Logic Functioning bit
 (43 12)  (917 316)  (917 316)  LC_6 Logic Functioning bit
 (52 12)  (926 316)  (926 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (885 317)  (885 317)  routing T_17_19.sp4_h_l_46 <X> T_17_19.sp4_h_r_11
 (18 13)  (892 317)  (892 317)  routing T_17_19.tnl_op_1 <X> T_17_19.lc_trk_g3_1
 (27 13)  (901 317)  (901 317)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 317)  (902 317)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 317)  (904 317)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 317)  (910 317)  LC_6 Logic Functioning bit
 (38 13)  (912 317)  (912 317)  LC_6 Logic Functioning bit
 (48 13)  (922 317)  (922 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 15)  (886 319)  (886 319)  routing T_17_19.sp4_h_l_46 <X> T_17_19.sp4_v_t_46
 (14 15)  (888 319)  (888 319)  routing T_17_19.tnl_op_4 <X> T_17_19.lc_trk_g3_4
 (15 15)  (889 319)  (889 319)  routing T_17_19.tnl_op_4 <X> T_17_19.lc_trk_g3_4
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_18_19

 (16 0)  (944 304)  (944 304)  routing T_18_19.sp4_v_b_9 <X> T_18_19.lc_trk_g0_1
 (17 0)  (945 304)  (945 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (946 304)  (946 304)  routing T_18_19.sp4_v_b_9 <X> T_18_19.lc_trk_g0_1
 (18 1)  (946 305)  (946 305)  routing T_18_19.sp4_v_b_9 <X> T_18_19.lc_trk_g0_1
 (14 4)  (942 308)  (942 308)  routing T_18_19.lft_op_0 <X> T_18_19.lc_trk_g1_0
 (16 4)  (944 308)  (944 308)  routing T_18_19.sp4_v_b_9 <X> T_18_19.lc_trk_g1_1
 (17 4)  (945 308)  (945 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (946 308)  (946 308)  routing T_18_19.sp4_v_b_9 <X> T_18_19.lc_trk_g1_1
 (19 4)  (947 308)  (947 308)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (949 308)  (949 308)  routing T_18_19.lft_op_3 <X> T_18_19.lc_trk_g1_3
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 308)  (952 308)  routing T_18_19.lft_op_3 <X> T_18_19.lc_trk_g1_3
 (15 5)  (943 309)  (943 309)  routing T_18_19.lft_op_0 <X> T_18_19.lc_trk_g1_0
 (17 5)  (945 309)  (945 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (946 309)  (946 309)  routing T_18_19.sp4_v_b_9 <X> T_18_19.lc_trk_g1_1
 (12 6)  (940 310)  (940 310)  routing T_18_19.sp4_v_t_40 <X> T_18_19.sp4_h_l_40
 (27 6)  (955 310)  (955 310)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 310)  (959 310)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 310)  (961 310)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 310)  (964 310)  LC_3 Logic Functioning bit
 (38 6)  (966 310)  (966 310)  LC_3 Logic Functioning bit
 (41 6)  (969 310)  (969 310)  LC_3 Logic Functioning bit
 (42 6)  (970 310)  (970 310)  LC_3 Logic Functioning bit
 (43 6)  (971 310)  (971 310)  LC_3 Logic Functioning bit
 (11 7)  (939 311)  (939 311)  routing T_18_19.sp4_v_t_40 <X> T_18_19.sp4_h_l_40
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 311)  (958 311)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 311)  (960 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (961 311)  (961 311)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.input_2_3
 (36 7)  (964 311)  (964 311)  LC_3 Logic Functioning bit
 (38 7)  (966 311)  (966 311)  LC_3 Logic Functioning bit
 (43 7)  (971 311)  (971 311)  LC_3 Logic Functioning bit
 (15 8)  (943 312)  (943 312)  routing T_18_19.rgt_op_1 <X> T_18_19.lc_trk_g2_1
 (17 8)  (945 312)  (945 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 312)  (946 312)  routing T_18_19.rgt_op_1 <X> T_18_19.lc_trk_g2_1
 (21 8)  (949 312)  (949 312)  routing T_18_19.rgt_op_3 <X> T_18_19.lc_trk_g2_3
 (22 8)  (950 312)  (950 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 312)  (952 312)  routing T_18_19.rgt_op_3 <X> T_18_19.lc_trk_g2_3
 (26 8)  (954 312)  (954 312)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 312)  (955 312)  routing T_18_19.lc_trk_g1_0 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 312)  (961 312)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 312)  (964 312)  LC_4 Logic Functioning bit
 (38 8)  (966 312)  (966 312)  LC_4 Logic Functioning bit
 (39 8)  (967 312)  (967 312)  LC_4 Logic Functioning bit
 (41 8)  (969 312)  (969 312)  LC_4 Logic Functioning bit
 (43 8)  (971 312)  (971 312)  LC_4 Logic Functioning bit
 (28 9)  (956 313)  (956 313)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 313)  (959 313)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 313)  (960 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (962 313)  (962 313)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.input_2_4
 (36 9)  (964 313)  (964 313)  LC_4 Logic Functioning bit
 (38 9)  (966 313)  (966 313)  LC_4 Logic Functioning bit
 (43 9)  (971 313)  (971 313)  LC_4 Logic Functioning bit
 (14 10)  (942 314)  (942 314)  routing T_18_19.sp4_h_r_36 <X> T_18_19.lc_trk_g2_4
 (15 11)  (943 315)  (943 315)  routing T_18_19.sp4_h_r_36 <X> T_18_19.lc_trk_g2_4
 (16 11)  (944 315)  (944 315)  routing T_18_19.sp4_h_r_36 <X> T_18_19.lc_trk_g2_4
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4


LogicTile_19_19

 (0 0)  (982 304)  (982 304)  Negative Clock bit

 (15 0)  (997 304)  (997 304)  routing T_19_19.sp4_h_r_9 <X> T_19_19.lc_trk_g0_1
 (16 0)  (998 304)  (998 304)  routing T_19_19.sp4_h_r_9 <X> T_19_19.lc_trk_g0_1
 (17 0)  (999 304)  (999 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1000 304)  (1000 304)  routing T_19_19.sp4_h_r_9 <X> T_19_19.lc_trk_g0_1
 (8 1)  (990 305)  (990 305)  routing T_19_19.sp4_h_l_36 <X> T_19_19.sp4_v_b_1
 (9 1)  (991 305)  (991 305)  routing T_19_19.sp4_h_l_36 <X> T_19_19.sp4_v_b_1
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 306)  (1009 306)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 306)  (1010 306)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 306)  (1011 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 306)  (1014 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 306)  (1015 306)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 306)  (1016 306)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 306)  (1018 306)  LC_1 Logic Functioning bit
 (38 2)  (1020 306)  (1020 306)  LC_1 Logic Functioning bit
 (45 2)  (1027 306)  (1027 306)  LC_1 Logic Functioning bit
 (0 3)  (982 307)  (982 307)  routing T_19_19.glb_netwk_1 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (28 3)  (1010 307)  (1010 307)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 307)  (1013 307)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 307)  (1018 307)  LC_1 Logic Functioning bit
 (37 3)  (1019 307)  (1019 307)  LC_1 Logic Functioning bit
 (38 3)  (1020 307)  (1020 307)  LC_1 Logic Functioning bit
 (39 3)  (1021 307)  (1021 307)  LC_1 Logic Functioning bit
 (41 3)  (1023 307)  (1023 307)  LC_1 Logic Functioning bit
 (43 3)  (1025 307)  (1025 307)  LC_1 Logic Functioning bit
 (1 4)  (983 308)  (983 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 308)  (1015 308)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 308)  (1018 308)  LC_2 Logic Functioning bit
 (38 4)  (1020 308)  (1020 308)  LC_2 Logic Functioning bit
 (41 4)  (1023 308)  (1023 308)  LC_2 Logic Functioning bit
 (43 4)  (1025 308)  (1025 308)  LC_2 Logic Functioning bit
 (45 4)  (1027 308)  (1027 308)  LC_2 Logic Functioning bit
 (0 5)  (982 309)  (982 309)  routing T_19_19.glb_netwk_3 <X> T_19_19.wire_logic_cluster/lc_7/cen
 (5 5)  (987 309)  (987 309)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_b_3
 (26 5)  (1008 309)  (1008 309)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 309)  (1009 309)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 309)  (1010 309)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 309)  (1011 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (1018 309)  (1018 309)  LC_2 Logic Functioning bit
 (38 5)  (1020 309)  (1020 309)  LC_2 Logic Functioning bit
 (40 5)  (1022 309)  (1022 309)  LC_2 Logic Functioning bit
 (42 5)  (1024 309)  (1024 309)  LC_2 Logic Functioning bit
 (51 5)  (1033 309)  (1033 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (986 310)  (986 310)  routing T_19_19.sp4_h_r_9 <X> T_19_19.sp4_v_t_38
 (6 6)  (988 310)  (988 310)  routing T_19_19.sp4_h_r_9 <X> T_19_19.sp4_v_t_38
 (15 6)  (997 310)  (997 310)  routing T_19_19.sp4_v_b_21 <X> T_19_19.lc_trk_g1_5
 (16 6)  (998 310)  (998 310)  routing T_19_19.sp4_v_b_21 <X> T_19_19.lc_trk_g1_5
 (17 6)  (999 310)  (999 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (1009 310)  (1009 310)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 310)  (1012 310)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 310)  (1015 310)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 310)  (1016 310)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 310)  (1018 310)  LC_3 Logic Functioning bit
 (38 6)  (1020 310)  (1020 310)  LC_3 Logic Functioning bit
 (45 6)  (1027 310)  (1027 310)  LC_3 Logic Functioning bit
 (5 7)  (987 311)  (987 311)  routing T_19_19.sp4_h_r_9 <X> T_19_19.sp4_v_t_38
 (28 7)  (1010 311)  (1010 311)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 311)  (1011 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (1018 311)  (1018 311)  LC_3 Logic Functioning bit
 (37 7)  (1019 311)  (1019 311)  LC_3 Logic Functioning bit
 (38 7)  (1020 311)  (1020 311)  LC_3 Logic Functioning bit
 (39 7)  (1021 311)  (1021 311)  LC_3 Logic Functioning bit
 (41 7)  (1023 311)  (1023 311)  LC_3 Logic Functioning bit
 (43 7)  (1025 311)  (1025 311)  LC_3 Logic Functioning bit
 (16 8)  (998 312)  (998 312)  routing T_19_19.sp4_v_b_33 <X> T_19_19.lc_trk_g2_1
 (17 8)  (999 312)  (999 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1000 312)  (1000 312)  routing T_19_19.sp4_v_b_33 <X> T_19_19.lc_trk_g2_1
 (18 9)  (1000 313)  (1000 313)  routing T_19_19.sp4_v_b_33 <X> T_19_19.lc_trk_g2_1
 (16 12)  (998 316)  (998 316)  routing T_19_19.sp4_v_t_12 <X> T_19_19.lc_trk_g3_1
 (17 12)  (999 316)  (999 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1000 316)  (1000 316)  routing T_19_19.sp4_v_t_12 <X> T_19_19.lc_trk_g3_1
 (21 12)  (1003 316)  (1003 316)  routing T_19_19.sp4_v_t_14 <X> T_19_19.lc_trk_g3_3
 (22 12)  (1004 316)  (1004 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 316)  (1005 316)  routing T_19_19.sp4_v_t_14 <X> T_19_19.lc_trk_g3_3
 (0 14)  (982 318)  (982 318)  routing T_19_19.glb_netwk_4 <X> T_19_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 318)  (983 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_19

 (0 0)  (1036 304)  (1036 304)  Negative Clock bit

 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 306)  (1050 306)  routing T_20_19.sp4_h_l_9 <X> T_20_19.lc_trk_g0_4
 (0 3)  (1036 307)  (1036 307)  routing T_20_19.glb_netwk_1 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 307)  (1050 307)  routing T_20_19.sp4_h_l_9 <X> T_20_19.lc_trk_g0_4
 (15 3)  (1051 307)  (1051 307)  routing T_20_19.sp4_h_l_9 <X> T_20_19.lc_trk_g0_4
 (16 3)  (1052 307)  (1052 307)  routing T_20_19.sp4_h_l_9 <X> T_20_19.lc_trk_g0_4
 (17 3)  (1053 307)  (1053 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (1 4)  (1037 308)  (1037 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1062 308)  (1062 308)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 308)  (1064 308)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 308)  (1065 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 308)  (1068 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 308)  (1069 308)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 308)  (1070 308)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 308)  (1072 308)  LC_2 Logic Functioning bit
 (38 4)  (1074 308)  (1074 308)  LC_2 Logic Functioning bit
 (45 4)  (1081 308)  (1081 308)  LC_2 Logic Functioning bit
 (0 5)  (1036 309)  (1036 309)  routing T_20_19.glb_netwk_3 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (29 5)  (1065 309)  (1065 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 309)  (1066 309)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 309)  (1067 309)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 309)  (1072 309)  LC_2 Logic Functioning bit
 (37 5)  (1073 309)  (1073 309)  LC_2 Logic Functioning bit
 (38 5)  (1074 309)  (1074 309)  LC_2 Logic Functioning bit
 (39 5)  (1075 309)  (1075 309)  LC_2 Logic Functioning bit
 (40 5)  (1076 309)  (1076 309)  LC_2 Logic Functioning bit
 (42 5)  (1078 309)  (1078 309)  LC_2 Logic Functioning bit
 (51 5)  (1087 309)  (1087 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 8)  (1058 312)  (1058 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (1057 313)  (1057 313)  routing T_20_19.sp4_r_v_b_35 <X> T_20_19.lc_trk_g2_3
 (25 12)  (1061 316)  (1061 316)  routing T_20_19.sp4_h_r_42 <X> T_20_19.lc_trk_g3_2
 (22 13)  (1058 317)  (1058 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1059 317)  (1059 317)  routing T_20_19.sp4_h_r_42 <X> T_20_19.lc_trk_g3_2
 (24 13)  (1060 317)  (1060 317)  routing T_20_19.sp4_h_r_42 <X> T_20_19.lc_trk_g3_2
 (25 13)  (1061 317)  (1061 317)  routing T_20_19.sp4_h_r_42 <X> T_20_19.lc_trk_g3_2
 (0 14)  (1036 318)  (1036 318)  routing T_20_19.glb_netwk_4 <X> T_20_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 318)  (1037 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 15)  (1055 319)  (1055 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_19

 (8 1)  (1098 305)  (1098 305)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_v_b_1
 (22 1)  (1112 305)  (1112 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (1090 306)  (1090 306)  routing T_21_19.glb_netwk_7 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 306)  (1091 306)  routing T_21_19.glb_netwk_7 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 306)  (1092 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 307)  (1090 307)  routing T_21_19.glb_netwk_7 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (1 4)  (1091 308)  (1091 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (9 4)  (1099 308)  (1099 308)  routing T_21_19.sp4_v_t_41 <X> T_21_19.sp4_h_r_4
 (0 5)  (1090 309)  (1090 309)  routing T_21_19.glb_netwk_3 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (14 7)  (1104 311)  (1104 311)  routing T_21_19.sp4_h_r_4 <X> T_21_19.lc_trk_g1_4
 (15 7)  (1105 311)  (1105 311)  routing T_21_19.sp4_h_r_4 <X> T_21_19.lc_trk_g1_4
 (16 7)  (1106 311)  (1106 311)  routing T_21_19.sp4_h_r_4 <X> T_21_19.lc_trk_g1_4
 (17 7)  (1107 311)  (1107 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 8)  (1111 312)  (1111 312)  routing T_21_19.sp4_v_t_22 <X> T_21_19.lc_trk_g2_3
 (22 8)  (1112 312)  (1112 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1113 312)  (1113 312)  routing T_21_19.sp4_v_t_22 <X> T_21_19.lc_trk_g2_3
 (28 8)  (1118 312)  (1118 312)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 312)  (1119 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 312)  (1121 312)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 312)  (1122 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 312)  (1124 312)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 312)  (1126 312)  LC_4 Logic Functioning bit
 (38 8)  (1128 312)  (1128 312)  LC_4 Logic Functioning bit
 (45 8)  (1135 312)  (1135 312)  LC_4 Logic Functioning bit
 (51 8)  (1141 312)  (1141 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (1111 313)  (1111 313)  routing T_21_19.sp4_v_t_22 <X> T_21_19.lc_trk_g2_3
 (26 9)  (1116 313)  (1116 313)  routing T_21_19.lc_trk_g0_2 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 313)  (1119 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 313)  (1120 313)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (1126 313)  (1126 313)  LC_4 Logic Functioning bit
 (37 9)  (1127 313)  (1127 313)  LC_4 Logic Functioning bit
 (38 9)  (1128 313)  (1128 313)  LC_4 Logic Functioning bit
 (39 9)  (1129 313)  (1129 313)  LC_4 Logic Functioning bit
 (40 9)  (1130 313)  (1130 313)  LC_4 Logic Functioning bit
 (42 9)  (1132 313)  (1132 313)  LC_4 Logic Functioning bit
 (9 10)  (1099 314)  (1099 314)  routing T_21_19.sp4_h_r_4 <X> T_21_19.sp4_h_l_42
 (10 10)  (1100 314)  (1100 314)  routing T_21_19.sp4_h_r_4 <X> T_21_19.sp4_h_l_42
 (0 14)  (1090 318)  (1090 318)  routing T_21_19.glb_netwk_4 <X> T_21_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 318)  (1091 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_19

 (3 0)  (1147 304)  (1147 304)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (3 1)  (1147 305)  (1147 305)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (19 13)  (1163 317)  (1163 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_19

 (5 14)  (1203 318)  (1203 318)  routing T_23_19.sp4_v_t_38 <X> T_23_19.sp4_h_l_44
 (4 15)  (1202 319)  (1202 319)  routing T_23_19.sp4_v_t_38 <X> T_23_19.sp4_h_l_44
 (6 15)  (1204 319)  (1204 319)  routing T_23_19.sp4_v_t_38 <X> T_23_19.sp4_h_l_44


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 290)  (0 290)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


RAM_Tile_8_18

 (3 5)  (399 293)  (399 293)  routing T_8_18.sp12_h_l_23 <X> T_8_18.sp12_h_r_0


LogicTile_10_18

 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 290)  (506 290)  routing T_10_18.wire_logic_cluster/lc_4/out <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (3 4)  (495 292)  (495 292)  routing T_10_18.sp12_v_b_0 <X> T_10_18.sp12_h_r_0
 (3 5)  (495 293)  (495 293)  routing T_10_18.sp12_v_b_0 <X> T_10_18.sp12_h_r_0
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 296)  (520 296)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 296)  (526 296)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 296)  (528 296)  LC_4 Logic Functioning bit
 (38 8)  (530 296)  (530 296)  LC_4 Logic Functioning bit
 (41 8)  (533 296)  (533 296)  LC_4 Logic Functioning bit
 (43 8)  (535 296)  (535 296)  LC_4 Logic Functioning bit
 (45 8)  (537 296)  (537 296)  LC_4 Logic Functioning bit
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 297)  (528 297)  LC_4 Logic Functioning bit
 (38 9)  (530 297)  (530 297)  LC_4 Logic Functioning bit
 (40 9)  (532 297)  (532 297)  LC_4 Logic Functioning bit
 (41 9)  (533 297)  (533 297)  LC_4 Logic Functioning bit
 (42 9)  (534 297)  (534 297)  LC_4 Logic Functioning bit
 (43 9)  (535 297)  (535 297)  LC_4 Logic Functioning bit
 (15 10)  (507 298)  (507 298)  routing T_10_18.rgt_op_5 <X> T_10_18.lc_trk_g2_5
 (17 10)  (509 298)  (509 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 298)  (510 298)  routing T_10_18.rgt_op_5 <X> T_10_18.lc_trk_g2_5
 (14 13)  (506 301)  (506 301)  routing T_10_18.sp4_r_v_b_40 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (492 302)  (492 302)  routing T_10_18.glb_netwk_4 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_18

 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 288)  (570 288)  routing T_11_18.top_op_3 <X> T_11_18.lc_trk_g0_3
 (21 1)  (567 289)  (567 289)  routing T_11_18.top_op_3 <X> T_11_18.lc_trk_g0_3
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 289)  (570 289)  routing T_11_18.top_op_2 <X> T_11_18.lc_trk_g0_2
 (25 1)  (571 289)  (571 289)  routing T_11_18.top_op_2 <X> T_11_18.lc_trk_g0_2
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 290)  (574 290)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 290)  (576 290)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 290)  (580 290)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (38 2)  (584 290)  (584 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (26 3)  (572 291)  (572 291)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 291)  (573 291)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 291)  (574 291)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 291)  (576 291)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (37 3)  (583 291)  (583 291)  LC_1 Logic Functioning bit
 (39 3)  (585 291)  (585 291)  LC_1 Logic Functioning bit
 (15 4)  (561 292)  (561 292)  routing T_11_18.top_op_1 <X> T_11_18.lc_trk_g1_1
 (17 4)  (563 292)  (563 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (15 5)  (561 293)  (561 293)  routing T_11_18.bot_op_0 <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (564 293)  (564 293)  routing T_11_18.top_op_1 <X> T_11_18.lc_trk_g1_1
 (27 6)  (573 294)  (573 294)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (27 7)  (573 295)  (573 295)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 295)  (582 295)  LC_3 Logic Functioning bit
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (38 7)  (584 295)  (584 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (41 7)  (587 295)  (587 295)  LC_3 Logic Functioning bit
 (43 7)  (589 295)  (589 295)  LC_3 Logic Functioning bit
 (15 8)  (561 296)  (561 296)  routing T_11_18.tnl_op_1 <X> T_11_18.lc_trk_g2_1
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (564 297)  (564 297)  routing T_11_18.tnl_op_1 <X> T_11_18.lc_trk_g2_1
 (27 10)  (573 298)  (573 298)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 298)  (574 298)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 298)  (576 298)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 298)  (579 298)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 298)  (580 298)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 298)  (584 298)  LC_5 Logic Functioning bit
 (8 11)  (554 299)  (554 299)  routing T_11_18.sp4_h_r_7 <X> T_11_18.sp4_v_t_42
 (9 11)  (555 299)  (555 299)  routing T_11_18.sp4_h_r_7 <X> T_11_18.sp4_v_t_42
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (570 299)  (570 299)  routing T_11_18.tnr_op_6 <X> T_11_18.lc_trk_g2_6
 (28 11)  (574 299)  (574 299)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 299)  (576 299)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 299)  (578 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (579 299)  (579 299)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.input_2_5
 (34 11)  (580 299)  (580 299)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.input_2_5
 (35 11)  (581 299)  (581 299)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.input_2_5
 (15 12)  (561 300)  (561 300)  routing T_11_18.rgt_op_1 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.rgt_op_1 <X> T_11_18.lc_trk_g3_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 300)  (579 300)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 300)  (581 300)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_6
 (40 12)  (586 300)  (586 300)  LC_6 Logic Functioning bit
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (569 301)  (569 301)  routing T_11_18.sp12_v_t_9 <X> T_11_18.lc_trk_g3_2
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 301)  (576 301)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 301)  (578 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 301)  (579 301)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_6
 (35 13)  (581 301)  (581 301)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_6
 (22 14)  (568 302)  (568 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 302)  (569 302)  routing T_11_18.sp4_v_b_47 <X> T_11_18.lc_trk_g3_7
 (24 14)  (570 302)  (570 302)  routing T_11_18.sp4_v_b_47 <X> T_11_18.lc_trk_g3_7


LogicTile_12_18

 (21 0)  (621 288)  (621 288)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g0_3
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 288)  (624 288)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g0_3
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 290)  (615 290)  routing T_12_18.top_op_5 <X> T_12_18.lc_trk_g0_5
 (17 2)  (617 290)  (617 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (625 290)  (625 290)  routing T_12_18.lft_op_6 <X> T_12_18.lc_trk_g0_6
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (635 290)  (635 290)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.input_2_1
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (40 2)  (640 290)  (640 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (46 2)  (646 290)  (646 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (18 3)  (618 291)  (618 291)  routing T_12_18.top_op_5 <X> T_12_18.lc_trk_g0_5
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 291)  (624 291)  routing T_12_18.lft_op_6 <X> T_12_18.lc_trk_g0_6
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 291)  (628 291)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 291)  (632 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (39 3)  (639 291)  (639 291)  LC_1 Logic Functioning bit
 (44 3)  (644 291)  (644 291)  LC_1 Logic Functioning bit
 (51 3)  (651 291)  (651 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (615 292)  (615 292)  routing T_12_18.lft_op_1 <X> T_12_18.lc_trk_g1_1
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.lft_op_1 <X> T_12_18.lc_trk_g1_1
 (22 8)  (622 296)  (622 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (624 296)  (624 296)  routing T_12_18.tnl_op_3 <X> T_12_18.lc_trk_g2_3
 (21 9)  (621 297)  (621 297)  routing T_12_18.tnl_op_3 <X> T_12_18.lc_trk_g2_3
 (25 10)  (625 298)  (625 298)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g2_6
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (15 12)  (615 300)  (615 300)  routing T_12_18.tnl_op_1 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (39 12)  (639 300)  (639 300)  LC_6 Logic Functioning bit
 (41 12)  (641 300)  (641 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (53 12)  (653 300)  (653 300)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (18 13)  (618 301)  (618 301)  routing T_12_18.tnl_op_1 <X> T_12_18.lc_trk_g3_1
 (26 13)  (626 301)  (626 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (634 301)  (634 301)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.input_2_6
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (42 13)  (642 301)  (642 301)  LC_6 Logic Functioning bit
 (0 14)  (600 302)  (600 302)  routing T_12_18.glb_netwk_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_18

 (15 3)  (669 291)  (669 291)  routing T_13_18.bot_op_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (4 5)  (658 293)  (658 293)  routing T_13_18.sp4_v_t_47 <X> T_13_18.sp4_h_r_3
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (694 298)  (694 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (47 10)  (701 298)  (701 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (40 11)  (694 299)  (694 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (21 12)  (675 300)  (675 300)  routing T_13_18.rgt_op_3 <X> T_13_18.lc_trk_g3_3
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.rgt_op_3 <X> T_13_18.lc_trk_g3_3


LogicTile_14_18

 (15 0)  (723 288)  (723 288)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.bot_op_3 <X> T_14_18.lc_trk_g0_3
 (18 1)  (726 289)  (726 289)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g0_1
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 289)  (733 289)  routing T_14_18.sp4_r_v_b_33 <X> T_14_18.lc_trk_g0_2
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (729 290)  (729 290)  routing T_14_18.bnr_op_7 <X> T_14_18.lc_trk_g0_7
 (22 2)  (730 290)  (730 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (43 2)  (751 290)  (751 290)  LC_1 Logic Functioning bit
 (21 3)  (729 291)  (729 291)  routing T_14_18.bnr_op_7 <X> T_14_18.lc_trk_g0_7
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (723 292)  (723 292)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g1_1
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.top_op_3 <X> T_14_18.lc_trk_g1_3
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (42 4)  (750 292)  (750 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (50 4)  (758 292)  (758 292)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (709 293)  (709 293)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (18 5)  (726 293)  (726 293)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g1_1
 (21 5)  (729 293)  (729 293)  routing T_14_18.top_op_3 <X> T_14_18.lc_trk_g1_3
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 293)  (732 293)  routing T_14_18.bot_op_2 <X> T_14_18.lc_trk_g1_2
 (27 5)  (735 293)  (735 293)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (15 6)  (723 294)  (723 294)  routing T_14_18.lft_op_5 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 294)  (726 294)  routing T_14_18.lft_op_5 <X> T_14_18.lc_trk_g1_5
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 294)  (732 294)  routing T_14_18.bot_op_7 <X> T_14_18.lc_trk_g1_7
 (28 6)  (736 294)  (736 294)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 294)  (741 294)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (45 6)  (753 294)  (753 294)  LC_3 Logic Functioning bit
 (46 6)  (754 294)  (754 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (758 294)  (758 294)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (734 295)  (734 295)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (53 7)  (761 295)  (761 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.bnl_op_1 <X> T_14_18.lc_trk_g2_1
 (21 8)  (729 296)  (729 296)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g2_3
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (733 296)  (733 296)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g2_2
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 296)  (749 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (14 9)  (722 297)  (722 297)  routing T_14_18.sp4_r_v_b_32 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (726 297)  (726 297)  routing T_14_18.bnl_op_1 <X> T_14_18.lc_trk_g2_1
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (52 9)  (760 297)  (760 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g2_5
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 298)  (743 298)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.input_2_5
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (14 11)  (722 299)  (722 299)  routing T_14_18.sp4_h_l_17 <X> T_14_18.lc_trk_g2_4
 (15 11)  (723 299)  (723 299)  routing T_14_18.sp4_h_l_17 <X> T_14_18.lc_trk_g2_4
 (16 11)  (724 299)  (724 299)  routing T_14_18.sp4_h_l_17 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.input_2_5
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (46 11)  (754 299)  (754 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (759 299)  (759 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (760 299)  (760 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (722 300)  (722 300)  routing T_14_18.sp12_v_b_0 <X> T_14_18.lc_trk_g3_0
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.bnl_op_1 <X> T_14_18.lc_trk_g3_1
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.tnr_op_3 <X> T_14_18.lc_trk_g3_3
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (53 12)  (761 300)  (761 300)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (14 13)  (722 301)  (722 301)  routing T_14_18.sp12_v_b_0 <X> T_14_18.lc_trk_g3_0
 (15 13)  (723 301)  (723 301)  routing T_14_18.sp12_v_b_0 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (18 13)  (726 301)  (726 301)  routing T_14_18.bnl_op_1 <X> T_14_18.lc_trk_g3_1
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (46 13)  (754 301)  (754 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (723 302)  (723 302)  routing T_14_18.rgt_op_5 <X> T_14_18.lc_trk_g3_5
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 302)  (726 302)  routing T_14_18.rgt_op_5 <X> T_14_18.lc_trk_g3_5
 (27 14)  (735 302)  (735 302)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (42 14)  (750 302)  (750 302)  LC_7 Logic Functioning bit
 (43 14)  (751 302)  (751 302)  LC_7 Logic Functioning bit
 (26 15)  (734 303)  (734 303)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (741 303)  (741 303)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.input_2_7
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit
 (42 15)  (750 303)  (750 303)  LC_7 Logic Functioning bit
 (43 15)  (751 303)  (751 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (21 0)  (783 288)  (783 288)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 288)  (786 288)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g0_3
 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 288)  (789 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 288)  (796 288)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 288)  (797 288)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_0
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (795 289)  (795 289)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_0
 (34 1)  (796 289)  (796 289)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_0
 (35 1)  (797 289)  (797 289)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_0
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 290)  (776 290)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g0_4
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (42 2)  (804 290)  (804 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (47 2)  (809 290)  (809 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (812 290)  (812 290)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (43 3)  (805 291)  (805 291)  LC_1 Logic Functioning bit
 (44 3)  (806 291)  (806 291)  LC_1 Logic Functioning bit
 (17 4)  (779 292)  (779 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (780 292)  (780 292)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g1_1
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.bot_op_3 <X> T_15_18.lc_trk_g1_3
 (25 4)  (787 292)  (787 292)  routing T_15_18.wire_logic_cluster/lc_2/out <X> T_15_18.lc_trk_g1_2
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (22 5)  (784 293)  (784 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (14 6)  (776 294)  (776 294)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g1_4
 (15 6)  (777 294)  (777 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (21 6)  (783 294)  (783 294)  routing T_15_18.wire_logic_cluster/lc_7/out <X> T_15_18.lc_trk_g1_7
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 294)  (797 294)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.input_2_3
 (15 7)  (777 295)  (777 295)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g1_4
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (795 295)  (795 295)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.input_2_3
 (34 7)  (796 295)  (796 295)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.input_2_3
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (5 8)  (767 296)  (767 296)  routing T_15_18.sp4_v_t_43 <X> T_15_18.sp4_h_r_6
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (786 296)  (786 296)  routing T_15_18.tnl_op_3 <X> T_15_18.lc_trk_g2_3
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 296)  (790 296)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 296)  (793 296)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 296)  (797 296)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.input_2_4
 (40 8)  (802 296)  (802 296)  LC_4 Logic Functioning bit
 (51 8)  (813 296)  (813 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (783 297)  (783 297)  routing T_15_18.tnl_op_3 <X> T_15_18.lc_trk_g2_3
 (26 9)  (788 297)  (788 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (795 297)  (795 297)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.input_2_4
 (52 9)  (814 297)  (814 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (815 297)  (815 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (777 298)  (777 298)  routing T_15_18.tnl_op_5 <X> T_15_18.lc_trk_g2_5
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (786 298)  (786 298)  routing T_15_18.tnl_op_7 <X> T_15_18.lc_trk_g2_7
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (42 10)  (804 298)  (804 298)  LC_5 Logic Functioning bit
 (50 10)  (812 298)  (812 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (813 298)  (813 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (776 299)  (776 299)  routing T_15_18.tnl_op_4 <X> T_15_18.lc_trk_g2_4
 (15 11)  (777 299)  (777 299)  routing T_15_18.tnl_op_4 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (780 299)  (780 299)  routing T_15_18.tnl_op_5 <X> T_15_18.lc_trk_g2_5
 (21 11)  (783 299)  (783 299)  routing T_15_18.tnl_op_7 <X> T_15_18.lc_trk_g2_7
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 299)  (786 299)  routing T_15_18.tnl_op_6 <X> T_15_18.lc_trk_g2_6
 (25 11)  (787 299)  (787 299)  routing T_15_18.tnl_op_6 <X> T_15_18.lc_trk_g2_6
 (26 11)  (788 299)  (788 299)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (15 12)  (777 300)  (777 300)  routing T_15_18.tnl_op_1 <X> T_15_18.lc_trk_g3_1
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (788 300)  (788 300)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 300)  (789 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 300)  (790 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 300)  (797 300)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.input_2_6
 (37 12)  (799 300)  (799 300)  LC_6 Logic Functioning bit
 (38 12)  (800 300)  (800 300)  LC_6 Logic Functioning bit
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (40 12)  (802 300)  (802 300)  LC_6 Logic Functioning bit
 (41 12)  (803 300)  (803 300)  LC_6 Logic Functioning bit
 (42 12)  (804 300)  (804 300)  LC_6 Logic Functioning bit
 (10 13)  (772 301)  (772 301)  routing T_15_18.sp4_h_r_5 <X> T_15_18.sp4_v_b_10
 (18 13)  (780 301)  (780 301)  routing T_15_18.tnl_op_1 <X> T_15_18.lc_trk_g3_1
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (787 301)  (787 301)  routing T_15_18.sp4_r_v_b_42 <X> T_15_18.lc_trk_g3_2
 (27 13)  (789 301)  (789 301)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 301)  (794 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (796 301)  (796 301)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.input_2_6
 (35 13)  (797 301)  (797 301)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.input_2_6
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (40 13)  (802 301)  (802 301)  LC_6 Logic Functioning bit
 (41 13)  (803 301)  (803 301)  LC_6 Logic Functioning bit
 (42 13)  (804 301)  (804 301)  LC_6 Logic Functioning bit
 (0 14)  (762 302)  (762 302)  routing T_15_18.glb_netwk_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 302)  (776 302)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g3_4
 (21 14)  (783 302)  (783 302)  routing T_15_18.sp4_v_t_26 <X> T_15_18.lc_trk_g3_7
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 302)  (785 302)  routing T_15_18.sp4_v_t_26 <X> T_15_18.lc_trk_g3_7
 (27 14)  (789 302)  (789 302)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 302)  (792 302)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 302)  (795 302)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 302)  (796 302)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (41 14)  (803 302)  (803 302)  LC_7 Logic Functioning bit
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (783 303)  (783 303)  routing T_15_18.sp4_v_t_26 <X> T_15_18.lc_trk_g3_7
 (26 15)  (788 303)  (788 303)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 303)  (794 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (795 303)  (795 303)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.input_2_7
 (35 15)  (797 303)  (797 303)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.input_2_7


LogicTile_16_18

 (2 0)  (818 288)  (818 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (25 0)  (841 288)  (841 288)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g0_2
 (27 0)  (843 288)  (843 288)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 288)  (846 288)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 288)  (847 288)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 288)  (850 288)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (38 0)  (854 288)  (854 288)  LC_0 Logic Functioning bit
 (41 0)  (857 288)  (857 288)  LC_0 Logic Functioning bit
 (43 0)  (859 288)  (859 288)  LC_0 Logic Functioning bit
 (13 1)  (829 289)  (829 289)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_h_r_2
 (14 1)  (830 289)  (830 289)  routing T_16_18.sp12_h_r_16 <X> T_16_18.lc_trk_g0_0
 (16 1)  (832 289)  (832 289)  routing T_16_18.sp12_h_r_16 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 289)  (847 289)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 289)  (852 289)  LC_0 Logic Functioning bit
 (38 1)  (854 289)  (854 289)  LC_0 Logic Functioning bit
 (40 1)  (856 289)  (856 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 290)  (830 290)  routing T_16_18.lft_op_4 <X> T_16_18.lc_trk_g0_4
 (15 2)  (831 290)  (831 290)  routing T_16_18.lft_op_5 <X> T_16_18.lc_trk_g0_5
 (17 2)  (833 290)  (833 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 290)  (834 290)  routing T_16_18.lft_op_5 <X> T_16_18.lc_trk_g0_5
 (25 2)  (841 290)  (841 290)  routing T_16_18.lft_op_6 <X> T_16_18.lc_trk_g0_6
 (26 2)  (842 290)  (842 290)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 290)  (846 290)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 290)  (852 290)  LC_1 Logic Functioning bit
 (37 2)  (853 290)  (853 290)  LC_1 Logic Functioning bit
 (38 2)  (854 290)  (854 290)  LC_1 Logic Functioning bit
 (39 2)  (855 290)  (855 290)  LC_1 Logic Functioning bit
 (41 2)  (857 290)  (857 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (15 3)  (831 291)  (831 291)  routing T_16_18.lft_op_4 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 291)  (840 291)  routing T_16_18.lft_op_6 <X> T_16_18.lc_trk_g0_6
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 291)  (846 291)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 291)  (852 291)  LC_1 Logic Functioning bit
 (37 3)  (853 291)  (853 291)  LC_1 Logic Functioning bit
 (38 3)  (854 291)  (854 291)  LC_1 Logic Functioning bit
 (39 3)  (855 291)  (855 291)  LC_1 Logic Functioning bit
 (40 3)  (856 291)  (856 291)  LC_1 Logic Functioning bit
 (41 3)  (857 291)  (857 291)  LC_1 Logic Functioning bit
 (42 3)  (858 291)  (858 291)  LC_1 Logic Functioning bit
 (43 3)  (859 291)  (859 291)  LC_1 Logic Functioning bit
 (11 4)  (827 292)  (827 292)  routing T_16_18.sp4_v_t_39 <X> T_16_18.sp4_v_b_5
 (14 4)  (830 292)  (830 292)  routing T_16_18.sp4_v_b_0 <X> T_16_18.lc_trk_g1_0
 (16 4)  (832 292)  (832 292)  routing T_16_18.sp12_h_r_9 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (837 292)  (837 292)  routing T_16_18.lft_op_3 <X> T_16_18.lc_trk_g1_3
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 292)  (840 292)  routing T_16_18.lft_op_3 <X> T_16_18.lc_trk_g1_3
 (26 4)  (842 292)  (842 292)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 292)  (843 292)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 292)  (847 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (12 5)  (828 293)  (828 293)  routing T_16_18.sp4_v_t_39 <X> T_16_18.sp4_v_b_5
 (16 5)  (832 293)  (832 293)  routing T_16_18.sp4_v_b_0 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (842 293)  (842 293)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 293)  (843 293)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 293)  (848 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 293)  (851 293)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.input_2_2
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (42 5)  (858 293)  (858 293)  LC_2 Logic Functioning bit
 (10 6)  (826 294)  (826 294)  routing T_16_18.sp4_v_b_11 <X> T_16_18.sp4_h_l_41
 (15 6)  (831 294)  (831 294)  routing T_16_18.bot_op_5 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 294)  (843 294)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (851 294)  (851 294)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.input_2_3
 (16 7)  (832 295)  (832 295)  routing T_16_18.sp12_h_r_12 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 295)  (840 295)  routing T_16_18.top_op_6 <X> T_16_18.lc_trk_g1_6
 (25 7)  (841 295)  (841 295)  routing T_16_18.top_op_6 <X> T_16_18.lc_trk_g1_6
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (849 295)  (849 295)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.input_2_3
 (34 7)  (850 295)  (850 295)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.input_2_3
 (37 7)  (853 295)  (853 295)  LC_3 Logic Functioning bit
 (25 8)  (841 296)  (841 296)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 296)  (846 296)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 296)  (849 296)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (40 8)  (856 296)  (856 296)  LC_4 Logic Functioning bit
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 297)  (839 297)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (24 9)  (840 297)  (840 297)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g2_2
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 297)  (848 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (850 297)  (850 297)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.input_2_4
 (36 9)  (852 297)  (852 297)  LC_4 Logic Functioning bit
 (41 9)  (857 297)  (857 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (16 10)  (832 298)  (832 298)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g2_5
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 298)  (834 298)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g2_5
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 298)  (850 298)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (14 11)  (830 299)  (830 299)  routing T_16_18.sp12_v_b_20 <X> T_16_18.lc_trk_g2_4
 (16 11)  (832 299)  (832 299)  routing T_16_18.sp12_v_b_20 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (834 299)  (834 299)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g2_5
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (840 299)  (840 299)  routing T_16_18.tnl_op_6 <X> T_16_18.lc_trk_g2_6
 (25 11)  (841 299)  (841 299)  routing T_16_18.tnl_op_6 <X> T_16_18.lc_trk_g2_6
 (30 11)  (846 299)  (846 299)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (39 11)  (855 299)  (855 299)  LC_5 Logic Functioning bit
 (48 11)  (864 299)  (864 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 300)  (839 300)  routing T_16_18.sp12_v_b_19 <X> T_16_18.lc_trk_g3_3
 (26 12)  (842 300)  (842 300)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (31 12)  (847 300)  (847 300)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 300)  (853 300)  LC_6 Logic Functioning bit
 (50 12)  (866 300)  (866 300)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (837 301)  (837 301)  routing T_16_18.sp12_v_b_19 <X> T_16_18.lc_trk_g3_3
 (27 13)  (843 301)  (843 301)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (14 14)  (830 302)  (830 302)  routing T_16_18.sp4_h_r_36 <X> T_16_18.lc_trk_g3_4
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 302)  (839 302)  routing T_16_18.sp12_v_b_23 <X> T_16_18.lc_trk_g3_7
 (25 14)  (841 302)  (841 302)  routing T_16_18.sp4_h_r_38 <X> T_16_18.lc_trk_g3_6
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 302)  (843 302)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 302)  (849 302)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (15 15)  (831 303)  (831 303)  routing T_16_18.sp4_h_r_36 <X> T_16_18.lc_trk_g3_4
 (16 15)  (832 303)  (832 303)  routing T_16_18.sp4_h_r_36 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (837 303)  (837 303)  routing T_16_18.sp12_v_b_23 <X> T_16_18.lc_trk_g3_7
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 303)  (839 303)  routing T_16_18.sp4_h_r_38 <X> T_16_18.lc_trk_g3_6
 (24 15)  (840 303)  (840 303)  routing T_16_18.sp4_h_r_38 <X> T_16_18.lc_trk_g3_6
 (26 15)  (842 303)  (842 303)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (39 15)  (855 303)  (855 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (43 15)  (859 303)  (859 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (14 0)  (888 288)  (888 288)  routing T_17_18.lft_op_0 <X> T_17_18.lc_trk_g0_0
 (26 0)  (900 288)  (900 288)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 288)  (901 288)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 288)  (904 288)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 288)  (905 288)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 288)  (907 288)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 288)  (908 288)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 288)  (909 288)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_0
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (38 0)  (912 288)  (912 288)  LC_0 Logic Functioning bit
 (39 0)  (913 288)  (913 288)  LC_0 Logic Functioning bit
 (40 0)  (914 288)  (914 288)  LC_0 Logic Functioning bit
 (41 0)  (915 288)  (915 288)  LC_0 Logic Functioning bit
 (43 0)  (917 288)  (917 288)  LC_0 Logic Functioning bit
 (15 1)  (889 289)  (889 289)  routing T_17_18.lft_op_0 <X> T_17_18.lc_trk_g0_0
 (17 1)  (891 289)  (891 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (901 289)  (901 289)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 289)  (906 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (907 289)  (907 289)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_0
 (34 1)  (908 289)  (908 289)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_0
 (35 1)  (909 289)  (909 289)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_0
 (36 1)  (910 289)  (910 289)  LC_0 Logic Functioning bit
 (38 1)  (912 289)  (912 289)  LC_0 Logic Functioning bit
 (39 1)  (913 289)  (913 289)  LC_0 Logic Functioning bit
 (40 1)  (914 289)  (914 289)  LC_0 Logic Functioning bit
 (41 1)  (915 289)  (915 289)  LC_0 Logic Functioning bit
 (42 1)  (916 289)  (916 289)  LC_0 Logic Functioning bit
 (14 2)  (888 290)  (888 290)  routing T_17_18.sp4_h_l_1 <X> T_17_18.lc_trk_g0_4
 (25 2)  (899 290)  (899 290)  routing T_17_18.sp12_h_l_5 <X> T_17_18.lc_trk_g0_6
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 290)  (907 290)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 290)  (908 290)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 290)  (909 290)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_1
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (39 2)  (913 290)  (913 290)  LC_1 Logic Functioning bit
 (43 2)  (917 290)  (917 290)  LC_1 Logic Functioning bit
 (15 3)  (889 291)  (889 291)  routing T_17_18.sp4_h_l_1 <X> T_17_18.lc_trk_g0_4
 (16 3)  (890 291)  (890 291)  routing T_17_18.sp4_h_l_1 <X> T_17_18.lc_trk_g0_4
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (896 291)  (896 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (898 291)  (898 291)  routing T_17_18.sp12_h_l_5 <X> T_17_18.lc_trk_g0_6
 (25 3)  (899 291)  (899 291)  routing T_17_18.sp12_h_l_5 <X> T_17_18.lc_trk_g0_6
 (27 3)  (901 291)  (901 291)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 291)  (902 291)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 291)  (906 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (907 291)  (907 291)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_1
 (34 3)  (908 291)  (908 291)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_1
 (37 3)  (911 291)  (911 291)  LC_1 Logic Functioning bit
 (38 3)  (912 291)  (912 291)  LC_1 Logic Functioning bit
 (39 3)  (913 291)  (913 291)  LC_1 Logic Functioning bit
 (42 3)  (916 291)  (916 291)  LC_1 Logic Functioning bit
 (4 4)  (878 292)  (878 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (6 4)  (880 292)  (880 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (26 4)  (900 292)  (900 292)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (31 4)  (905 292)  (905 292)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 292)  (907 292)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 292)  (908 292)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (41 4)  (915 292)  (915 292)  LC_2 Logic Functioning bit
 (42 4)  (916 292)  (916 292)  LC_2 Logic Functioning bit
 (43 4)  (917 292)  (917 292)  LC_2 Logic Functioning bit
 (50 4)  (924 292)  (924 292)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (879 293)  (879 293)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (26 5)  (900 293)  (900 293)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 293)  (902 293)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 293)  (905 293)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 293)  (910 293)  LC_2 Logic Functioning bit
 (40 5)  (914 293)  (914 293)  LC_2 Logic Functioning bit
 (42 5)  (916 293)  (916 293)  LC_2 Logic Functioning bit
 (43 5)  (917 293)  (917 293)  LC_2 Logic Functioning bit
 (15 6)  (889 294)  (889 294)  routing T_17_18.sp4_h_r_5 <X> T_17_18.lc_trk_g1_5
 (16 6)  (890 294)  (890 294)  routing T_17_18.sp4_h_r_5 <X> T_17_18.lc_trk_g1_5
 (17 6)  (891 294)  (891 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (895 294)  (895 294)  routing T_17_18.lft_op_7 <X> T_17_18.lc_trk_g1_7
 (22 6)  (896 294)  (896 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (898 294)  (898 294)  routing T_17_18.lft_op_7 <X> T_17_18.lc_trk_g1_7
 (26 6)  (900 294)  (900 294)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 294)  (905 294)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (909 294)  (909 294)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (41 6)  (915 294)  (915 294)  LC_3 Logic Functioning bit
 (43 6)  (917 294)  (917 294)  LC_3 Logic Functioning bit
 (10 7)  (884 295)  (884 295)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_t_41
 (14 7)  (888 295)  (888 295)  routing T_17_18.sp4_r_v_b_28 <X> T_17_18.lc_trk_g1_4
 (17 7)  (891 295)  (891 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (892 295)  (892 295)  routing T_17_18.sp4_h_r_5 <X> T_17_18.lc_trk_g1_5
 (26 7)  (900 295)  (900 295)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 295)  (901 295)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 295)  (902 295)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 295)  (906 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (907 295)  (907 295)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_3
 (34 7)  (908 295)  (908 295)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (38 7)  (912 295)  (912 295)  LC_3 Logic Functioning bit
 (43 7)  (917 295)  (917 295)  LC_3 Logic Functioning bit
 (11 8)  (885 296)  (885 296)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_b_8
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp4_v_b_33 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 296)  (892 296)  routing T_17_18.sp4_v_b_33 <X> T_17_18.lc_trk_g2_1
 (22 8)  (896 296)  (896 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (897 296)  (897 296)  routing T_17_18.sp4_v_t_30 <X> T_17_18.lc_trk_g2_3
 (24 8)  (898 296)  (898 296)  routing T_17_18.sp4_v_t_30 <X> T_17_18.lc_trk_g2_3
 (18 9)  (892 297)  (892 297)  routing T_17_18.sp4_v_b_33 <X> T_17_18.lc_trk_g2_1
 (25 10)  (899 298)  (899 298)  routing T_17_18.wire_logic_cluster/lc_6/out <X> T_17_18.lc_trk_g2_6
 (26 10)  (900 298)  (900 298)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 298)  (901 298)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 298)  (902 298)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 298)  (904 298)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 298)  (905 298)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 298)  (908 298)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 298)  (909 298)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_5
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (43 10)  (917 298)  (917 298)  LC_5 Logic Functioning bit
 (22 11)  (896 299)  (896 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (901 299)  (901 299)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 299)  (904 299)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 299)  (906 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (907 299)  (907 299)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_5
 (34 11)  (908 299)  (908 299)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_5
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (15 12)  (889 300)  (889 300)  routing T_17_18.sp4_h_r_25 <X> T_17_18.lc_trk_g3_1
 (16 12)  (890 300)  (890 300)  routing T_17_18.sp4_h_r_25 <X> T_17_18.lc_trk_g3_1
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (28 12)  (902 300)  (902 300)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 300)  (907 300)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (914 300)  (914 300)  LC_6 Logic Functioning bit
 (42 12)  (916 300)  (916 300)  LC_6 Logic Functioning bit
 (47 12)  (921 300)  (921 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (889 301)  (889 301)  routing T_17_18.sp4_v_t_29 <X> T_17_18.lc_trk_g3_0
 (16 13)  (890 301)  (890 301)  routing T_17_18.sp4_v_t_29 <X> T_17_18.lc_trk_g3_0
 (17 13)  (891 301)  (891 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (892 301)  (892 301)  routing T_17_18.sp4_h_r_25 <X> T_17_18.lc_trk_g3_1
 (30 13)  (904 301)  (904 301)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (914 301)  (914 301)  LC_6 Logic Functioning bit
 (42 13)  (916 301)  (916 301)  LC_6 Logic Functioning bit
 (51 13)  (925 301)  (925 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (896 302)  (896 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (897 302)  (897 302)  routing T_17_18.sp12_v_t_12 <X> T_17_18.lc_trk_g3_7
 (26 14)  (900 302)  (900 302)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 302)  (901 302)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 302)  (903 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 302)  (904 302)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 302)  (905 302)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (909 302)  (909 302)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_7
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (38 14)  (912 302)  (912 302)  LC_7 Logic Functioning bit
 (39 14)  (913 302)  (913 302)  LC_7 Logic Functioning bit
 (41 14)  (915 302)  (915 302)  LC_7 Logic Functioning bit
 (43 14)  (917 302)  (917 302)  LC_7 Logic Functioning bit
 (17 15)  (891 303)  (891 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (896 303)  (896 303)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (898 303)  (898 303)  routing T_17_18.tnl_op_6 <X> T_17_18.lc_trk_g3_6
 (25 15)  (899 303)  (899 303)  routing T_17_18.tnl_op_6 <X> T_17_18.lc_trk_g3_6
 (26 15)  (900 303)  (900 303)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 303)  (901 303)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 303)  (902 303)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 303)  (904 303)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 303)  (906 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (907 303)  (907 303)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_7
 (34 15)  (908 303)  (908 303)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_7
 (36 15)  (910 303)  (910 303)  LC_7 Logic Functioning bit
 (38 15)  (912 303)  (912 303)  LC_7 Logic Functioning bit
 (43 15)  (917 303)  (917 303)  LC_7 Logic Functioning bit
 (46 15)  (920 303)  (920 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_18

 (3 0)  (931 288)  (931 288)  routing T_18_18.sp12_h_r_0 <X> T_18_18.sp12_v_b_0
 (21 0)  (949 288)  (949 288)  routing T_18_18.lft_op_3 <X> T_18_18.lc_trk_g0_3
 (22 0)  (950 288)  (950 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 288)  (952 288)  routing T_18_18.lft_op_3 <X> T_18_18.lc_trk_g0_3
 (3 1)  (931 289)  (931 289)  routing T_18_18.sp12_h_r_0 <X> T_18_18.sp12_v_b_0
 (9 1)  (937 289)  (937 289)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_v_b_1
 (10 1)  (938 289)  (938 289)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_v_b_1
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 290)  (943 290)  routing T_18_18.bot_op_5 <X> T_18_18.lc_trk_g0_5
 (17 2)  (945 290)  (945 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (953 290)  (953 290)  routing T_18_18.lft_op_6 <X> T_18_18.lc_trk_g0_6
 (26 2)  (954 290)  (954 290)  routing T_18_18.lc_trk_g0_5 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 290)  (958 290)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 290)  (959 290)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (966 290)  (966 290)  LC_1 Logic Functioning bit
 (39 2)  (967 290)  (967 290)  LC_1 Logic Functioning bit
 (15 3)  (943 291)  (943 291)  routing T_18_18.sp4_v_t_9 <X> T_18_18.lc_trk_g0_4
 (16 3)  (944 291)  (944 291)  routing T_18_18.sp4_v_t_9 <X> T_18_18.lc_trk_g0_4
 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (950 291)  (950 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (952 291)  (952 291)  routing T_18_18.lft_op_6 <X> T_18_18.lc_trk_g0_6
 (29 3)  (957 291)  (957 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 291)  (959 291)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 291)  (960 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (961 291)  (961 291)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.input_2_1
 (34 3)  (962 291)  (962 291)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.input_2_1
 (35 3)  (963 291)  (963 291)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.input_2_1
 (38 3)  (966 291)  (966 291)  LC_1 Logic Functioning bit
 (39 3)  (967 291)  (967 291)  LC_1 Logic Functioning bit
 (42 3)  (970 291)  (970 291)  LC_1 Logic Functioning bit
 (0 4)  (928 292)  (928 292)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (1 4)  (929 292)  (929 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (932 292)  (932 292)  routing T_18_18.sp4_v_t_38 <X> T_18_18.sp4_v_b_3
 (19 4)  (947 292)  (947 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (27 4)  (955 292)  (955 292)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 292)  (958 292)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 292)  (964 292)  LC_2 Logic Functioning bit
 (38 4)  (966 292)  (966 292)  LC_2 Logic Functioning bit
 (42 4)  (970 292)  (970 292)  LC_2 Logic Functioning bit
 (43 4)  (971 292)  (971 292)  LC_2 Logic Functioning bit
 (45 4)  (973 292)  (973 292)  LC_2 Logic Functioning bit
 (50 4)  (978 292)  (978 292)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (980 292)  (980 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (928 293)  (928 293)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (1 5)  (929 293)  (929 293)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (31 5)  (959 293)  (959 293)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 293)  (964 293)  LC_2 Logic Functioning bit
 (38 5)  (966 293)  (966 293)  LC_2 Logic Functioning bit
 (42 5)  (970 293)  (970 293)  LC_2 Logic Functioning bit
 (43 5)  (971 293)  (971 293)  LC_2 Logic Functioning bit
 (14 6)  (942 294)  (942 294)  routing T_18_18.wire_logic_cluster/lc_4/out <X> T_18_18.lc_trk_g1_4
 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (954 296)  (954 296)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 296)  (958 296)  routing T_18_18.lc_trk_g0_5 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 296)  (961 296)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 296)  (962 296)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 296)  (963 296)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.input_2_4
 (38 8)  (966 296)  (966 296)  LC_4 Logic Functioning bit
 (40 8)  (968 296)  (968 296)  LC_4 Logic Functioning bit
 (41 8)  (969 296)  (969 296)  LC_4 Logic Functioning bit
 (42 8)  (970 296)  (970 296)  LC_4 Logic Functioning bit
 (43 8)  (971 296)  (971 296)  LC_4 Logic Functioning bit
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 297)  (959 297)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 297)  (960 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (963 297)  (963 297)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.input_2_4
 (38 9)  (966 297)  (966 297)  LC_4 Logic Functioning bit
 (39 9)  (967 297)  (967 297)  LC_4 Logic Functioning bit
 (40 9)  (968 297)  (968 297)  LC_4 Logic Functioning bit
 (41 9)  (969 297)  (969 297)  LC_4 Logic Functioning bit
 (42 9)  (970 297)  (970 297)  LC_4 Logic Functioning bit
 (43 9)  (971 297)  (971 297)  LC_4 Logic Functioning bit
 (19 10)  (947 298)  (947 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 12)  (949 300)  (949 300)  routing T_18_18.sp4_h_r_43 <X> T_18_18.lc_trk_g3_3
 (22 12)  (950 300)  (950 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 300)  (951 300)  routing T_18_18.sp4_h_r_43 <X> T_18_18.lc_trk_g3_3
 (24 12)  (952 300)  (952 300)  routing T_18_18.sp4_h_r_43 <X> T_18_18.lc_trk_g3_3
 (21 13)  (949 301)  (949 301)  routing T_18_18.sp4_h_r_43 <X> T_18_18.lc_trk_g3_3
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (951 301)  (951 301)  routing T_18_18.sp4_h_l_15 <X> T_18_18.lc_trk_g3_2
 (24 13)  (952 301)  (952 301)  routing T_18_18.sp4_h_l_15 <X> T_18_18.lc_trk_g3_2
 (25 13)  (953 301)  (953 301)  routing T_18_18.sp4_h_l_15 <X> T_18_18.lc_trk_g3_2
 (0 14)  (928 302)  (928 302)  routing T_18_18.glb_netwk_4 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 15)  (947 303)  (947 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_18

 (4 0)  (986 288)  (986 288)  routing T_19_18.sp4_h_l_43 <X> T_19_18.sp4_v_b_0
 (6 0)  (988 288)  (988 288)  routing T_19_18.sp4_h_l_43 <X> T_19_18.sp4_v_b_0
 (17 0)  (999 288)  (999 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (27 0)  (1009 288)  (1009 288)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 288)  (1010 288)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 288)  (1013 288)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 288)  (1015 288)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 288)  (1016 288)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (38 0)  (1020 288)  (1020 288)  LC_0 Logic Functioning bit
 (39 0)  (1021 288)  (1021 288)  LC_0 Logic Functioning bit
 (41 0)  (1023 288)  (1023 288)  LC_0 Logic Functioning bit
 (45 0)  (1027 288)  (1027 288)  LC_0 Logic Functioning bit
 (52 0)  (1034 288)  (1034 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (987 289)  (987 289)  routing T_19_18.sp4_h_l_43 <X> T_19_18.sp4_v_b_0
 (11 1)  (993 289)  (993 289)  routing T_19_18.sp4_h_l_43 <X> T_19_18.sp4_h_r_2
 (13 1)  (995 289)  (995 289)  routing T_19_18.sp4_h_l_43 <X> T_19_18.sp4_h_r_2
 (16 1)  (998 289)  (998 289)  routing T_19_18.sp12_h_r_8 <X> T_19_18.lc_trk_g0_0
 (17 1)  (999 289)  (999 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (1004 289)  (1004 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1005 289)  (1005 289)  routing T_19_18.sp4_h_r_2 <X> T_19_18.lc_trk_g0_2
 (24 1)  (1006 289)  (1006 289)  routing T_19_18.sp4_h_r_2 <X> T_19_18.lc_trk_g0_2
 (25 1)  (1007 289)  (1007 289)  routing T_19_18.sp4_h_r_2 <X> T_19_18.lc_trk_g0_2
 (26 1)  (1008 289)  (1008 289)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 289)  (1009 289)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 289)  (1011 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 289)  (1013 289)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 289)  (1014 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (1020 289)  (1020 289)  LC_0 Logic Functioning bit
 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (990 290)  (990 290)  routing T_19_18.sp4_v_t_36 <X> T_19_18.sp4_h_l_36
 (9 2)  (991 290)  (991 290)  routing T_19_18.sp4_v_t_36 <X> T_19_18.sp4_h_l_36
 (1 4)  (983 292)  (983 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 292)  (1003 292)  routing T_19_18.sp4_v_b_11 <X> T_19_18.lc_trk_g1_3
 (22 4)  (1004 292)  (1004 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1005 292)  (1005 292)  routing T_19_18.sp4_v_b_11 <X> T_19_18.lc_trk_g1_3
 (1 5)  (983 293)  (983 293)  routing T_19_18.lc_trk_g0_2 <X> T_19_18.wire_logic_cluster/lc_7/cen
 (16 5)  (998 293)  (998 293)  routing T_19_18.sp12_h_r_8 <X> T_19_18.lc_trk_g1_0
 (17 5)  (999 293)  (999 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (1003 293)  (1003 293)  routing T_19_18.sp4_v_b_11 <X> T_19_18.lc_trk_g1_3
 (15 8)  (997 296)  (997 296)  routing T_19_18.rgt_op_1 <X> T_19_18.lc_trk_g2_1
 (17 8)  (999 296)  (999 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1000 296)  (1000 296)  routing T_19_18.rgt_op_1 <X> T_19_18.lc_trk_g2_1
 (22 8)  (1004 296)  (1004 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1006 296)  (1006 296)  routing T_19_18.tnl_op_3 <X> T_19_18.lc_trk_g2_3
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 296)  (1015 296)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (38 8)  (1020 296)  (1020 296)  LC_4 Logic Functioning bit
 (39 8)  (1021 296)  (1021 296)  LC_4 Logic Functioning bit
 (41 8)  (1023 296)  (1023 296)  LC_4 Logic Functioning bit
 (45 8)  (1027 296)  (1027 296)  LC_4 Logic Functioning bit
 (52 8)  (1034 296)  (1034 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (1003 297)  (1003 297)  routing T_19_18.tnl_op_3 <X> T_19_18.lc_trk_g2_3
 (26 9)  (1008 297)  (1008 297)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 297)  (1009 297)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 297)  (1013 297)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 297)  (1014 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (38 9)  (1020 297)  (1020 297)  LC_4 Logic Functioning bit
 (14 11)  (996 299)  (996 299)  routing T_19_18.tnl_op_4 <X> T_19_18.lc_trk_g2_4
 (15 11)  (997 299)  (997 299)  routing T_19_18.tnl_op_4 <X> T_19_18.lc_trk_g2_4
 (17 11)  (999 299)  (999 299)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (14 12)  (996 300)  (996 300)  routing T_19_18.sp4_h_l_21 <X> T_19_18.lc_trk_g3_0
 (15 13)  (997 301)  (997 301)  routing T_19_18.sp4_h_l_21 <X> T_19_18.lc_trk_g3_0
 (16 13)  (998 301)  (998 301)  routing T_19_18.sp4_h_l_21 <X> T_19_18.lc_trk_g3_0
 (17 13)  (999 301)  (999 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (982 302)  (982 302)  routing T_19_18.glb_netwk_4 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 302)  (983 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 302)  (1007 302)  routing T_19_18.sp4_h_r_38 <X> T_19_18.lc_trk_g3_6
 (27 14)  (1009 302)  (1009 302)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 302)  (1013 302)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 302)  (1015 302)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 302)  (1019 302)  LC_7 Logic Functioning bit
 (39 14)  (1021 302)  (1021 302)  LC_7 Logic Functioning bit
 (45 14)  (1027 302)  (1027 302)  LC_7 Logic Functioning bit
 (52 14)  (1034 302)  (1034 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (1004 303)  (1004 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1005 303)  (1005 303)  routing T_19_18.sp4_h_r_38 <X> T_19_18.lc_trk_g3_6
 (24 15)  (1006 303)  (1006 303)  routing T_19_18.sp4_h_r_38 <X> T_19_18.lc_trk_g3_6
 (27 15)  (1009 303)  (1009 303)  routing T_19_18.lc_trk_g1_0 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 303)  (1012 303)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 303)  (1014 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1015 303)  (1015 303)  routing T_19_18.lc_trk_g2_1 <X> T_19_18.input_2_7
 (36 15)  (1018 303)  (1018 303)  LC_7 Logic Functioning bit
 (43 15)  (1025 303)  (1025 303)  LC_7 Logic Functioning bit


LogicTile_20_18

 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_7 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 290)  (1037 290)  routing T_20_18.glb_netwk_7 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 290)  (1044 290)  routing T_20_18.sp4_v_t_36 <X> T_20_18.sp4_h_l_36
 (9 2)  (1045 290)  (1045 290)  routing T_20_18.sp4_v_t_36 <X> T_20_18.sp4_h_l_36
 (26 2)  (1062 290)  (1062 290)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 290)  (1063 290)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 290)  (1064 290)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 290)  (1066 290)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 290)  (1067 290)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 290)  (1069 290)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 290)  (1072 290)  LC_1 Logic Functioning bit
 (38 2)  (1074 290)  (1074 290)  LC_1 Logic Functioning bit
 (45 2)  (1081 290)  (1081 290)  LC_1 Logic Functioning bit
 (0 3)  (1036 291)  (1036 291)  routing T_20_18.glb_netwk_7 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (26 3)  (1062 291)  (1062 291)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 291)  (1063 291)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 291)  (1064 291)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 291)  (1066 291)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (1072 291)  (1072 291)  LC_1 Logic Functioning bit
 (37 3)  (1073 291)  (1073 291)  LC_1 Logic Functioning bit
 (38 3)  (1074 291)  (1074 291)  LC_1 Logic Functioning bit
 (39 3)  (1075 291)  (1075 291)  LC_1 Logic Functioning bit
 (41 3)  (1077 291)  (1077 291)  LC_1 Logic Functioning bit
 (43 3)  (1079 291)  (1079 291)  LC_1 Logic Functioning bit
 (1 4)  (1037 292)  (1037 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 293)  (1036 293)  routing T_20_18.glb_netwk_3 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (14 11)  (1050 299)  (1050 299)  routing T_20_18.sp4_r_v_b_36 <X> T_20_18.lc_trk_g2_4
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1036 302)  (1036 302)  routing T_20_18.glb_netwk_4 <X> T_20_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 302)  (1037 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1057 302)  (1057 302)  routing T_20_18.sp12_v_b_7 <X> T_20_18.lc_trk_g3_7
 (22 14)  (1058 302)  (1058 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1060 302)  (1060 302)  routing T_20_18.sp12_v_b_7 <X> T_20_18.lc_trk_g3_7
 (21 15)  (1057 303)  (1057 303)  routing T_20_18.sp12_v_b_7 <X> T_20_18.lc_trk_g3_7
 (22 15)  (1058 303)  (1058 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 303)  (1061 303)  routing T_20_18.sp4_r_v_b_46 <X> T_20_18.lc_trk_g3_6


LogicTile_21_18

 (0 0)  (1090 288)  (1090 288)  Negative Clock bit

 (2 2)  (1092 290)  (1092 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 290)  (1104 290)  routing T_21_18.sp4_v_t_1 <X> T_21_18.lc_trk_g0_4
 (0 3)  (1090 291)  (1090 291)  routing T_21_18.glb_netwk_1 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (14 3)  (1104 291)  (1104 291)  routing T_21_18.sp4_v_t_1 <X> T_21_18.lc_trk_g0_4
 (16 3)  (1106 291)  (1106 291)  routing T_21_18.sp4_v_t_1 <X> T_21_18.lc_trk_g0_4
 (17 3)  (1107 291)  (1107 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (1 4)  (1091 292)  (1091 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 293)  (1090 293)  routing T_21_18.glb_netwk_3 <X> T_21_18.wire_logic_cluster/lc_7/cen
 (12 6)  (1102 294)  (1102 294)  routing T_21_18.sp4_v_t_40 <X> T_21_18.sp4_h_l_40
 (26 6)  (1116 294)  (1116 294)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (1118 294)  (1118 294)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 294)  (1119 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 294)  (1120 294)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 294)  (1121 294)  routing T_21_18.lc_trk_g0_4 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 294)  (1122 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 294)  (1126 294)  LC_3 Logic Functioning bit
 (38 6)  (1128 294)  (1128 294)  LC_3 Logic Functioning bit
 (45 6)  (1135 294)  (1135 294)  LC_3 Logic Functioning bit
 (47 6)  (1137 294)  (1137 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (11 7)  (1101 295)  (1101 295)  routing T_21_18.sp4_v_t_40 <X> T_21_18.sp4_h_l_40
 (26 7)  (1116 295)  (1116 295)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 295)  (1117 295)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 295)  (1118 295)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 295)  (1119 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 295)  (1120 295)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 295)  (1126 295)  LC_3 Logic Functioning bit
 (37 7)  (1127 295)  (1127 295)  LC_3 Logic Functioning bit
 (38 7)  (1128 295)  (1128 295)  LC_3 Logic Functioning bit
 (39 7)  (1129 295)  (1129 295)  LC_3 Logic Functioning bit
 (41 7)  (1131 295)  (1131 295)  LC_3 Logic Functioning bit
 (43 7)  (1133 295)  (1133 295)  LC_3 Logic Functioning bit
 (12 10)  (1102 298)  (1102 298)  routing T_21_18.sp4_v_t_39 <X> T_21_18.sp4_h_l_45
 (25 10)  (1115 298)  (1115 298)  routing T_21_18.sp4_v_b_30 <X> T_21_18.lc_trk_g2_6
 (11 11)  (1101 299)  (1101 299)  routing T_21_18.sp4_v_t_39 <X> T_21_18.sp4_h_l_45
 (13 11)  (1103 299)  (1103 299)  routing T_21_18.sp4_v_t_39 <X> T_21_18.sp4_h_l_45
 (22 11)  (1112 299)  (1112 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1113 299)  (1113 299)  routing T_21_18.sp4_v_b_30 <X> T_21_18.lc_trk_g2_6
 (0 14)  (1090 302)  (1090 302)  routing T_21_18.glb_netwk_4 <X> T_21_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 302)  (1091 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (1112 303)  (1112 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1113 303)  (1113 303)  routing T_21_18.sp4_v_b_46 <X> T_21_18.lc_trk_g3_6
 (24 15)  (1114 303)  (1114 303)  routing T_21_18.sp4_v_b_46 <X> T_21_18.lc_trk_g3_6


LogicTile_22_18

 (3 9)  (1147 297)  (1147 297)  routing T_22_18.sp12_h_l_22 <X> T_22_18.sp12_v_b_1


LogicTile_24_18

 (3 2)  (1255 290)  (1255 290)  routing T_24_18.sp12_v_t_23 <X> T_24_18.sp12_h_l_23


LogicTile_26_18

 (3 0)  (1351 288)  (1351 288)  routing T_26_18.sp12_v_t_23 <X> T_26_18.sp12_v_b_0


LogicTile_28_18

 (3 2)  (1459 290)  (1459 290)  routing T_28_18.sp12_v_t_23 <X> T_28_18.sp12_h_l_23


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23
 (19 10)  (1583 298)  (1583 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g1_2 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_2 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 11)  (13 283)  (13 283)  routing T_0_17.span4_horz_26 <X> T_0_17.lc_trk_g1_2
 (5 11)  (12 283)  (12 283)  routing T_0_17.span4_horz_26 <X> T_0_17.lc_trk_g1_2
 (6 11)  (11 283)  (11 283)  routing T_0_17.span4_horz_26 <X> T_0_17.lc_trk_g1_2
 (7 11)  (10 283)  (10 283)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_26 lc_trk_g1_2
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_2_17

 (11 3)  (83 275)  (83 275)  routing T_2_17.sp4_h_r_6 <X> T_2_17.sp4_h_l_39
 (13 3)  (85 275)  (85 275)  routing T_2_17.sp4_h_r_6 <X> T_2_17.sp4_h_l_39


LogicTile_6_17

 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0
 (5 10)  (293 282)  (293 282)  routing T_6_17.sp4_v_t_43 <X> T_6_17.sp4_h_l_43
 (6 11)  (294 283)  (294 283)  routing T_6_17.sp4_v_t_43 <X> T_6_17.sp4_h_l_43


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_t_23 <X> T_8_17.sp12_h_r_0
 (12 8)  (408 280)  (408 280)  routing T_8_17.sp4_v_t_45 <X> T_8_17.sp4_h_r_8


LogicTile_10_17

 (3 4)  (495 276)  (495 276)  routing T_10_17.sp12_v_b_0 <X> T_10_17.sp12_h_r_0
 (5 4)  (497 276)  (497 276)  routing T_10_17.sp4_v_t_38 <X> T_10_17.sp4_h_r_3
 (3 5)  (495 277)  (495 277)  routing T_10_17.sp12_v_b_0 <X> T_10_17.sp12_h_r_0


LogicTile_11_17

 (26 0)  (572 272)  (572 272)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 272)  (573 272)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (41 0)  (587 272)  (587 272)  LC_0 Logic Functioning bit
 (43 0)  (589 272)  (589 272)  LC_0 Logic Functioning bit
 (45 0)  (591 272)  (591 272)  LC_0 Logic Functioning bit
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (41 1)  (587 273)  (587 273)  LC_0 Logic Functioning bit
 (43 1)  (589 273)  (589 273)  LC_0 Logic Functioning bit
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 274)  (561 274)  routing T_11_17.top_op_5 <X> T_11_17.lc_trk_g0_5
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (14 3)  (560 275)  (560 275)  routing T_11_17.sp4_r_v_b_28 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (564 275)  (564 275)  routing T_11_17.top_op_5 <X> T_11_17.lc_trk_g0_5
 (14 4)  (560 276)  (560 276)  routing T_11_17.wire_logic_cluster/lc_0/out <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_4 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_17

 (11 0)  (611 272)  (611 272)  routing T_12_17.sp4_h_l_45 <X> T_12_17.sp4_v_b_2
 (13 0)  (613 272)  (613 272)  routing T_12_17.sp4_h_l_45 <X> T_12_17.sp4_v_b_2
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (35 0)  (635 272)  (635 272)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.input_2_0
 (44 0)  (644 272)  (644 272)  LC_0 Logic Functioning bit
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (12 1)  (612 273)  (612 273)  routing T_12_17.sp4_h_l_45 <X> T_12_17.sp4_v_b_2
 (30 1)  (630 273)  (630 273)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (635 273)  (635 273)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.input_2_0
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (37 2)  (637 274)  (637 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (44 2)  (644 274)  (644 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.bot_op_6 <X> T_12_17.lc_trk_g0_6
 (40 3)  (640 275)  (640 275)  LC_1 Logic Functioning bit
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (21 4)  (621 276)  (621 276)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 276)  (625 276)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g1_2
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (44 4)  (644 276)  (644 276)  LC_2 Logic Functioning bit
 (45 4)  (645 276)  (645 276)  LC_2 Logic Functioning bit
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 277)  (640 277)  LC_2 Logic Functioning bit
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 278)  (618 278)  routing T_12_17.wire_logic_cluster/lc_5/out <X> T_12_17.lc_trk_g1_5
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (39 6)  (639 278)  (639 278)  LC_3 Logic Functioning bit
 (44 6)  (644 278)  (644 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (41 7)  (641 279)  (641 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 280)  (628 280)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 280)  (630 280)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (39 8)  (639 280)  (639 280)  LC_4 Logic Functioning bit
 (44 8)  (644 280)  (644 280)  LC_4 Logic Functioning bit
 (45 8)  (645 280)  (645 280)  LC_4 Logic Functioning bit
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (41 9)  (641 281)  (641 281)  LC_4 Logic Functioning bit
 (42 9)  (642 281)  (642 281)  LC_4 Logic Functioning bit
 (43 9)  (643 281)  (643 281)  LC_4 Logic Functioning bit
 (21 10)  (621 282)  (621 282)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (627 282)  (627 282)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 282)  (630 282)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 282)  (636 282)  LC_5 Logic Functioning bit
 (37 10)  (637 282)  (637 282)  LC_5 Logic Functioning bit
 (38 10)  (638 282)  (638 282)  LC_5 Logic Functioning bit
 (39 10)  (639 282)  (639 282)  LC_5 Logic Functioning bit
 (44 10)  (644 282)  (644 282)  LC_5 Logic Functioning bit
 (45 10)  (645 282)  (645 282)  LC_5 Logic Functioning bit
 (40 11)  (640 283)  (640 283)  LC_5 Logic Functioning bit
 (41 11)  (641 283)  (641 283)  LC_5 Logic Functioning bit
 (42 11)  (642 283)  (642 283)  LC_5 Logic Functioning bit
 (43 11)  (643 283)  (643 283)  LC_5 Logic Functioning bit
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g3_1
 (27 12)  (627 284)  (627 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 284)  (630 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (637 284)  (637 284)  LC_6 Logic Functioning bit
 (39 12)  (639 284)  (639 284)  LC_6 Logic Functioning bit
 (41 12)  (641 284)  (641 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (45 12)  (645 284)  (645 284)  LC_6 Logic Functioning bit
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (37 13)  (637 285)  (637 285)  LC_6 Logic Functioning bit
 (39 13)  (639 285)  (639 285)  LC_6 Logic Functioning bit
 (41 13)  (641 285)  (641 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit
 (0 14)  (600 286)  (600 286)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 286)  (614 286)  routing T_12_17.wire_logic_cluster/lc_4/out <X> T_12_17.lc_trk_g3_4
 (15 14)  (615 286)  (615 286)  routing T_12_17.sp4_h_r_45 <X> T_12_17.lc_trk_g3_5
 (16 14)  (616 286)  (616 286)  routing T_12_17.sp4_h_r_45 <X> T_12_17.lc_trk_g3_5
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (618 286)  (618 286)  routing T_12_17.sp4_h_r_45 <X> T_12_17.lc_trk_g3_5
 (25 14)  (625 286)  (625 286)  routing T_12_17.wire_logic_cluster/lc_6/out <X> T_12_17.lc_trk_g3_6
 (26 14)  (626 286)  (626 286)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (39 14)  (639 286)  (639 286)  LC_7 Logic Functioning bit
 (41 14)  (641 286)  (641 286)  LC_7 Logic Functioning bit
 (42 14)  (642 286)  (642 286)  LC_7 Logic Functioning bit
 (45 14)  (645 286)  (645 286)  LC_7 Logic Functioning bit
 (0 15)  (600 287)  (600 287)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 287)  (601 287)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (618 287)  (618 287)  routing T_12_17.sp4_h_r_45 <X> T_12_17.lc_trk_g3_5
 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (626 287)  (626 287)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 287)  (628 287)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 287)  (631 287)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 287)  (637 287)  LC_7 Logic Functioning bit
 (38 15)  (638 287)  (638 287)  LC_7 Logic Functioning bit
 (40 15)  (640 287)  (640 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (21 0)  (675 272)  (675 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (21 1)  (675 273)  (675 273)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (679 274)  (679 274)  routing T_13_17.lft_op_6 <X> T_13_17.lc_trk_g0_6
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (46 2)  (700 274)  (700 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (701 274)  (701 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 275)  (678 275)  routing T_13_17.lft_op_6 <X> T_13_17.lc_trk_g0_6
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (48 3)  (702 275)  (702 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (705 275)  (705 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (669 276)  (669 276)  routing T_13_17.bot_op_1 <X> T_13_17.lc_trk_g1_1
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (12 5)  (666 277)  (666 277)  routing T_13_17.sp4_h_r_5 <X> T_13_17.sp4_v_b_5
 (16 5)  (670 277)  (670 277)  routing T_13_17.sp12_h_r_8 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (4 6)  (658 278)  (658 278)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (14 6)  (668 278)  (668 278)  routing T_13_17.lft_op_4 <X> T_13_17.lc_trk_g1_4
 (15 6)  (669 278)  (669 278)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g1_5
 (5 7)  (659 279)  (659 279)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (15 7)  (669 279)  (669 279)  routing T_13_17.lft_op_4 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (11 8)  (665 280)  (665 280)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_8
 (15 8)  (669 280)  (669 280)  routing T_13_17.rgt_op_1 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.rgt_op_1 <X> T_13_17.lc_trk_g2_1
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 280)  (689 280)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_4
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (40 8)  (694 280)  (694 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (42 8)  (696 280)  (696 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (27 9)  (681 281)  (681 281)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 281)  (686 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (687 281)  (687 281)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_4
 (35 9)  (689 281)  (689 281)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_4
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (15 10)  (669 282)  (669 282)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g2_5
 (25 10)  (679 282)  (679 282)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g2_6
 (13 11)  (667 283)  (667 283)  routing T_13_17.sp4_v_b_3 <X> T_13_17.sp4_h_l_45
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g3_1
 (21 12)  (675 284)  (675 284)  routing T_13_17.rgt_op_3 <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.rgt_op_3 <X> T_13_17.lc_trk_g3_3
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (46 12)  (700 284)  (700 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (30 13)  (684 285)  (684 285)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (38 13)  (692 285)  (692 285)  LC_6 Logic Functioning bit
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (688 287)  (688 287)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.input_2_7
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (46 15)  (700 287)  (700 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_17

 (15 0)  (723 272)  (723 272)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g0_1
 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 272)  (726 272)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g0_1
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (732 272)  (732 272)  routing T_14_17.top_op_3 <X> T_14_17.lc_trk_g0_3
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (46 0)  (754 272)  (754 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (729 273)  (729 273)  routing T_14_17.top_op_3 <X> T_14_17.lc_trk_g0_3
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.bot_op_2 <X> T_14_17.lc_trk_g0_2
 (27 1)  (735 273)  (735 273)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (41 1)  (749 273)  (749 273)  LC_0 Logic Functioning bit
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (47 1)  (755 273)  (755 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 274)  (722 274)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 274)  (726 274)  routing T_14_17.wire_logic_cluster/lc_5/out <X> T_14_17.lc_trk_g0_5
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 274)  (738 274)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (743 274)  (743 274)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.input_2_1
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (42 2)  (750 274)  (750 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (46 2)  (754 274)  (754 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (722 275)  (722 275)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.bot_op_6 <X> T_14_17.lc_trk_g0_6
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 275)  (735 275)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 275)  (739 275)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (742 275)  (742 275)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.input_2_1
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (51 3)  (759 275)  (759 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (722 276)  (722 276)  routing T_14_17.sp12_h_r_0 <X> T_14_17.lc_trk_g1_0
 (21 4)  (729 276)  (729 276)  routing T_14_17.bnr_op_3 <X> T_14_17.lc_trk_g1_3
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (6 5)  (714 277)  (714 277)  routing T_14_17.sp4_h_l_38 <X> T_14_17.sp4_h_r_3
 (14 5)  (722 277)  (722 277)  routing T_14_17.sp12_h_r_0 <X> T_14_17.lc_trk_g1_0
 (15 5)  (723 277)  (723 277)  routing T_14_17.sp12_h_r_0 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (729 277)  (729 277)  routing T_14_17.bnr_op_3 <X> T_14_17.lc_trk_g1_3
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (53 5)  (761 277)  (761 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (722 278)  (722 278)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g1_4
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 278)  (732 278)  routing T_14_17.top_op_7 <X> T_14_17.lc_trk_g1_7
 (25 6)  (733 278)  (733 278)  routing T_14_17.sp4_v_t_3 <X> T_14_17.lc_trk_g1_6
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 278)  (738 278)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (14 7)  (722 279)  (722 279)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g1_4
 (15 7)  (723 279)  (723 279)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (729 279)  (729 279)  routing T_14_17.top_op_7 <X> T_14_17.lc_trk_g1_7
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (731 279)  (731 279)  routing T_14_17.sp4_v_t_3 <X> T_14_17.lc_trk_g1_6
 (25 7)  (733 279)  (733 279)  routing T_14_17.sp4_v_t_3 <X> T_14_17.lc_trk_g1_6
 (27 7)  (735 279)  (735 279)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (2 8)  (710 280)  (710 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 280)  (726 280)  routing T_14_17.bnl_op_1 <X> T_14_17.lc_trk_g2_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (50 8)  (758 280)  (758 280)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (726 281)  (726 281)  routing T_14_17.bnl_op_1 <X> T_14_17.lc_trk_g2_1
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (53 9)  (761 281)  (761 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (723 282)  (723 282)  routing T_14_17.tnr_op_5 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (45 10)  (753 282)  (753 282)  LC_5 Logic Functioning bit
 (15 11)  (723 283)  (723 283)  routing T_14_17.tnr_op_4 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 283)  (731 283)  routing T_14_17.sp4_v_b_46 <X> T_14_17.lc_trk_g2_6
 (24 11)  (732 283)  (732 283)  routing T_14_17.sp4_v_b_46 <X> T_14_17.lc_trk_g2_6
 (27 11)  (735 283)  (735 283)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (43 11)  (751 283)  (751 283)  LC_5 Logic Functioning bit
 (15 12)  (723 284)  (723 284)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g3_1
 (16 12)  (724 284)  (724 284)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g3_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (14 13)  (722 285)  (722 285)  routing T_14_17.sp4_r_v_b_40 <X> T_14_17.lc_trk_g3_0
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (726 285)  (726 285)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g3_1
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 285)  (735 285)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (40 14)  (748 286)  (748 286)  LC_7 Logic Functioning bit
 (42 14)  (750 286)  (750 286)  LC_7 Logic Functioning bit
 (50 14)  (758 286)  (758 286)  Cascade bit: LH_LC07_inmux02_5

 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (40 15)  (748 287)  (748 287)  LC_7 Logic Functioning bit
 (42 15)  (750 287)  (750 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (11 0)  (773 272)  (773 272)  routing T_15_17.sp4_v_t_46 <X> T_15_17.sp4_v_b_2
 (12 0)  (774 272)  (774 272)  routing T_15_17.sp4_v_t_39 <X> T_15_17.sp4_h_r_2
 (14 0)  (776 272)  (776 272)  routing T_15_17.lft_op_0 <X> T_15_17.lc_trk_g0_0
 (15 0)  (777 272)  (777 272)  routing T_15_17.lft_op_1 <X> T_15_17.lc_trk_g0_1
 (17 0)  (779 272)  (779 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 272)  (780 272)  routing T_15_17.lft_op_1 <X> T_15_17.lc_trk_g0_1
 (25 0)  (787 272)  (787 272)  routing T_15_17.sp4_v_b_10 <X> T_15_17.lc_trk_g0_2
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 272)  (795 272)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (40 0)  (802 272)  (802 272)  LC_0 Logic Functioning bit
 (42 0)  (804 272)  (804 272)  LC_0 Logic Functioning bit
 (52 0)  (814 272)  (814 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (12 1)  (774 273)  (774 273)  routing T_15_17.sp4_v_t_46 <X> T_15_17.sp4_v_b_2
 (15 1)  (777 273)  (777 273)  routing T_15_17.lft_op_0 <X> T_15_17.lc_trk_g0_0
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (785 273)  (785 273)  routing T_15_17.sp4_v_b_10 <X> T_15_17.lc_trk_g0_2
 (25 1)  (787 273)  (787 273)  routing T_15_17.sp4_v_b_10 <X> T_15_17.lc_trk_g0_2
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 273)  (790 273)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 273)  (799 273)  LC_0 Logic Functioning bit
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (766 274)  (766 274)  routing T_15_17.sp4_h_r_6 <X> T_15_17.sp4_v_t_37
 (6 2)  (768 274)  (768 274)  routing T_15_17.sp4_h_r_6 <X> T_15_17.sp4_v_t_37
 (21 2)  (783 274)  (783 274)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (786 274)  (786 274)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g0_7
 (25 2)  (787 274)  (787 274)  routing T_15_17.sp4_h_r_14 <X> T_15_17.lc_trk_g0_6
 (26 2)  (788 274)  (788 274)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 274)  (796 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 274)  (799 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (40 2)  (802 274)  (802 274)  LC_1 Logic Functioning bit
 (41 2)  (803 274)  (803 274)  LC_1 Logic Functioning bit
 (42 2)  (804 274)  (804 274)  LC_1 Logic Functioning bit
 (43 2)  (805 274)  (805 274)  LC_1 Logic Functioning bit
 (5 3)  (767 275)  (767 275)  routing T_15_17.sp4_h_r_6 <X> T_15_17.sp4_v_t_37
 (14 3)  (776 275)  (776 275)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g0_4
 (15 3)  (777 275)  (777 275)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (783 275)  (783 275)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g0_7
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 275)  (785 275)  routing T_15_17.sp4_h_r_14 <X> T_15_17.lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.sp4_h_r_14 <X> T_15_17.lc_trk_g0_6
 (27 3)  (789 275)  (789 275)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 275)  (790 275)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (43 3)  (805 275)  (805 275)  LC_1 Logic Functioning bit
 (5 4)  (767 276)  (767 276)  routing T_15_17.sp4_v_t_38 <X> T_15_17.sp4_h_r_3
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 276)  (790 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 276)  (792 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (47 4)  (809 276)  (809 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (788 277)  (788 277)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 277)  (797 277)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.input_2_2
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (785 278)  (785 278)  routing T_15_17.sp12_h_l_12 <X> T_15_17.lc_trk_g1_7
 (26 6)  (788 278)  (788 278)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (785 279)  (785 279)  routing T_15_17.sp12_h_r_14 <X> T_15_17.lc_trk_g1_6
 (28 7)  (790 279)  (790 279)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 279)  (794 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (795 279)  (795 279)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.input_2_3
 (35 7)  (797 279)  (797 279)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.input_2_3
 (38 7)  (800 279)  (800 279)  LC_3 Logic Functioning bit
 (6 8)  (768 280)  (768 280)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_6
 (14 8)  (776 280)  (776 280)  routing T_15_17.sp12_v_b_0 <X> T_15_17.lc_trk_g2_0
 (22 8)  (784 280)  (784 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 280)  (785 280)  routing T_15_17.sp4_v_t_30 <X> T_15_17.lc_trk_g2_3
 (24 8)  (786 280)  (786 280)  routing T_15_17.sp4_v_t_30 <X> T_15_17.lc_trk_g2_3
 (14 9)  (776 281)  (776 281)  routing T_15_17.sp12_v_b_0 <X> T_15_17.lc_trk_g2_0
 (15 9)  (777 281)  (777 281)  routing T_15_17.sp12_v_b_0 <X> T_15_17.lc_trk_g2_0
 (17 9)  (779 281)  (779 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (786 281)  (786 281)  routing T_15_17.tnr_op_2 <X> T_15_17.lc_trk_g2_2
 (15 10)  (777 282)  (777 282)  routing T_15_17.rgt_op_5 <X> T_15_17.lc_trk_g2_5
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 282)  (780 282)  routing T_15_17.rgt_op_5 <X> T_15_17.lc_trk_g2_5
 (26 10)  (788 282)  (788 282)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 282)  (795 282)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (37 10)  (799 282)  (799 282)  LC_5 Logic Functioning bit
 (38 10)  (800 282)  (800 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (28 11)  (790 283)  (790 283)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (38 11)  (800 283)  (800 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (40 11)  (802 283)  (802 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.tnl_op_3 <X> T_15_17.lc_trk_g3_3
 (25 12)  (787 284)  (787 284)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g3_2
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 284)  (795 284)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (50 12)  (812 284)  (812 284)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (770 285)  (770 285)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_b_10
 (9 13)  (771 285)  (771 285)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_b_10
 (10 13)  (772 285)  (772 285)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_b_10
 (21 13)  (783 285)  (783 285)  routing T_15_17.tnl_op_3 <X> T_15_17.lc_trk_g3_3
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 285)  (789 285)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 285)  (790 285)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (3 14)  (765 286)  (765 286)  routing T_15_17.sp12_h_r_1 <X> T_15_17.sp12_v_t_22
 (15 14)  (777 286)  (777 286)  routing T_15_17.tnl_op_5 <X> T_15_17.lc_trk_g3_5
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (784 286)  (784 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 286)  (785 286)  routing T_15_17.sp4_v_b_47 <X> T_15_17.lc_trk_g3_7
 (24 14)  (786 286)  (786 286)  routing T_15_17.sp4_v_b_47 <X> T_15_17.lc_trk_g3_7
 (25 14)  (787 286)  (787 286)  routing T_15_17.sp4_h_r_38 <X> T_15_17.lc_trk_g3_6
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 286)  (793 286)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (37 14)  (799 286)  (799 286)  LC_7 Logic Functioning bit
 (39 14)  (801 286)  (801 286)  LC_7 Logic Functioning bit
 (40 14)  (802 286)  (802 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (50 14)  (812 286)  (812 286)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (765 287)  (765 287)  routing T_15_17.sp12_h_r_1 <X> T_15_17.sp12_v_t_22
 (14 15)  (776 287)  (776 287)  routing T_15_17.sp12_v_b_20 <X> T_15_17.lc_trk_g3_4
 (16 15)  (778 287)  (778 287)  routing T_15_17.sp12_v_b_20 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (780 287)  (780 287)  routing T_15_17.tnl_op_5 <X> T_15_17.lc_trk_g3_5
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (785 287)  (785 287)  routing T_15_17.sp4_h_r_38 <X> T_15_17.lc_trk_g3_6
 (24 15)  (786 287)  (786 287)  routing T_15_17.sp4_h_r_38 <X> T_15_17.lc_trk_g3_6
 (26 15)  (788 287)  (788 287)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (38 15)  (800 287)  (800 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (15 0)  (831 272)  (831 272)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g0_1
 (17 0)  (833 272)  (833 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (837 272)  (837 272)  routing T_16_17.lft_op_3 <X> T_16_17.lc_trk_g0_3
 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 272)  (840 272)  routing T_16_17.lft_op_3 <X> T_16_17.lc_trk_g0_3
 (25 0)  (841 272)  (841 272)  routing T_16_17.lft_op_2 <X> T_16_17.lc_trk_g0_2
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 272)  (849 272)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 272)  (851 272)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.input_2_0
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (39 0)  (855 272)  (855 272)  LC_0 Logic Functioning bit
 (40 0)  (856 272)  (856 272)  LC_0 Logic Functioning bit
 (42 0)  (858 272)  (858 272)  LC_0 Logic Functioning bit
 (18 1)  (834 273)  (834 273)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g0_1
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 273)  (840 273)  routing T_16_17.lft_op_2 <X> T_16_17.lc_trk_g0_2
 (27 1)  (843 273)  (843 273)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 273)  (844 273)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 273)  (846 273)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (850 273)  (850 273)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.input_2_0
 (35 1)  (851 273)  (851 273)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.input_2_0
 (39 1)  (855 273)  (855 273)  LC_0 Logic Functioning bit
 (40 1)  (856 273)  (856 273)  LC_0 Logic Functioning bit
 (42 1)  (858 273)  (858 273)  LC_0 Logic Functioning bit
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (822 274)  (822 274)  routing T_16_17.sp4_h_l_42 <X> T_16_17.sp4_v_t_37
 (21 2)  (837 274)  (837 274)  routing T_16_17.sp4_h_l_2 <X> T_16_17.lc_trk_g0_7
 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (839 274)  (839 274)  routing T_16_17.sp4_h_l_2 <X> T_16_17.lc_trk_g0_7
 (24 2)  (840 274)  (840 274)  routing T_16_17.sp4_h_l_2 <X> T_16_17.lc_trk_g0_7
 (10 3)  (826 275)  (826 275)  routing T_16_17.sp4_h_l_45 <X> T_16_17.sp4_v_t_36
 (6 4)  (822 276)  (822 276)  routing T_16_17.sp4_v_t_37 <X> T_16_17.sp4_v_b_3
 (14 4)  (830 276)  (830 276)  routing T_16_17.sp12_h_r_0 <X> T_16_17.lc_trk_g1_0
 (15 4)  (831 276)  (831 276)  routing T_16_17.lft_op_1 <X> T_16_17.lc_trk_g1_1
 (17 4)  (833 276)  (833 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 276)  (834 276)  routing T_16_17.lft_op_1 <X> T_16_17.lc_trk_g1_1
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 276)  (839 276)  routing T_16_17.sp4_h_r_3 <X> T_16_17.lc_trk_g1_3
 (24 4)  (840 276)  (840 276)  routing T_16_17.sp4_h_r_3 <X> T_16_17.lc_trk_g1_3
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (40 4)  (856 276)  (856 276)  LC_2 Logic Functioning bit
 (41 4)  (857 276)  (857 276)  LC_2 Logic Functioning bit
 (42 4)  (858 276)  (858 276)  LC_2 Logic Functioning bit
 (43 4)  (859 276)  (859 276)  LC_2 Logic Functioning bit
 (51 4)  (867 276)  (867 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (4 5)  (820 277)  (820 277)  routing T_16_17.sp4_h_l_42 <X> T_16_17.sp4_h_r_3
 (5 5)  (821 277)  (821 277)  routing T_16_17.sp4_v_t_37 <X> T_16_17.sp4_v_b_3
 (6 5)  (822 277)  (822 277)  routing T_16_17.sp4_h_l_42 <X> T_16_17.sp4_h_r_3
 (12 5)  (828 277)  (828 277)  routing T_16_17.sp4_h_r_5 <X> T_16_17.sp4_v_b_5
 (14 5)  (830 277)  (830 277)  routing T_16_17.sp12_h_r_0 <X> T_16_17.lc_trk_g1_0
 (15 5)  (831 277)  (831 277)  routing T_16_17.sp12_h_r_0 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (837 277)  (837 277)  routing T_16_17.sp4_h_r_3 <X> T_16_17.lc_trk_g1_3
 (22 5)  (838 277)  (838 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (840 277)  (840 277)  routing T_16_17.top_op_2 <X> T_16_17.lc_trk_g1_2
 (25 5)  (841 277)  (841 277)  routing T_16_17.top_op_2 <X> T_16_17.lc_trk_g1_2
 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 277)  (847 277)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 277)  (853 277)  LC_2 Logic Functioning bit
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (40 5)  (856 277)  (856 277)  LC_2 Logic Functioning bit
 (41 5)  (857 277)  (857 277)  LC_2 Logic Functioning bit
 (42 5)  (858 277)  (858 277)  LC_2 Logic Functioning bit
 (43 5)  (859 277)  (859 277)  LC_2 Logic Functioning bit
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (17 6)  (833 278)  (833 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 278)  (834 278)  routing T_16_17.wire_logic_cluster/lc_5/out <X> T_16_17.lc_trk_g1_5
 (22 6)  (838 278)  (838 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (839 278)  (839 278)  routing T_16_17.sp4_v_b_23 <X> T_16_17.lc_trk_g1_7
 (24 6)  (840 278)  (840 278)  routing T_16_17.sp4_v_b_23 <X> T_16_17.lc_trk_g1_7
 (28 6)  (844 278)  (844 278)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 278)  (849 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (50 6)  (866 278)  (866 278)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 279)  (844 279)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 279)  (846 279)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (48 7)  (864 279)  (864 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (830 280)  (830 280)  routing T_16_17.wire_logic_cluster/lc_0/out <X> T_16_17.lc_trk_g2_0
 (21 8)  (837 280)  (837 280)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g2_3
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 280)  (839 280)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g2_3
 (25 8)  (841 280)  (841 280)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g2_2
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (50 8)  (866 280)  (866 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (867 280)  (867 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (837 281)  (837 281)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g2_3
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 281)  (839 281)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g2_2
 (25 9)  (841 281)  (841 281)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g2_2
 (26 9)  (842 281)  (842 281)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 281)  (843 281)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 281)  (847 281)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (42 9)  (858 281)  (858 281)  LC_4 Logic Functioning bit
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 282)  (834 282)  routing T_16_17.wire_logic_cluster/lc_5/out <X> T_16_17.lc_trk_g2_5
 (27 10)  (843 282)  (843 282)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 282)  (846 282)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 282)  (850 282)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (41 10)  (857 282)  (857 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (47 10)  (863 282)  (863 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (866 282)  (866 282)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (868 282)  (868 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (824 283)  (824 283)  routing T_16_17.sp4_h_l_42 <X> T_16_17.sp4_v_t_42
 (27 11)  (843 283)  (843 283)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 283)  (853 283)  LC_5 Logic Functioning bit
 (14 12)  (830 284)  (830 284)  routing T_16_17.sp4_h_r_40 <X> T_16_17.lc_trk_g3_0
 (15 12)  (831 284)  (831 284)  routing T_16_17.sp4_v_t_28 <X> T_16_17.lc_trk_g3_1
 (16 12)  (832 284)  (832 284)  routing T_16_17.sp4_v_t_28 <X> T_16_17.lc_trk_g3_1
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (837 284)  (837 284)  routing T_16_17.bnl_op_3 <X> T_16_17.lc_trk_g3_3
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 284)  (849 284)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (14 13)  (830 285)  (830 285)  routing T_16_17.sp4_h_r_40 <X> T_16_17.lc_trk_g3_0
 (15 13)  (831 285)  (831 285)  routing T_16_17.sp4_h_r_40 <X> T_16_17.lc_trk_g3_0
 (16 13)  (832 285)  (832 285)  routing T_16_17.sp4_h_r_40 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (837 285)  (837 285)  routing T_16_17.bnl_op_3 <X> T_16_17.lc_trk_g3_3
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 285)  (843 285)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 285)  (844 285)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 285)  (848 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (850 285)  (850 285)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.input_2_6
 (35 13)  (851 285)  (851 285)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.input_2_6
 (15 14)  (831 286)  (831 286)  routing T_16_17.tnl_op_5 <X> T_16_17.lc_trk_g3_5
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (837 286)  (837 286)  routing T_16_17.wire_logic_cluster/lc_7/out <X> T_16_17.lc_trk_g3_7
 (22 14)  (838 286)  (838 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 286)  (843 286)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 286)  (844 286)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 286)  (846 286)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (41 14)  (857 286)  (857 286)  LC_7 Logic Functioning bit
 (43 14)  (859 286)  (859 286)  LC_7 Logic Functioning bit
 (45 14)  (861 286)  (861 286)  LC_7 Logic Functioning bit
 (50 14)  (866 286)  (866 286)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (834 287)  (834 287)  routing T_16_17.tnl_op_5 <X> T_16_17.lc_trk_g3_5
 (27 15)  (843 287)  (843 287)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 287)  (846 287)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (42 15)  (858 287)  (858 287)  LC_7 Logic Functioning bit
 (51 15)  (867 287)  (867 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_17

 (11 0)  (885 272)  (885 272)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_b_2
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (898 273)  (898 273)  routing T_17_17.top_op_2 <X> T_17_17.lc_trk_g0_2
 (25 1)  (899 273)  (899 273)  routing T_17_17.top_op_2 <X> T_17_17.lc_trk_g0_2
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (874 276)  (874 276)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (1 4)  (875 276)  (875 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (878 276)  (878 276)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (6 4)  (880 276)  (880 276)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (13 4)  (887 276)  (887 276)  routing T_17_17.sp4_h_l_40 <X> T_17_17.sp4_v_b_5
 (0 5)  (874 277)  (874 277)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (1 5)  (875 277)  (875 277)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (5 5)  (879 277)  (879 277)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (12 5)  (886 277)  (886 277)  routing T_17_17.sp4_h_l_40 <X> T_17_17.sp4_v_b_5
 (14 5)  (888 277)  (888 277)  routing T_17_17.top_op_0 <X> T_17_17.lc_trk_g1_0
 (15 5)  (889 277)  (889 277)  routing T_17_17.top_op_0 <X> T_17_17.lc_trk_g1_0
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (15 6)  (889 278)  (889 278)  routing T_17_17.top_op_5 <X> T_17_17.lc_trk_g1_5
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (892 279)  (892 279)  routing T_17_17.top_op_5 <X> T_17_17.lc_trk_g1_5
 (22 12)  (896 284)  (896 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 284)  (897 284)  routing T_17_17.sp4_h_r_27 <X> T_17_17.lc_trk_g3_3
 (24 12)  (898 284)  (898 284)  routing T_17_17.sp4_h_r_27 <X> T_17_17.lc_trk_g3_3
 (21 13)  (895 285)  (895 285)  routing T_17_17.sp4_h_r_27 <X> T_17_17.lc_trk_g3_3
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (901 286)  (901 286)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 286)  (904 286)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (38 14)  (912 286)  (912 286)  LC_7 Logic Functioning bit
 (41 14)  (915 286)  (915 286)  LC_7 Logic Functioning bit
 (43 14)  (917 286)  (917 286)  LC_7 Logic Functioning bit
 (45 14)  (919 286)  (919 286)  LC_7 Logic Functioning bit
 (52 14)  (926 286)  (926 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (901 287)  (901 287)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 287)  (905 287)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 287)  (911 287)  LC_7 Logic Functioning bit
 (39 15)  (913 287)  (913 287)  LC_7 Logic Functioning bit
 (41 15)  (915 287)  (915 287)  LC_7 Logic Functioning bit
 (43 15)  (917 287)  (917 287)  LC_7 Logic Functioning bit


LogicTile_18_17

 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_7 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_7 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 275)  (928 275)  routing T_18_17.glb_netwk_7 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 276)  (942 276)  routing T_18_17.sp12_h_r_0 <X> T_18_17.lc_trk_g1_0
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (928 277)  (928 277)  routing T_18_17.glb_netwk_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (14 5)  (942 277)  (942 277)  routing T_18_17.sp12_h_r_0 <X> T_18_17.lc_trk_g1_0
 (15 5)  (943 277)  (943 277)  routing T_18_17.sp12_h_r_0 <X> T_18_17.lc_trk_g1_0
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (949 277)  (949 277)  routing T_18_17.sp4_r_v_b_27 <X> T_18_17.lc_trk_g1_3
 (2 8)  (930 280)  (930 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (27 10)  (955 282)  (955 282)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 282)  (959 282)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 282)  (961 282)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 282)  (962 282)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 282)  (964 282)  LC_5 Logic Functioning bit
 (38 10)  (966 282)  (966 282)  LC_5 Logic Functioning bit
 (45 10)  (973 282)  (973 282)  LC_5 Logic Functioning bit
 (27 11)  (955 283)  (955 283)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 283)  (958 283)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (964 283)  (964 283)  LC_5 Logic Functioning bit
 (37 11)  (965 283)  (965 283)  LC_5 Logic Functioning bit
 (38 11)  (966 283)  (966 283)  LC_5 Logic Functioning bit
 (39 11)  (967 283)  (967 283)  LC_5 Logic Functioning bit
 (41 11)  (969 283)  (969 283)  LC_5 Logic Functioning bit
 (43 11)  (971 283)  (971 283)  LC_5 Logic Functioning bit
 (0 14)  (928 286)  (928 286)  routing T_18_17.glb_netwk_4 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 286)  (929 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 286)  (945 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (946 287)  (946 287)  routing T_18_17.sp4_r_v_b_45 <X> T_18_17.lc_trk_g3_5


LogicTile_19_17

 (0 0)  (982 272)  (982 272)  Negative Clock bit

 (22 0)  (1004 272)  (1004 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1005 272)  (1005 272)  routing T_19_17.sp4_h_r_3 <X> T_19_17.lc_trk_g0_3
 (24 0)  (1006 272)  (1006 272)  routing T_19_17.sp4_h_r_3 <X> T_19_17.lc_trk_g0_3
 (21 1)  (1003 273)  (1003 273)  routing T_19_17.sp4_h_r_3 <X> T_19_17.lc_trk_g0_3
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 275)  (982 275)  routing T_19_17.glb_netwk_1 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 276)  (1013 276)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 276)  (1015 276)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 276)  (1018 276)  LC_2 Logic Functioning bit
 (38 4)  (1020 276)  (1020 276)  LC_2 Logic Functioning bit
 (45 4)  (1027 276)  (1027 276)  LC_2 Logic Functioning bit
 (0 5)  (982 277)  (982 277)  routing T_19_17.glb_netwk_3 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (26 5)  (1008 277)  (1008 277)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 277)  (1009 277)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 277)  (1010 277)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 277)  (1012 277)  routing T_19_17.lc_trk_g0_3 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 277)  (1018 277)  LC_2 Logic Functioning bit
 (37 5)  (1019 277)  (1019 277)  LC_2 Logic Functioning bit
 (38 5)  (1020 277)  (1020 277)  LC_2 Logic Functioning bit
 (39 5)  (1021 277)  (1021 277)  LC_2 Logic Functioning bit
 (40 5)  (1022 277)  (1022 277)  LC_2 Logic Functioning bit
 (42 5)  (1024 277)  (1024 277)  LC_2 Logic Functioning bit
 (5 10)  (987 282)  (987 282)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_h_l_43
 (15 10)  (997 282)  (997 282)  routing T_19_17.sp4_v_t_32 <X> T_19_17.lc_trk_g2_5
 (16 10)  (998 282)  (998 282)  routing T_19_17.sp4_v_t_32 <X> T_19_17.lc_trk_g2_5
 (17 10)  (999 282)  (999 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (4 11)  (986 283)  (986 283)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_h_l_43
 (21 12)  (1003 284)  (1003 284)  routing T_19_17.sp4_v_t_14 <X> T_19_17.lc_trk_g3_3
 (22 12)  (1004 284)  (1004 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 284)  (1005 284)  routing T_19_17.sp4_v_t_14 <X> T_19_17.lc_trk_g3_3
 (0 14)  (982 286)  (982 286)  routing T_19_17.glb_netwk_4 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (986 286)  (986 286)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_44
 (6 14)  (988 286)  (988 286)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_44
 (5 15)  (987 287)  (987 287)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_44


LogicTile_20_17

 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_7 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_7 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (1061 274)  (1061 274)  routing T_20_17.sp4_h_r_14 <X> T_20_17.lc_trk_g0_6
 (0 3)  (1036 275)  (1036 275)  routing T_20_17.glb_netwk_7 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (22 3)  (1058 275)  (1058 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1059 275)  (1059 275)  routing T_20_17.sp4_h_r_14 <X> T_20_17.lc_trk_g0_6
 (24 3)  (1060 275)  (1060 275)  routing T_20_17.sp4_h_r_14 <X> T_20_17.lc_trk_g0_6
 (1 4)  (1037 276)  (1037 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 277)  (1036 277)  routing T_20_17.glb_netwk_3 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (12 6)  (1048 278)  (1048 278)  routing T_20_17.sp4_v_t_46 <X> T_20_17.sp4_h_l_40
 (11 7)  (1047 279)  (1047 279)  routing T_20_17.sp4_v_t_46 <X> T_20_17.sp4_h_l_40
 (13 7)  (1049 279)  (1049 279)  routing T_20_17.sp4_v_t_46 <X> T_20_17.sp4_h_l_40
 (14 11)  (1050 283)  (1050 283)  routing T_20_17.sp4_r_v_b_36 <X> T_20_17.lc_trk_g2_4
 (17 11)  (1053 283)  (1053 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (16 13)  (1052 285)  (1052 285)  routing T_20_17.sp12_v_b_8 <X> T_20_17.lc_trk_g3_0
 (17 13)  (1053 285)  (1053 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (1036 286)  (1036 286)  routing T_20_17.glb_netwk_4 <X> T_20_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 286)  (1037 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 286)  (1066 286)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 286)  (1067 286)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 286)  (1069 286)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 286)  (1072 286)  LC_7 Logic Functioning bit
 (37 14)  (1073 286)  (1073 286)  LC_7 Logic Functioning bit
 (38 14)  (1074 286)  (1074 286)  LC_7 Logic Functioning bit
 (39 14)  (1075 286)  (1075 286)  LC_7 Logic Functioning bit
 (41 14)  (1077 286)  (1077 286)  LC_7 Logic Functioning bit
 (43 14)  (1079 286)  (1079 286)  LC_7 Logic Functioning bit
 (45 14)  (1081 286)  (1081 286)  LC_7 Logic Functioning bit
 (19 15)  (1055 287)  (1055 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (27 15)  (1063 287)  (1063 287)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 287)  (1064 287)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 287)  (1066 287)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (37 15)  (1073 287)  (1073 287)  LC_7 Logic Functioning bit
 (39 15)  (1075 287)  (1075 287)  LC_7 Logic Functioning bit


LogicTile_21_17

 (10 13)  (1100 285)  (1100 285)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_b_10
 (11 14)  (1101 286)  (1101 286)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_t_46
 (13 14)  (1103 286)  (1103 286)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_t_46
 (12 15)  (1102 287)  (1102 287)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_t_46


LogicTile_22_17

 (2 0)  (1146 272)  (1146 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_23_17

 (4 4)  (1202 276)  (1202 276)  routing T_23_17.sp4_h_l_38 <X> T_23_17.sp4_v_b_3
 (5 5)  (1203 277)  (1203 277)  routing T_23_17.sp4_h_l_38 <X> T_23_17.sp4_v_b_3


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_26_17

 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (14 13)  (1740 285)  (1740 285)  routing T_33_17.span4_vert_t_15 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (5 2)  (12 258)  (12 258)  routing T_0_16.span4_horz_19 <X> T_0_16.lc_trk_g0_3
 (6 2)  (11 258)  (11 258)  routing T_0_16.span4_horz_19 <X> T_0_16.lc_trk_g0_3
 (7 2)  (10 258)  (10 258)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_19 lc_trk_g0_3
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g0_3 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_3_16

 (5 10)  (131 266)  (131 266)  routing T_3_16.sp4_v_t_43 <X> T_3_16.sp4_h_l_43
 (6 11)  (132 267)  (132 267)  routing T_3_16.sp4_v_t_43 <X> T_3_16.sp4_h_l_43


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0


LogicTile_6_16

 (3 4)  (291 260)  (291 260)  routing T_6_16.sp12_v_b_0 <X> T_6_16.sp12_h_r_0
 (3 5)  (291 261)  (291 261)  routing T_6_16.sp12_v_b_0 <X> T_6_16.sp12_h_r_0


LogicTile_11_16

 (6 8)  (552 264)  (552 264)  routing T_11_16.sp4_v_t_38 <X> T_11_16.sp4_v_b_6
 (5 9)  (551 265)  (551 265)  routing T_11_16.sp4_v_t_38 <X> T_11_16.sp4_v_b_6


LogicTile_12_16

 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 6)  (615 262)  (615 262)  routing T_12_16.sp12_h_r_5 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.sp12_h_r_5 <X> T_12_16.lc_trk_g1_5
 (18 7)  (618 263)  (618 263)  routing T_12_16.sp12_h_r_5 <X> T_12_16.lc_trk_g1_5
 (31 12)  (631 268)  (631 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 268)  (633 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 268)  (640 268)  LC_6 Logic Functioning bit
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (42 12)  (642 268)  (642 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (45 12)  (645 268)  (645 268)  LC_6 Logic Functioning bit
 (31 13)  (631 269)  (631 269)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (40 13)  (640 269)  (640 269)  LC_6 Logic Functioning bit
 (41 13)  (641 269)  (641 269)  LC_6 Logic Functioning bit
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (43 13)  (643 269)  (643 269)  LC_6 Logic Functioning bit
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (625 270)  (625 270)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g3_6
 (0 15)  (600 271)  (600 271)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 271)  (601 271)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_16

 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 256)  (672 256)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g0_1
 (9 1)  (663 257)  (663 257)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_1
 (10 1)  (664 257)  (664 257)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_1
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 259)  (678 259)  routing T_13_16.top_op_6 <X> T_13_16.lc_trk_g0_6
 (25 3)  (679 259)  (679 259)  routing T_13_16.top_op_6 <X> T_13_16.lc_trk_g0_6
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (40 3)  (694 259)  (694 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (15 6)  (669 262)  (669 262)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g1_5
 (16 6)  (670 262)  (670 262)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (15 8)  (669 264)  (669 264)  routing T_13_16.sp4_v_t_28 <X> T_13_16.lc_trk_g2_1
 (16 8)  (670 264)  (670 264)  routing T_13_16.sp4_v_t_28 <X> T_13_16.lc_trk_g2_1
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (14 10)  (668 266)  (668 266)  routing T_13_16.rgt_op_4 <X> T_13_16.lc_trk_g2_4
 (15 11)  (669 267)  (669 267)  routing T_13_16.rgt_op_4 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (10 12)  (664 268)  (664 268)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_h_r_10
 (27 14)  (681 270)  (681 270)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 270)  (684 270)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (37 14)  (691 270)  (691 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (39 14)  (693 270)  (693 270)  LC_7 Logic Functioning bit
 (40 14)  (694 270)  (694 270)  LC_7 Logic Functioning bit
 (41 14)  (695 270)  (695 270)  LC_7 Logic Functioning bit
 (42 14)  (696 270)  (696 270)  LC_7 Logic Functioning bit
 (43 14)  (697 270)  (697 270)  LC_7 Logic Functioning bit
 (47 14)  (701 270)  (701 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (682 271)  (682 271)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (38 15)  (692 271)  (692 271)  LC_7 Logic Functioning bit
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit
 (40 15)  (694 271)  (694 271)  LC_7 Logic Functioning bit
 (42 15)  (696 271)  (696 271)  LC_7 Logic Functioning bit
 (48 15)  (702 271)  (702 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_16

 (12 0)  (720 256)  (720 256)  routing T_14_16.sp4_v_t_39 <X> T_14_16.sp4_h_r_2
 (15 0)  (723 256)  (723 256)  routing T_14_16.bot_op_1 <X> T_14_16.lc_trk_g0_1
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.bot_op_2 <X> T_14_16.lc_trk_g0_2
 (15 2)  (723 258)  (723 258)  routing T_14_16.bot_op_5 <X> T_14_16.lc_trk_g0_5
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (15 3)  (723 259)  (723 259)  routing T_14_16.bot_op_4 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (15 4)  (723 260)  (723 260)  routing T_14_16.lft_op_1 <X> T_14_16.lc_trk_g1_1
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 260)  (726 260)  routing T_14_16.lft_op_1 <X> T_14_16.lc_trk_g1_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 260)  (743 260)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.input_2_2
 (37 4)  (745 260)  (745 260)  LC_2 Logic Functioning bit
 (38 4)  (746 260)  (746 260)  LC_2 Logic Functioning bit
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (40 4)  (748 260)  (748 260)  LC_2 Logic Functioning bit
 (41 4)  (749 260)  (749 260)  LC_2 Logic Functioning bit
 (42 4)  (750 260)  (750 260)  LC_2 Logic Functioning bit
 (15 5)  (723 261)  (723 261)  routing T_14_16.bot_op_0 <X> T_14_16.lc_trk_g1_0
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 261)  (740 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (38 5)  (746 261)  (746 261)  LC_2 Logic Functioning bit
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (40 5)  (748 261)  (748 261)  LC_2 Logic Functioning bit
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (43 5)  (751 261)  (751 261)  LC_2 Logic Functioning bit
 (15 6)  (723 262)  (723 262)  routing T_14_16.top_op_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 262)  (732 262)  routing T_14_16.bot_op_7 <X> T_14_16.lc_trk_g1_7
 (18 7)  (726 263)  (726 263)  routing T_14_16.top_op_5 <X> T_14_16.lc_trk_g1_5
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 263)  (732 263)  routing T_14_16.bot_op_6 <X> T_14_16.lc_trk_g1_6
 (3 8)  (711 264)  (711 264)  routing T_14_16.sp12_h_r_1 <X> T_14_16.sp12_v_b_1
 (15 8)  (723 264)  (723 264)  routing T_14_16.tnl_op_1 <X> T_14_16.lc_trk_g2_1
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 264)  (743 264)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.input_2_4
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (40 8)  (748 264)  (748 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (3 9)  (711 265)  (711 265)  routing T_14_16.sp12_h_r_1 <X> T_14_16.sp12_v_b_1
 (18 9)  (726 265)  (726 265)  routing T_14_16.tnl_op_1 <X> T_14_16.lc_trk_g2_1
 (27 9)  (735 265)  (735 265)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 265)  (738 265)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (742 265)  (742 265)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.input_2_4
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (14 11)  (722 267)  (722 267)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g2_4
 (15 11)  (723 267)  (723 267)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (733 268)  (733 268)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g3_2
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 268)  (738 268)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (40 12)  (748 268)  (748 268)  LC_6 Logic Functioning bit
 (42 12)  (750 268)  (750 268)  LC_6 Logic Functioning bit
 (21 13)  (729 269)  (729 269)  routing T_14_16.sp4_r_v_b_43 <X> T_14_16.lc_trk_g3_3
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 269)  (731 269)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g3_2
 (24 13)  (732 269)  (732 269)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g3_2
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 269)  (735 269)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 269)  (738 269)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 14)  (736 270)  (736 270)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 270)  (738 270)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 270)  (741 270)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 270)  (742 270)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (40 14)  (748 270)  (748 270)  LC_7 Logic Functioning bit
 (41 14)  (749 270)  (749 270)  LC_7 Logic Functioning bit
 (42 14)  (750 270)  (750 270)  LC_7 Logic Functioning bit
 (43 14)  (751 270)  (751 270)  LC_7 Logic Functioning bit
 (51 14)  (759 270)  (759 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 271)  (732 271)  routing T_14_16.tnl_op_6 <X> T_14_16.lc_trk_g3_6
 (25 15)  (733 271)  (733 271)  routing T_14_16.tnl_op_6 <X> T_14_16.lc_trk_g3_6
 (28 15)  (736 271)  (736 271)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 271)  (745 271)  LC_7 Logic Functioning bit
 (39 15)  (747 271)  (747 271)  LC_7 Logic Functioning bit
 (40 15)  (748 271)  (748 271)  LC_7 Logic Functioning bit
 (41 15)  (749 271)  (749 271)  LC_7 Logic Functioning bit
 (42 15)  (750 271)  (750 271)  LC_7 Logic Functioning bit
 (43 15)  (751 271)  (751 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (21 0)  (783 256)  (783 256)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g0_3
 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 256)  (797 256)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.input_2_0
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 257)  (786 257)  routing T_15_16.bot_op_2 <X> T_15_16.lc_trk_g0_2
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 257)  (789 257)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 257)  (795 257)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.input_2_0
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (51 1)  (813 257)  (813 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (21 2)  (783 258)  (783 258)  routing T_15_16.sp4_v_b_15 <X> T_15_16.lc_trk_g0_7
 (22 2)  (784 258)  (784 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 258)  (785 258)  routing T_15_16.sp4_v_b_15 <X> T_15_16.lc_trk_g0_7
 (26 2)  (788 258)  (788 258)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (797 258)  (797 258)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.input_2_1
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (40 2)  (802 258)  (802 258)  LC_1 Logic Functioning bit
 (42 2)  (804 258)  (804 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (51 2)  (813 258)  (813 258)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (776 259)  (776 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (15 3)  (777 259)  (777 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (16 3)  (778 259)  (778 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (783 259)  (783 259)  routing T_15_16.sp4_v_b_15 <X> T_15_16.lc_trk_g0_7
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (788 259)  (788 259)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 259)  (789 259)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 259)  (790 259)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 259)  (794 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 259)  (797 259)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.input_2_1
 (36 3)  (798 259)  (798 259)  LC_1 Logic Functioning bit
 (40 3)  (802 259)  (802 259)  LC_1 Logic Functioning bit
 (42 3)  (804 259)  (804 259)  LC_1 Logic Functioning bit
 (43 3)  (805 259)  (805 259)  LC_1 Logic Functioning bit
 (26 4)  (788 260)  (788 260)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 260)  (790 260)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 261)  (792 261)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 261)  (795 261)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.input_2_2
 (34 5)  (796 261)  (796 261)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.input_2_2
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (51 5)  (813 261)  (813 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (783 262)  (783 262)  routing T_15_16.sp4_h_l_2 <X> T_15_16.lc_trk_g1_7
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (785 262)  (785 262)  routing T_15_16.sp4_h_l_2 <X> T_15_16.lc_trk_g1_7
 (24 6)  (786 262)  (786 262)  routing T_15_16.sp4_h_l_2 <X> T_15_16.lc_trk_g1_7
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (40 6)  (802 262)  (802 262)  LC_3 Logic Functioning bit
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (50 6)  (812 262)  (812 262)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (790 263)  (790 263)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (38 7)  (800 263)  (800 263)  LC_3 Logic Functioning bit
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (40 7)  (802 263)  (802 263)  LC_3 Logic Functioning bit
 (41 7)  (803 263)  (803 263)  LC_3 Logic Functioning bit
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (783 264)  (783 264)  routing T_15_16.sp4_v_t_22 <X> T_15_16.lc_trk_g2_3
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (785 264)  (785 264)  routing T_15_16.sp4_v_t_22 <X> T_15_16.lc_trk_g2_3
 (25 8)  (787 264)  (787 264)  routing T_15_16.sp4_h_r_34 <X> T_15_16.lc_trk_g2_2
 (31 8)  (793 264)  (793 264)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 264)  (802 264)  LC_4 Logic Functioning bit
 (42 8)  (804 264)  (804 264)  LC_4 Logic Functioning bit
 (18 9)  (780 265)  (780 265)  routing T_15_16.sp4_r_v_b_33 <X> T_15_16.lc_trk_g2_1
 (21 9)  (783 265)  (783 265)  routing T_15_16.sp4_v_t_22 <X> T_15_16.lc_trk_g2_3
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp4_h_r_34 <X> T_15_16.lc_trk_g2_2
 (24 9)  (786 265)  (786 265)  routing T_15_16.sp4_h_r_34 <X> T_15_16.lc_trk_g2_2
 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 265)  (790 265)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 265)  (793 265)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (41 9)  (803 265)  (803 265)  LC_4 Logic Functioning bit
 (43 9)  (805 265)  (805 265)  LC_4 Logic Functioning bit
 (1 10)  (763 266)  (763 266)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (14 10)  (776 266)  (776 266)  routing T_15_16.sp4_h_r_36 <X> T_15_16.lc_trk_g2_4
 (15 10)  (777 266)  (777 266)  routing T_15_16.sp4_h_r_45 <X> T_15_16.lc_trk_g2_5
 (16 10)  (778 266)  (778 266)  routing T_15_16.sp4_h_r_45 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 266)  (780 266)  routing T_15_16.sp4_h_r_45 <X> T_15_16.lc_trk_g2_5
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (786 266)  (786 266)  routing T_15_16.tnr_op_7 <X> T_15_16.lc_trk_g2_7
 (1 11)  (763 267)  (763 267)  routing T_15_16.glb_netwk_4 <X> T_15_16.glb2local_2
 (15 11)  (777 267)  (777 267)  routing T_15_16.sp4_h_r_36 <X> T_15_16.lc_trk_g2_4
 (16 11)  (778 267)  (778 267)  routing T_15_16.sp4_h_r_36 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (780 267)  (780 267)  routing T_15_16.sp4_h_r_45 <X> T_15_16.lc_trk_g2_5
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (16 12)  (778 268)  (778 268)  routing T_15_16.sp4_v_b_33 <X> T_15_16.lc_trk_g3_1
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.sp4_v_b_33 <X> T_15_16.lc_trk_g3_1
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 268)  (785 268)  routing T_15_16.sp4_v_t_30 <X> T_15_16.lc_trk_g3_3
 (24 12)  (786 268)  (786 268)  routing T_15_16.sp4_v_t_30 <X> T_15_16.lc_trk_g3_3
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 268)  (790 268)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 268)  (797 268)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_6
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (14 13)  (776 269)  (776 269)  routing T_15_16.tnl_op_0 <X> T_15_16.lc_trk_g3_0
 (15 13)  (777 269)  (777 269)  routing T_15_16.tnl_op_0 <X> T_15_16.lc_trk_g3_0
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (780 269)  (780 269)  routing T_15_16.sp4_v_b_33 <X> T_15_16.lc_trk_g3_1
 (26 13)  (788 269)  (788 269)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 269)  (789 269)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 269)  (790 269)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 269)  (794 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 269)  (795 269)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_6
 (35 13)  (797 269)  (797 269)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_6
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (43 13)  (805 269)  (805 269)  LC_6 Logic Functioning bit
 (14 14)  (776 270)  (776 270)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (15 14)  (777 270)  (777 270)  routing T_15_16.tnr_op_5 <X> T_15_16.lc_trk_g3_5
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (783 270)  (783 270)  routing T_15_16.sp4_h_r_39 <X> T_15_16.lc_trk_g3_7
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (785 270)  (785 270)  routing T_15_16.sp4_h_r_39 <X> T_15_16.lc_trk_g3_7
 (24 14)  (786 270)  (786 270)  routing T_15_16.sp4_h_r_39 <X> T_15_16.lc_trk_g3_7
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (37 14)  (799 270)  (799 270)  LC_7 Logic Functioning bit
 (38 14)  (800 270)  (800 270)  LC_7 Logic Functioning bit
 (39 14)  (801 270)  (801 270)  LC_7 Logic Functioning bit
 (42 14)  (804 270)  (804 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (50 14)  (812 270)  (812 270)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (815 270)  (815 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (776 271)  (776 271)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (15 15)  (777 271)  (777 271)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (16 15)  (778 271)  (778 271)  routing T_15_16.sp4_h_r_44 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (785 271)  (785 271)  routing T_15_16.sp12_v_b_14 <X> T_15_16.lc_trk_g3_6
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (38 15)  (800 271)  (800 271)  LC_7 Logic Functioning bit
 (39 15)  (801 271)  (801 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit
 (43 15)  (805 271)  (805 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (9 0)  (825 256)  (825 256)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_r_1
 (12 0)  (828 256)  (828 256)  routing T_16_16.sp4_v_b_8 <X> T_16_16.sp4_h_r_2
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (11 1)  (827 257)  (827 257)  routing T_16_16.sp4_v_b_8 <X> T_16_16.sp4_h_r_2
 (13 1)  (829 257)  (829 257)  routing T_16_16.sp4_v_b_8 <X> T_16_16.sp4_h_r_2
 (8 2)  (824 258)  (824 258)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_l_36
 (9 2)  (825 258)  (825 258)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_l_36
 (12 2)  (828 258)  (828 258)  routing T_16_16.sp4_v_t_39 <X> T_16_16.sp4_h_l_39
 (11 3)  (827 259)  (827 259)  routing T_16_16.sp4_v_t_39 <X> T_16_16.sp4_h_l_39
 (14 3)  (830 259)  (830 259)  routing T_16_16.sp12_h_r_20 <X> T_16_16.lc_trk_g0_4
 (16 3)  (832 259)  (832 259)  routing T_16_16.sp12_h_r_20 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (4 4)  (820 260)  (820 260)  routing T_16_16.sp4_v_t_38 <X> T_16_16.sp4_v_b_3
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 260)  (844 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 260)  (846 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (41 4)  (857 260)  (857 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 261)  (844 261)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (40 5)  (856 261)  (856 261)  LC_2 Logic Functioning bit
 (42 5)  (858 261)  (858 261)  LC_2 Logic Functioning bit
 (46 5)  (862 261)  (862 261)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (26 6)  (842 262)  (842 262)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (3 7)  (819 263)  (819 263)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_t_23
 (9 7)  (825 263)  (825 263)  routing T_16_16.sp4_v_b_8 <X> T_16_16.sp4_v_t_41
 (10 7)  (826 263)  (826 263)  routing T_16_16.sp4_v_b_8 <X> T_16_16.sp4_v_t_41
 (26 7)  (842 263)  (842 263)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 263)  (844 263)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 263)  (848 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (849 263)  (849 263)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.input_2_3
 (35 7)  (851 263)  (851 263)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.input_2_3
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (46 7)  (862 263)  (862 263)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (22 8)  (838 264)  (838 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 264)  (839 264)  routing T_16_16.sp12_v_b_19 <X> T_16_16.lc_trk_g2_3
 (26 8)  (842 264)  (842 264)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 264)  (849 264)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (21 9)  (837 265)  (837 265)  routing T_16_16.sp12_v_b_19 <X> T_16_16.lc_trk_g2_3
 (26 9)  (842 265)  (842 265)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 265)  (846 265)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 265)  (847 265)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (39 9)  (855 265)  (855 265)  LC_4 Logic Functioning bit
 (41 9)  (857 265)  (857 265)  LC_4 Logic Functioning bit
 (43 9)  (859 265)  (859 265)  LC_4 Logic Functioning bit
 (46 9)  (862 265)  (862 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (828 266)  (828 266)  routing T_16_16.sp4_v_t_45 <X> T_16_16.sp4_h_l_45
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (11 11)  (827 267)  (827 267)  routing T_16_16.sp4_v_t_45 <X> T_16_16.sp4_h_l_45
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (9 13)  (825 269)  (825 269)  routing T_16_16.sp4_v_t_39 <X> T_16_16.sp4_v_b_10
 (10 13)  (826 269)  (826 269)  routing T_16_16.sp4_v_t_39 <X> T_16_16.sp4_v_b_10
 (5 14)  (821 270)  (821 270)  routing T_16_16.sp4_v_t_38 <X> T_16_16.sp4_h_l_44
 (10 14)  (826 270)  (826 270)  routing T_16_16.sp4_v_b_5 <X> T_16_16.sp4_h_l_47
 (14 14)  (830 270)  (830 270)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g3_4
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 270)  (839 270)  routing T_16_16.sp12_v_t_12 <X> T_16_16.lc_trk_g3_7
 (4 15)  (820 271)  (820 271)  routing T_16_16.sp4_v_t_38 <X> T_16_16.sp4_h_l_44
 (6 15)  (822 271)  (822 271)  routing T_16_16.sp4_v_t_38 <X> T_16_16.sp4_h_l_44
 (14 15)  (830 271)  (830 271)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g3_4
 (15 15)  (831 271)  (831 271)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_17_16

 (27 0)  (901 256)  (901 256)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 256)  (902 256)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 256)  (904 256)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 256)  (907 256)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 256)  (908 256)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (38 0)  (912 256)  (912 256)  LC_0 Logic Functioning bit
 (30 1)  (904 257)  (904 257)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (910 257)  (910 257)  LC_0 Logic Functioning bit
 (38 1)  (912 257)  (912 257)  LC_0 Logic Functioning bit
 (4 2)  (878 258)  (878 258)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_v_t_37
 (6 2)  (880 258)  (880 258)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_v_t_37
 (21 2)  (895 258)  (895 258)  routing T_17_16.sp4_h_l_2 <X> T_17_16.lc_trk_g0_7
 (22 2)  (896 258)  (896 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (897 258)  (897 258)  routing T_17_16.sp4_h_l_2 <X> T_17_16.lc_trk_g0_7
 (24 2)  (898 258)  (898 258)  routing T_17_16.sp4_h_l_2 <X> T_17_16.lc_trk_g0_7
 (26 2)  (900 258)  (900 258)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 258)  (901 258)  routing T_17_16.lc_trk_g1_1 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 258)  (907 258)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (37 2)  (911 258)  (911 258)  LC_1 Logic Functioning bit
 (38 2)  (912 258)  (912 258)  LC_1 Logic Functioning bit
 (39 2)  (913 258)  (913 258)  LC_1 Logic Functioning bit
 (40 2)  (914 258)  (914 258)  LC_1 Logic Functioning bit
 (41 2)  (915 258)  (915 258)  LC_1 Logic Functioning bit
 (50 2)  (924 258)  (924 258)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (926 258)  (926 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (900 259)  (900 259)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 259)  (910 259)  LC_1 Logic Functioning bit
 (38 3)  (912 259)  (912 259)  LC_1 Logic Functioning bit
 (41 3)  (915 259)  (915 259)  LC_1 Logic Functioning bit
 (9 4)  (883 260)  (883 260)  routing T_17_16.sp4_v_t_41 <X> T_17_16.sp4_h_r_4
 (14 4)  (888 260)  (888 260)  routing T_17_16.wire_logic_cluster/lc_0/out <X> T_17_16.lc_trk_g1_0
 (17 4)  (891 260)  (891 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (17 5)  (891 261)  (891 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (892 261)  (892 261)  routing T_17_16.sp4_r_v_b_25 <X> T_17_16.lc_trk_g1_1
 (21 5)  (895 261)  (895 261)  routing T_17_16.sp4_r_v_b_27 <X> T_17_16.lc_trk_g1_3
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (37 6)  (911 262)  (911 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (39 6)  (913 262)  (913 262)  LC_3 Logic Functioning bit
 (40 6)  (914 262)  (914 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (52 6)  (926 262)  (926 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (900 263)  (900 263)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 263)  (906 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (908 263)  (908 263)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.input_2_3
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (41 7)  (915 263)  (915 263)  LC_3 Logic Functioning bit
 (14 8)  (888 264)  (888 264)  routing T_17_16.sp4_v_t_21 <X> T_17_16.lc_trk_g2_0
 (14 9)  (888 265)  (888 265)  routing T_17_16.sp4_v_t_21 <X> T_17_16.lc_trk_g2_0
 (16 9)  (890 265)  (890 265)  routing T_17_16.sp4_v_t_21 <X> T_17_16.lc_trk_g2_0
 (17 9)  (891 265)  (891 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (14 10)  (888 266)  (888 266)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g2_4
 (14 11)  (888 267)  (888 267)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g2_4
 (16 11)  (890 267)  (890 267)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g2_4
 (17 11)  (891 267)  (891 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (4 12)  (878 268)  (878 268)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_v_b_9
 (6 12)  (880 268)  (880 268)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_v_b_9
 (14 12)  (888 268)  (888 268)  routing T_17_16.bnl_op_0 <X> T_17_16.lc_trk_g3_0
 (27 12)  (901 268)  (901 268)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 268)  (902 268)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 268)  (904 268)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 268)  (907 268)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 268)  (911 268)  LC_6 Logic Functioning bit
 (39 12)  (913 268)  (913 268)  LC_6 Logic Functioning bit
 (46 12)  (920 268)  (920 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (888 269)  (888 269)  routing T_17_16.bnl_op_0 <X> T_17_16.lc_trk_g3_0
 (17 13)  (891 269)  (891 269)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (30 13)  (904 269)  (904 269)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (37 13)  (911 269)  (911 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (900 270)  (900 270)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 270)  (901 270)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 270)  (907 270)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 270)  (911 270)  LC_7 Logic Functioning bit
 (39 14)  (913 270)  (913 270)  LC_7 Logic Functioning bit
 (40 14)  (914 270)  (914 270)  LC_7 Logic Functioning bit
 (47 14)  (921 270)  (921 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (924 270)  (924 270)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (895 271)  (895 271)  routing T_17_16.sp4_r_v_b_47 <X> T_17_16.lc_trk_g3_7
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 271)  (899 271)  routing T_17_16.sp4_r_v_b_46 <X> T_17_16.lc_trk_g3_6
 (26 15)  (900 271)  (900 271)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 271)  (903 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 271)  (904 271)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 271)  (910 271)  LC_7 Logic Functioning bit
 (37 15)  (911 271)  (911 271)  LC_7 Logic Functioning bit
 (38 15)  (912 271)  (912 271)  LC_7 Logic Functioning bit
 (39 15)  (913 271)  (913 271)  LC_7 Logic Functioning bit
 (40 15)  (914 271)  (914 271)  LC_7 Logic Functioning bit
 (41 15)  (915 271)  (915 271)  LC_7 Logic Functioning bit


LogicTile_18_16

 (0 0)  (928 256)  (928 256)  Negative Clock bit

 (3 0)  (931 256)  (931 256)  routing T_18_16.sp12_v_t_23 <X> T_18_16.sp12_v_b_0
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_1 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (5 4)  (933 260)  (933 260)  routing T_18_16.sp4_v_t_38 <X> T_18_16.sp4_h_r_3
 (0 5)  (928 261)  (928 261)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (26 10)  (954 266)  (954 266)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 266)  (955 266)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 266)  (956 266)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 266)  (959 266)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 266)  (961 266)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 266)  (962 266)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 266)  (964 266)  LC_5 Logic Functioning bit
 (38 10)  (966 266)  (966 266)  LC_5 Logic Functioning bit
 (45 10)  (973 266)  (973 266)  LC_5 Logic Functioning bit
 (27 11)  (955 267)  (955 267)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 267)  (956 267)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 267)  (958 267)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 267)  (959 267)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 267)  (964 267)  LC_5 Logic Functioning bit
 (37 11)  (965 267)  (965 267)  LC_5 Logic Functioning bit
 (38 11)  (966 267)  (966 267)  LC_5 Logic Functioning bit
 (39 11)  (967 267)  (967 267)  LC_5 Logic Functioning bit
 (40 11)  (968 267)  (968 267)  LC_5 Logic Functioning bit
 (42 11)  (970 267)  (970 267)  LC_5 Logic Functioning bit
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (951 268)  (951 268)  routing T_18_16.sp12_v_b_19 <X> T_18_16.lc_trk_g3_3
 (21 13)  (949 269)  (949 269)  routing T_18_16.sp12_v_b_19 <X> T_18_16.lc_trk_g3_3
 (0 14)  (928 270)  (928 270)  routing T_18_16.glb_netwk_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 270)  (942 270)  routing T_18_16.sp12_v_t_3 <X> T_18_16.lc_trk_g3_4
 (22 14)  (950 270)  (950 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (951 270)  (951 270)  routing T_18_16.sp12_v_b_23 <X> T_18_16.lc_trk_g3_7
 (14 15)  (942 271)  (942 271)  routing T_18_16.sp12_v_t_3 <X> T_18_16.lc_trk_g3_4
 (15 15)  (943 271)  (943 271)  routing T_18_16.sp12_v_t_3 <X> T_18_16.lc_trk_g3_4
 (17 15)  (945 271)  (945 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (21 15)  (949 271)  (949 271)  routing T_18_16.sp12_v_b_23 <X> T_18_16.lc_trk_g3_7


LogicTile_19_16

 (28 0)  (1010 256)  (1010 256)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 256)  (1012 256)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 256)  (1013 256)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 256)  (1015 256)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 256)  (1016 256)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 256)  (1017 256)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.input_2_0
 (36 0)  (1018 256)  (1018 256)  LC_0 Logic Functioning bit
 (38 0)  (1020 256)  (1020 256)  LC_0 Logic Functioning bit
 (41 0)  (1023 256)  (1023 256)  LC_0 Logic Functioning bit
 (42 0)  (1024 256)  (1024 256)  LC_0 Logic Functioning bit
 (43 0)  (1025 256)  (1025 256)  LC_0 Logic Functioning bit
 (22 1)  (1004 257)  (1004 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1006 257)  (1006 257)  routing T_19_16.top_op_2 <X> T_19_16.lc_trk_g0_2
 (25 1)  (1007 257)  (1007 257)  routing T_19_16.top_op_2 <X> T_19_16.lc_trk_g0_2
 (27 1)  (1009 257)  (1009 257)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 257)  (1010 257)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 257)  (1012 257)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 257)  (1014 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1017 257)  (1017 257)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.input_2_0
 (37 1)  (1019 257)  (1019 257)  LC_0 Logic Functioning bit
 (39 1)  (1021 257)  (1021 257)  LC_0 Logic Functioning bit
 (42 1)  (1024 257)  (1024 257)  LC_0 Logic Functioning bit
 (25 2)  (1007 258)  (1007 258)  routing T_19_16.sp12_h_l_5 <X> T_19_16.lc_trk_g0_6
 (26 2)  (1008 258)  (1008 258)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 258)  (1009 258)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 258)  (1010 258)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 258)  (1011 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 258)  (1012 258)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 258)  (1017 258)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.input_2_1
 (36 2)  (1018 258)  (1018 258)  LC_1 Logic Functioning bit
 (38 2)  (1020 258)  (1020 258)  LC_1 Logic Functioning bit
 (39 2)  (1021 258)  (1021 258)  LC_1 Logic Functioning bit
 (41 2)  (1023 258)  (1023 258)  LC_1 Logic Functioning bit
 (43 2)  (1025 258)  (1025 258)  LC_1 Logic Functioning bit
 (22 3)  (1004 259)  (1004 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1006 259)  (1006 259)  routing T_19_16.sp12_h_l_5 <X> T_19_16.lc_trk_g0_6
 (25 3)  (1007 259)  (1007 259)  routing T_19_16.sp12_h_l_5 <X> T_19_16.lc_trk_g0_6
 (26 3)  (1008 259)  (1008 259)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 259)  (1010 259)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 259)  (1013 259)  routing T_19_16.lc_trk_g0_2 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 259)  (1014 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1015 259)  (1015 259)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.input_2_1
 (34 3)  (1016 259)  (1016 259)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.input_2_1
 (36 3)  (1018 259)  (1018 259)  LC_1 Logic Functioning bit
 (38 3)  (1020 259)  (1020 259)  LC_1 Logic Functioning bit
 (43 3)  (1025 259)  (1025 259)  LC_1 Logic Functioning bit
 (15 6)  (997 262)  (997 262)  routing T_19_16.lft_op_5 <X> T_19_16.lc_trk_g1_5
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1000 262)  (1000 262)  routing T_19_16.lft_op_5 <X> T_19_16.lc_trk_g1_5
 (21 10)  (1003 266)  (1003 266)  routing T_19_16.sp4_h_r_39 <X> T_19_16.lc_trk_g2_7
 (22 10)  (1004 266)  (1004 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1005 266)  (1005 266)  routing T_19_16.sp4_h_r_39 <X> T_19_16.lc_trk_g2_7
 (24 10)  (1006 266)  (1006 266)  routing T_19_16.sp4_h_r_39 <X> T_19_16.lc_trk_g2_7
 (26 10)  (1008 266)  (1008 266)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 266)  (1009 266)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 266)  (1010 266)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 266)  (1013 266)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 266)  (1016 266)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 266)  (1017 266)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.input_2_5
 (36 10)  (1018 266)  (1018 266)  LC_5 Logic Functioning bit
 (38 10)  (1020 266)  (1020 266)  LC_5 Logic Functioning bit
 (39 10)  (1021 266)  (1021 266)  LC_5 Logic Functioning bit
 (41 10)  (1023 266)  (1023 266)  LC_5 Logic Functioning bit
 (43 10)  (1025 266)  (1025 266)  LC_5 Logic Functioning bit
 (26 11)  (1008 267)  (1008 267)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 267)  (1010 267)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 267)  (1012 267)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 267)  (1014 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1015 267)  (1015 267)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.input_2_5
 (34 11)  (1016 267)  (1016 267)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.input_2_5
 (36 11)  (1018 267)  (1018 267)  LC_5 Logic Functioning bit
 (38 11)  (1020 267)  (1020 267)  LC_5 Logic Functioning bit
 (43 11)  (1025 267)  (1025 267)  LC_5 Logic Functioning bit
 (15 12)  (997 268)  (997 268)  routing T_19_16.sp4_h_r_41 <X> T_19_16.lc_trk_g3_1
 (16 12)  (998 268)  (998 268)  routing T_19_16.sp4_h_r_41 <X> T_19_16.lc_trk_g3_1
 (17 12)  (999 268)  (999 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 268)  (1000 268)  routing T_19_16.sp4_h_r_41 <X> T_19_16.lc_trk_g3_1
 (21 12)  (1003 268)  (1003 268)  routing T_19_16.sp4_h_r_43 <X> T_19_16.lc_trk_g3_3
 (22 12)  (1004 268)  (1004 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1005 268)  (1005 268)  routing T_19_16.sp4_h_r_43 <X> T_19_16.lc_trk_g3_3
 (24 12)  (1006 268)  (1006 268)  routing T_19_16.sp4_h_r_43 <X> T_19_16.lc_trk_g3_3
 (18 13)  (1000 269)  (1000 269)  routing T_19_16.sp4_h_r_41 <X> T_19_16.lc_trk_g3_1
 (21 13)  (1003 269)  (1003 269)  routing T_19_16.sp4_h_r_43 <X> T_19_16.lc_trk_g3_3
 (14 14)  (996 270)  (996 270)  routing T_19_16.sp4_h_r_36 <X> T_19_16.lc_trk_g3_4
 (15 14)  (997 270)  (997 270)  routing T_19_16.sp4_h_r_45 <X> T_19_16.lc_trk_g3_5
 (16 14)  (998 270)  (998 270)  routing T_19_16.sp4_h_r_45 <X> T_19_16.lc_trk_g3_5
 (17 14)  (999 270)  (999 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1000 270)  (1000 270)  routing T_19_16.sp4_h_r_45 <X> T_19_16.lc_trk_g3_5
 (15 15)  (997 271)  (997 271)  routing T_19_16.sp4_h_r_36 <X> T_19_16.lc_trk_g3_4
 (16 15)  (998 271)  (998 271)  routing T_19_16.sp4_h_r_36 <X> T_19_16.lc_trk_g3_4
 (17 15)  (999 271)  (999 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (1000 271)  (1000 271)  routing T_19_16.sp4_h_r_45 <X> T_19_16.lc_trk_g3_5


LogicTile_20_16

 (15 0)  (1051 256)  (1051 256)  routing T_20_16.lft_op_1 <X> T_20_16.lc_trk_g0_1
 (17 0)  (1053 256)  (1053 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1054 256)  (1054 256)  routing T_20_16.lft_op_1 <X> T_20_16.lc_trk_g0_1
 (26 0)  (1062 256)  (1062 256)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 256)  (1063 256)  routing T_20_16.lc_trk_g1_6 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 256)  (1065 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 256)  (1066 256)  routing T_20_16.lc_trk_g1_6 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 256)  (1068 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 256)  (1070 256)  routing T_20_16.lc_trk_g1_0 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (38 0)  (1074 256)  (1074 256)  LC_0 Logic Functioning bit
 (39 0)  (1075 256)  (1075 256)  LC_0 Logic Functioning bit
 (41 0)  (1077 256)  (1077 256)  LC_0 Logic Functioning bit
 (45 0)  (1081 256)  (1081 256)  LC_0 Logic Functioning bit
 (47 0)  (1083 256)  (1083 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (1044 257)  (1044 257)  routing T_20_16.sp4_h_l_36 <X> T_20_16.sp4_v_b_1
 (9 1)  (1045 257)  (1045 257)  routing T_20_16.sp4_h_l_36 <X> T_20_16.sp4_v_b_1
 (26 1)  (1062 257)  (1062 257)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 257)  (1063 257)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 257)  (1064 257)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 257)  (1065 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 257)  (1066 257)  routing T_20_16.lc_trk_g1_6 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 257)  (1068 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1069 257)  (1069 257)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.input_2_0
 (34 1)  (1070 257)  (1070 257)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.input_2_0
 (38 1)  (1074 257)  (1074 257)  LC_0 Logic Functioning bit
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 258)  (1051 258)  routing T_20_16.lft_op_5 <X> T_20_16.lc_trk_g0_5
 (17 2)  (1053 258)  (1053 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1054 258)  (1054 258)  routing T_20_16.lft_op_5 <X> T_20_16.lc_trk_g0_5
 (22 2)  (1058 258)  (1058 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1060 258)  (1060 258)  routing T_20_16.top_op_7 <X> T_20_16.lc_trk_g0_7
 (21 3)  (1057 259)  (1057 259)  routing T_20_16.top_op_7 <X> T_20_16.lc_trk_g0_7
 (0 4)  (1036 260)  (1036 260)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 260)  (1037 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1050 260)  (1050 260)  routing T_20_16.lft_op_0 <X> T_20_16.lc_trk_g1_0
 (0 5)  (1036 261)  (1036 261)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 261)  (1037 261)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (15 5)  (1051 261)  (1051 261)  routing T_20_16.lft_op_0 <X> T_20_16.lc_trk_g1_0
 (17 5)  (1053 261)  (1053 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (14 7)  (1050 263)  (1050 263)  routing T_20_16.sp4_h_r_4 <X> T_20_16.lc_trk_g1_4
 (15 7)  (1051 263)  (1051 263)  routing T_20_16.sp4_h_r_4 <X> T_20_16.lc_trk_g1_4
 (16 7)  (1052 263)  (1052 263)  routing T_20_16.sp4_h_r_4 <X> T_20_16.lc_trk_g1_4
 (17 7)  (1053 263)  (1053 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (1058 263)  (1058 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1059 263)  (1059 263)  routing T_20_16.sp4_h_r_6 <X> T_20_16.lc_trk_g1_6
 (24 7)  (1060 263)  (1060 263)  routing T_20_16.sp4_h_r_6 <X> T_20_16.lc_trk_g1_6
 (25 7)  (1061 263)  (1061 263)  routing T_20_16.sp4_h_r_6 <X> T_20_16.lc_trk_g1_6
 (26 8)  (1062 264)  (1062 264)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (1065 264)  (1065 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 264)  (1067 264)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 264)  (1068 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (38 8)  (1074 264)  (1074 264)  LC_4 Logic Functioning bit
 (45 8)  (1081 264)  (1081 264)  LC_4 Logic Functioning bit
 (47 8)  (1083 264)  (1083 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (1062 265)  (1062 265)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 265)  (1063 265)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 265)  (1064 265)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 265)  (1065 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 265)  (1067 265)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 265)  (1068 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1069 265)  (1069 265)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.input_2_4
 (34 9)  (1070 265)  (1070 265)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.input_2_4
 (38 9)  (1074 265)  (1074 265)  LC_4 Logic Functioning bit
 (39 9)  (1075 265)  (1075 265)  LC_4 Logic Functioning bit
 (41 9)  (1077 265)  (1077 265)  LC_4 Logic Functioning bit
 (15 12)  (1051 268)  (1051 268)  routing T_20_16.sp4_h_r_41 <X> T_20_16.lc_trk_g3_1
 (16 12)  (1052 268)  (1052 268)  routing T_20_16.sp4_h_r_41 <X> T_20_16.lc_trk_g3_1
 (17 12)  (1053 268)  (1053 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1054 268)  (1054 268)  routing T_20_16.sp4_h_r_41 <X> T_20_16.lc_trk_g3_1
 (22 12)  (1058 268)  (1058 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 268)  (1059 268)  routing T_20_16.sp4_h_r_27 <X> T_20_16.lc_trk_g3_3
 (24 12)  (1060 268)  (1060 268)  routing T_20_16.sp4_h_r_27 <X> T_20_16.lc_trk_g3_3
 (26 12)  (1062 268)  (1062 268)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 268)  (1063 268)  routing T_20_16.lc_trk_g1_4 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 268)  (1065 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 268)  (1066 268)  routing T_20_16.lc_trk_g1_4 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 268)  (1067 268)  routing T_20_16.lc_trk_g0_5 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 268)  (1068 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (38 12)  (1074 268)  (1074 268)  LC_6 Logic Functioning bit
 (39 12)  (1075 268)  (1075 268)  LC_6 Logic Functioning bit
 (41 12)  (1077 268)  (1077 268)  LC_6 Logic Functioning bit
 (45 12)  (1081 268)  (1081 268)  LC_6 Logic Functioning bit
 (47 12)  (1083 268)  (1083 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (18 13)  (1054 269)  (1054 269)  routing T_20_16.sp4_h_r_41 <X> T_20_16.lc_trk_g3_1
 (21 13)  (1057 269)  (1057 269)  routing T_20_16.sp4_h_r_27 <X> T_20_16.lc_trk_g3_3
 (26 13)  (1062 269)  (1062 269)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 269)  (1063 269)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 269)  (1064 269)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 269)  (1065 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (1068 269)  (1068 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1069 269)  (1069 269)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.input_2_6
 (34 13)  (1070 269)  (1070 269)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.input_2_6
 (38 13)  (1074 269)  (1074 269)  LC_6 Logic Functioning bit
 (0 14)  (1036 270)  (1036 270)  routing T_20_16.glb_netwk_4 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 270)  (1037 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1057 270)  (1057 270)  routing T_20_16.bnl_op_7 <X> T_20_16.lc_trk_g3_7
 (22 14)  (1058 270)  (1058 270)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (21 15)  (1057 271)  (1057 271)  routing T_20_16.bnl_op_7 <X> T_20_16.lc_trk_g3_7


LogicTile_21_16

 (0 0)  (1090 256)  (1090 256)  Negative Clock bit

 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (1117 258)  (1117 258)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 258)  (1119 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 258)  (1120 258)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 258)  (1122 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 258)  (1124 258)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 258)  (1126 258)  LC_1 Logic Functioning bit
 (38 2)  (1128 258)  (1128 258)  LC_1 Logic Functioning bit
 (45 2)  (1135 258)  (1135 258)  LC_1 Logic Functioning bit
 (47 2)  (1137 258)  (1137 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (1090 259)  (1090 259)  routing T_21_16.glb_netwk_1 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (26 3)  (1116 259)  (1116 259)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 259)  (1117 259)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 259)  (1118 259)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 259)  (1119 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 259)  (1120 259)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 259)  (1121 259)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 259)  (1126 259)  LC_1 Logic Functioning bit
 (37 3)  (1127 259)  (1127 259)  LC_1 Logic Functioning bit
 (38 3)  (1128 259)  (1128 259)  LC_1 Logic Functioning bit
 (39 3)  (1129 259)  (1129 259)  LC_1 Logic Functioning bit
 (40 3)  (1130 259)  (1130 259)  LC_1 Logic Functioning bit
 (42 3)  (1132 259)  (1132 259)  LC_1 Logic Functioning bit
 (1 4)  (1091 260)  (1091 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1113 260)  (1113 260)  routing T_21_16.sp12_h_l_16 <X> T_21_16.lc_trk_g1_3
 (0 5)  (1090 261)  (1090 261)  routing T_21_16.glb_netwk_3 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (21 5)  (1111 261)  (1111 261)  routing T_21_16.sp12_h_l_16 <X> T_21_16.lc_trk_g1_3
 (22 6)  (1112 262)  (1112 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1113 262)  (1113 262)  routing T_21_16.sp4_v_b_23 <X> T_21_16.lc_trk_g1_7
 (24 6)  (1114 262)  (1114 262)  routing T_21_16.sp4_v_b_23 <X> T_21_16.lc_trk_g1_7
 (4 10)  (1094 266)  (1094 266)  routing T_21_16.sp4_h_r_6 <X> T_21_16.sp4_v_t_43
 (5 11)  (1095 267)  (1095 267)  routing T_21_16.sp4_h_r_6 <X> T_21_16.sp4_v_t_43
 (22 13)  (1112 269)  (1112 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1113 269)  (1113 269)  routing T_21_16.sp4_v_b_42 <X> T_21_16.lc_trk_g3_2
 (24 13)  (1114 269)  (1114 269)  routing T_21_16.sp4_v_b_42 <X> T_21_16.lc_trk_g3_2
 (0 14)  (1090 270)  (1090 270)  routing T_21_16.glb_netwk_4 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 270)  (1091 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_16

 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_7 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 258)  (1145 258)  routing T_22_16.glb_netwk_7 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 259)  (1144 259)  routing T_22_16.glb_netwk_7 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (1 4)  (1145 260)  (1145 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1144 261)  (1144 261)  routing T_22_16.glb_netwk_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (14 7)  (1158 263)  (1158 263)  routing T_22_16.sp12_h_r_20 <X> T_22_16.lc_trk_g1_4
 (16 7)  (1160 263)  (1160 263)  routing T_22_16.sp12_h_r_20 <X> T_22_16.lc_trk_g1_4
 (17 7)  (1161 263)  (1161 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 10)  (1166 266)  (1166 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1167 266)  (1167 266)  routing T_22_16.sp12_v_b_23 <X> T_22_16.lc_trk_g2_7
 (21 11)  (1165 267)  (1165 267)  routing T_22_16.sp12_v_b_23 <X> T_22_16.lc_trk_g2_7
 (22 11)  (1166 267)  (1166 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 12)  (1170 268)  (1170 268)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (1172 268)  (1172 268)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 268)  (1173 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 268)  (1174 268)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 268)  (1175 268)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 268)  (1176 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 268)  (1178 268)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 268)  (1180 268)  LC_6 Logic Functioning bit
 (38 12)  (1182 268)  (1182 268)  LC_6 Logic Functioning bit
 (45 12)  (1189 268)  (1189 268)  LC_6 Logic Functioning bit
 (46 12)  (1190 268)  (1190 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (1170 269)  (1170 269)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 269)  (1172 269)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 269)  (1173 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 269)  (1174 269)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 269)  (1180 269)  LC_6 Logic Functioning bit
 (37 13)  (1181 269)  (1181 269)  LC_6 Logic Functioning bit
 (38 13)  (1182 269)  (1182 269)  LC_6 Logic Functioning bit
 (39 13)  (1183 269)  (1183 269)  LC_6 Logic Functioning bit
 (41 13)  (1185 269)  (1185 269)  LC_6 Logic Functioning bit
 (43 13)  (1187 269)  (1187 269)  LC_6 Logic Functioning bit
 (0 14)  (1144 270)  (1144 270)  routing T_22_16.glb_netwk_4 <X> T_22_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 270)  (1145 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1165 270)  (1165 270)  routing T_22_16.sp12_v_b_7 <X> T_22_16.lc_trk_g3_7
 (22 14)  (1166 270)  (1166 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1168 270)  (1168 270)  routing T_22_16.sp12_v_b_7 <X> T_22_16.lc_trk_g3_7
 (26 14)  (1170 270)  (1170 270)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (1172 270)  (1172 270)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 270)  (1173 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 270)  (1174 270)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 270)  (1175 270)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 270)  (1176 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 270)  (1177 270)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 270)  (1178 270)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 270)  (1180 270)  LC_7 Logic Functioning bit
 (38 14)  (1182 270)  (1182 270)  LC_7 Logic Functioning bit
 (45 14)  (1189 270)  (1189 270)  LC_7 Logic Functioning bit
 (46 14)  (1190 270)  (1190 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (21 15)  (1165 271)  (1165 271)  routing T_22_16.sp12_v_b_7 <X> T_22_16.lc_trk_g3_7
 (27 15)  (1171 271)  (1171 271)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 271)  (1173 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 271)  (1174 271)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 271)  (1175 271)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 271)  (1180 271)  LC_7 Logic Functioning bit
 (37 15)  (1181 271)  (1181 271)  LC_7 Logic Functioning bit
 (38 15)  (1182 271)  (1182 271)  LC_7 Logic Functioning bit
 (39 15)  (1183 271)  (1183 271)  LC_7 Logic Functioning bit
 (40 15)  (1184 271)  (1184 271)  LC_7 Logic Functioning bit
 (42 15)  (1186 271)  (1186 271)  LC_7 Logic Functioning bit


LogicTile_24_16

 (3 2)  (1255 258)  (1255 258)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23
 (3 3)  (1255 259)  (1255 259)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23


RAM_Tile_25_16

 (5 10)  (1311 266)  (1311 266)  routing T_25_16.sp4_h_r_3 <X> T_25_16.sp4_h_l_43
 (4 11)  (1310 267)  (1310 267)  routing T_25_16.sp4_h_r_3 <X> T_25_16.sp4_h_l_43


LogicTile_26_16

 (19 15)  (1367 271)  (1367 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_28_16

 (3 1)  (1459 257)  (1459 257)  routing T_28_16.sp12_h_l_23 <X> T_28_16.sp12_v_b_0


LogicTile_30_16

 (3 1)  (1567 257)  (1567 257)  routing T_30_16.sp12_h_l_23 <X> T_30_16.sp12_v_b_0


LogicTile_32_16

 (3 1)  (1675 257)  (1675 257)  routing T_32_16.sp12_h_l_23 <X> T_32_16.sp12_v_b_0


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (17 5)  (1743 261)  (1743 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 263)  (1734 263)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



RAM_Tile_8_15

 (3 8)  (399 248)  (399 248)  routing T_8_15.sp12_h_r_1 <X> T_8_15.sp12_v_b_1
 (3 9)  (399 249)  (399 249)  routing T_8_15.sp12_h_r_1 <X> T_8_15.sp12_v_b_1


LogicTile_11_15

 (5 5)  (551 245)  (551 245)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_b_3


LogicTile_12_15

 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 6)  (621 246)  (621 246)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 12)  (625 252)  (625 252)  routing T_12_15.sp4_v_b_26 <X> T_12_15.lc_trk_g3_2
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (623 253)  (623 253)  routing T_12_15.sp4_v_b_26 <X> T_12_15.lc_trk_g3_2
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (621 254)  (621 254)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 254)  (624 254)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g3_7
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 254)  (631 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 254)  (633 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 254)  (634 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (43 14)  (643 254)  (643 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 255)  (628 255)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 255)  (630 255)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (38 15)  (638 255)  (638 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit
 (44 15)  (644 255)  (644 255)  LC_7 Logic Functioning bit
 (46 15)  (646 255)  (646 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_15

 (21 0)  (675 240)  (675 240)  routing T_13_15.sp4_h_r_11 <X> T_13_15.lc_trk_g0_3
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (677 240)  (677 240)  routing T_13_15.sp4_h_r_11 <X> T_13_15.lc_trk_g0_3
 (24 0)  (678 240)  (678 240)  routing T_13_15.sp4_h_r_11 <X> T_13_15.lc_trk_g0_3
 (14 1)  (668 241)  (668 241)  routing T_13_15.sp4_h_r_0 <X> T_13_15.lc_trk_g0_0
 (15 1)  (669 241)  (669 241)  routing T_13_15.sp4_h_r_0 <X> T_13_15.lc_trk_g0_0
 (16 1)  (670 241)  (670 241)  routing T_13_15.sp4_h_r_0 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 242)  (668 242)  routing T_13_15.sp4_h_l_1 <X> T_13_15.lc_trk_g0_4
 (15 2)  (669 242)  (669 242)  routing T_13_15.sp4_h_r_13 <X> T_13_15.lc_trk_g0_5
 (16 2)  (670 242)  (670 242)  routing T_13_15.sp4_h_r_13 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 242)  (672 242)  routing T_13_15.sp4_h_r_13 <X> T_13_15.lc_trk_g0_5
 (15 3)  (669 243)  (669 243)  routing T_13_15.sp4_h_l_1 <X> T_13_15.lc_trk_g0_4
 (16 3)  (670 243)  (670 243)  routing T_13_15.sp4_h_l_1 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (14 6)  (668 246)  (668 246)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g1_4
 (14 7)  (668 247)  (668 247)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g1_4
 (16 7)  (670 247)  (670 247)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 10)  (680 250)  (680 250)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 250)  (689 250)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.input_2_5
 (40 10)  (694 250)  (694 250)  LC_5 Logic Functioning bit
 (42 10)  (696 250)  (696 250)  LC_5 Logic Functioning bit
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 251)  (677 251)  routing T_13_15.sp4_h_r_30 <X> T_13_15.lc_trk_g2_6
 (24 11)  (678 251)  (678 251)  routing T_13_15.sp4_h_r_30 <X> T_13_15.lc_trk_g2_6
 (25 11)  (679 251)  (679 251)  routing T_13_15.sp4_h_r_30 <X> T_13_15.lc_trk_g2_6
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (688 251)  (688 251)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.input_2_5
 (40 11)  (694 251)  (694 251)  LC_5 Logic Functioning bit
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (14 12)  (668 252)  (668 252)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g3_0
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 252)  (682 252)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (50 12)  (704 252)  (704 252)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (705 252)  (705 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (668 253)  (668 253)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g3_0
 (16 13)  (670 253)  (670 253)  routing T_13_15.sp4_v_t_21 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 253)  (677 253)  routing T_13_15.sp4_v_b_42 <X> T_13_15.lc_trk_g3_2
 (24 13)  (678 253)  (678 253)  routing T_13_15.sp4_v_b_42 <X> T_13_15.lc_trk_g3_2
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (46 13)  (700 253)  (700 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (16 14)  (670 254)  (670 254)  routing T_13_15.sp4_v_t_16 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 254)  (672 254)  routing T_13_15.sp4_v_t_16 <X> T_13_15.lc_trk_g3_5
 (27 14)  (681 254)  (681 254)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 254)  (684 254)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 254)  (685 254)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 254)  (687 254)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (38 14)  (692 254)  (692 254)  LC_7 Logic Functioning bit
 (26 15)  (680 255)  (680 255)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 255)  (681 255)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_7/in_3


LogicTile_14_15

 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (44 0)  (752 240)  (752 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (45 1)  (753 241)  (753 241)  LC_0 Logic Functioning bit
 (50 1)  (758 241)  (758 241)  Carry_In_Mux bit 

 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (44 2)  (752 242)  (752 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (0 3)  (708 243)  (708 243)  routing T_14_15.glb_netwk_1 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (45 3)  (753 243)  (753 243)  LC_1 Logic Functioning bit
 (21 4)  (729 244)  (729 244)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 244)  (733 244)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g1_2
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (39 4)  (747 244)  (747 244)  LC_2 Logic Functioning bit
 (44 4)  (752 244)  (752 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 245)  (748 245)  LC_2 Logic Functioning bit
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (45 5)  (753 245)  (753 245)  LC_2 Logic Functioning bit
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g1_5
 (21 6)  (729 246)  (729 246)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g1_7
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 246)  (733 246)  routing T_14_15.wire_logic_cluster/lc_6/out <X> T_14_15.lc_trk_g1_6
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (44 6)  (752 246)  (752 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 247)  (748 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (45 7)  (753 247)  (753 247)  LC_3 Logic Functioning bit
 (51 7)  (759 247)  (759 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (44 8)  (752 248)  (752 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (45 9)  (753 249)  (753 249)  LC_4 Logic Functioning bit
 (13 10)  (721 250)  (721 250)  routing T_14_15.sp4_h_r_8 <X> T_14_15.sp4_v_t_45
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (44 10)  (752 250)  (752 250)  LC_5 Logic Functioning bit
 (45 10)  (753 250)  (753 250)  LC_5 Logic Functioning bit
 (12 11)  (720 251)  (720 251)  routing T_14_15.sp4_h_r_8 <X> T_14_15.sp4_v_t_45
 (40 11)  (748 251)  (748 251)  LC_5 Logic Functioning bit
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (42 11)  (750 251)  (750 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (45 11)  (753 251)  (753 251)  LC_5 Logic Functioning bit
 (14 12)  (722 252)  (722 252)  routing T_14_15.wire_logic_cluster/lc_0/out <X> T_14_15.lc_trk_g3_0
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g3_1
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (44 12)  (752 252)  (752 252)  LC_6 Logic Functioning bit
 (45 12)  (753 252)  (753 252)  LC_6 Logic Functioning bit
 (5 13)  (713 253)  (713 253)  routing T_14_15.sp4_h_r_9 <X> T_14_15.sp4_v_b_9
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (748 253)  (748 253)  LC_6 Logic Functioning bit
 (41 13)  (749 253)  (749 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (43 13)  (751 253)  (751 253)  LC_6 Logic Functioning bit
 (45 13)  (753 253)  (753 253)  LC_6 Logic Functioning bit
 (0 14)  (708 254)  (708 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 254)  (722 254)  routing T_14_15.wire_logic_cluster/lc_4/out <X> T_14_15.lc_trk_g3_4
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (735 254)  (735 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 254)  (738 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (45 14)  (753 254)  (753 254)  LC_7 Logic Functioning bit
 (0 15)  (708 255)  (708 255)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 255)  (709 255)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (726 255)  (726 255)  routing T_14_15.sp4_r_v_b_45 <X> T_14_15.lc_trk_g3_5
 (30 15)  (738 255)  (738 255)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (41 15)  (749 255)  (749 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit
 (45 15)  (753 255)  (753 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 240)  (786 240)  routing T_15_15.top_op_3 <X> T_15_15.lc_trk_g0_3
 (21 1)  (783 241)  (783 241)  routing T_15_15.top_op_3 <X> T_15_15.lc_trk_g0_3
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 242)  (776 242)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g0_4
 (14 3)  (776 243)  (776 243)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g0_4
 (15 3)  (777 243)  (777 243)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g0_4
 (16 3)  (778 243)  (778 243)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g0_4
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (784 243)  (784 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 243)  (786 243)  routing T_15_15.bot_op_6 <X> T_15_15.lc_trk_g0_6
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (788 244)  (788 244)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (46 4)  (808 244)  (808 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (813 244)  (813 244)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (815 244)  (815 244)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (21 5)  (783 245)  (783 245)  routing T_15_15.sp4_r_v_b_27 <X> T_15_15.lc_trk_g1_3
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 245)  (786 245)  routing T_15_15.bot_op_2 <X> T_15_15.lc_trk_g1_2
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 245)  (794 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (796 245)  (796 245)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.input_2_2
 (35 5)  (797 245)  (797 245)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.input_2_2
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (40 5)  (802 245)  (802 245)  LC_2 Logic Functioning bit
 (53 5)  (815 245)  (815 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (788 246)  (788 246)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 246)  (790 246)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 246)  (797 246)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_3
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (41 6)  (803 246)  (803 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (46 6)  (808 246)  (808 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (809 246)  (809 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (776 247)  (776 247)  routing T_15_15.top_op_4 <X> T_15_15.lc_trk_g1_4
 (15 7)  (777 247)  (777 247)  routing T_15_15.top_op_4 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (780 247)  (780 247)  routing T_15_15.sp4_r_v_b_29 <X> T_15_15.lc_trk_g1_5
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 247)  (786 247)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g1_6
 (25 7)  (787 247)  (787 247)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g1_6
 (26 7)  (788 247)  (788 247)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 247)  (789 247)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 247)  (794 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (795 247)  (795 247)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_3
 (34 7)  (796 247)  (796 247)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_3
 (35 7)  (797 247)  (797 247)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_3
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (38 7)  (800 247)  (800 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (40 7)  (802 247)  (802 247)  LC_3 Logic Functioning bit
 (41 7)  (803 247)  (803 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (44 7)  (806 247)  (806 247)  LC_3 Logic Functioning bit
 (26 8)  (788 248)  (788 248)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 248)  (797 248)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_4
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (41 8)  (803 248)  (803 248)  LC_4 Logic Functioning bit
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (46 8)  (808 248)  (808 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (788 249)  (788 249)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 249)  (792 249)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 249)  (794 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (795 249)  (795 249)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_4
 (38 9)  (800 249)  (800 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (44 9)  (806 249)  (806 249)  LC_4 Logic Functioning bit
 (5 10)  (767 250)  (767 250)  routing T_15_15.sp4_v_t_43 <X> T_15_15.sp4_h_l_43
 (14 10)  (776 250)  (776 250)  routing T_15_15.sp4_h_r_36 <X> T_15_15.lc_trk_g2_4
 (6 11)  (768 251)  (768 251)  routing T_15_15.sp4_v_t_43 <X> T_15_15.sp4_h_l_43
 (15 11)  (777 251)  (777 251)  routing T_15_15.sp4_h_r_36 <X> T_15_15.lc_trk_g2_4
 (16 11)  (778 251)  (778 251)  routing T_15_15.sp4_h_r_36 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 12)  (783 252)  (783 252)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g3_3
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (14 13)  (776 253)  (776 253)  routing T_15_15.sp12_v_b_16 <X> T_15_15.lc_trk_g3_0
 (16 13)  (778 253)  (778 253)  routing T_15_15.sp12_v_b_16 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (0 14)  (762 254)  (762 254)  routing T_15_15.glb_netwk_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (785 255)  (785 255)  routing T_15_15.sp12_v_b_14 <X> T_15_15.lc_trk_g3_6


LogicTile_16_15

 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (45 0)  (861 240)  (861 240)  LC_0 Logic Functioning bit
 (26 1)  (842 241)  (842 241)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 241)  (843 241)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (47 1)  (863 241)  (863 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (864 241)  (864 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (821 242)  (821 242)  routing T_16_15.sp4_v_t_43 <X> T_16_15.sp4_h_l_37
 (17 2)  (833 242)  (833 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (4 3)  (820 243)  (820 243)  routing T_16_15.sp4_v_t_43 <X> T_16_15.sp4_h_l_37
 (6 3)  (822 243)  (822 243)  routing T_16_15.sp4_v_t_43 <X> T_16_15.sp4_h_l_37
 (18 3)  (834 243)  (834 243)  routing T_16_15.sp4_r_v_b_29 <X> T_16_15.lc_trk_g0_5
 (0 4)  (816 244)  (816 244)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (1 4)  (817 244)  (817 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 245)  (817 245)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (22 9)  (838 249)  (838 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 249)  (839 249)  routing T_16_15.sp4_v_b_42 <X> T_16_15.lc_trk_g2_2
 (24 9)  (840 249)  (840 249)  routing T_16_15.sp4_v_b_42 <X> T_16_15.lc_trk_g2_2
 (21 12)  (837 252)  (837 252)  routing T_16_15.sp4_v_t_14 <X> T_16_15.lc_trk_g3_3
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (839 252)  (839 252)  routing T_16_15.sp4_v_t_14 <X> T_16_15.lc_trk_g3_3
 (15 13)  (831 253)  (831 253)  routing T_16_15.sp4_v_t_29 <X> T_16_15.lc_trk_g3_0
 (16 13)  (832 253)  (832 253)  routing T_16_15.sp4_v_t_29 <X> T_16_15.lc_trk_g3_0
 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_15

 (3 12)  (877 252)  (877 252)  routing T_17_15.sp12_v_t_22 <X> T_17_15.sp12_h_r_1
 (13 15)  (887 255)  (887 255)  routing T_17_15.sp4_v_b_6 <X> T_17_15.sp4_h_l_46


LogicTile_18_15

 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (932 244)  (932 244)  routing T_18_15.sp4_h_l_44 <X> T_18_15.sp4_v_b_3
 (6 4)  (934 244)  (934 244)  routing T_18_15.sp4_h_l_44 <X> T_18_15.sp4_v_b_3
 (14 4)  (942 244)  (942 244)  routing T_18_15.sp12_h_r_0 <X> T_18_15.lc_trk_g1_0
 (0 5)  (928 245)  (928 245)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (5 5)  (933 245)  (933 245)  routing T_18_15.sp4_h_l_44 <X> T_18_15.sp4_v_b_3
 (14 5)  (942 245)  (942 245)  routing T_18_15.sp12_h_r_0 <X> T_18_15.lc_trk_g1_0
 (15 5)  (943 245)  (943 245)  routing T_18_15.sp12_h_r_0 <X> T_18_15.lc_trk_g1_0
 (17 5)  (945 245)  (945 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (3 6)  (931 246)  (931 246)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_t_23
 (3 7)  (931 247)  (931 247)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_t_23
 (28 10)  (956 250)  (956 250)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 250)  (958 250)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 250)  (959 250)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 250)  (961 250)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 250)  (962 250)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (37 10)  (965 250)  (965 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (39 10)  (967 250)  (967 250)  LC_5 Logic Functioning bit
 (41 10)  (969 250)  (969 250)  LC_5 Logic Functioning bit
 (43 10)  (971 250)  (971 250)  LC_5 Logic Functioning bit
 (45 10)  (973 250)  (973 250)  LC_5 Logic Functioning bit
 (14 11)  (942 251)  (942 251)  routing T_18_15.sp12_v_b_20 <X> T_18_15.lc_trk_g2_4
 (16 11)  (944 251)  (944 251)  routing T_18_15.sp12_v_b_20 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (27 11)  (955 251)  (955 251)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 251)  (957 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 251)  (959 251)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 251)  (965 251)  LC_5 Logic Functioning bit
 (39 11)  (967 251)  (967 251)  LC_5 Logic Functioning bit
 (48 11)  (976 251)  (976 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (6 13)  (934 253)  (934 253)  routing T_18_15.sp4_h_l_44 <X> T_18_15.sp4_h_r_9
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (949 254)  (949 254)  routing T_18_15.sp12_v_b_7 <X> T_18_15.lc_trk_g3_7
 (22 14)  (950 254)  (950 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (952 254)  (952 254)  routing T_18_15.sp12_v_b_7 <X> T_18_15.lc_trk_g3_7
 (5 15)  (933 255)  (933 255)  routing T_18_15.sp4_h_l_44 <X> T_18_15.sp4_v_t_44
 (12 15)  (940 255)  (940 255)  routing T_18_15.sp4_h_l_46 <X> T_18_15.sp4_v_t_46
 (21 15)  (949 255)  (949 255)  routing T_18_15.sp12_v_b_7 <X> T_18_15.lc_trk_g3_7


LogicTile_19_15

 (14 2)  (996 242)  (996 242)  routing T_19_15.sp4_h_l_9 <X> T_19_15.lc_trk_g0_4
 (14 3)  (996 243)  (996 243)  routing T_19_15.sp4_h_l_9 <X> T_19_15.lc_trk_g0_4
 (15 3)  (997 243)  (997 243)  routing T_19_15.sp4_h_l_9 <X> T_19_15.lc_trk_g0_4
 (16 3)  (998 243)  (998 243)  routing T_19_15.sp4_h_l_9 <X> T_19_15.lc_trk_g0_4
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (3 8)  (985 248)  (985 248)  routing T_19_15.sp12_h_r_1 <X> T_19_15.sp12_v_b_1
 (3 9)  (985 249)  (985 249)  routing T_19_15.sp12_h_r_1 <X> T_19_15.sp12_v_b_1
 (17 11)  (999 251)  (999 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (4 12)  (986 252)  (986 252)  routing T_19_15.sp4_v_t_36 <X> T_19_15.sp4_v_b_9
 (6 12)  (988 252)  (988 252)  routing T_19_15.sp4_v_t_36 <X> T_19_15.sp4_v_b_9
 (29 14)  (1011 254)  (1011 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 254)  (1012 254)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 254)  (1013 254)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 254)  (1014 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 254)  (1015 254)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 254)  (1019 254)  LC_7 Logic Functioning bit
 (39 14)  (1021 254)  (1021 254)  LC_7 Logic Functioning bit
 (51 14)  (1033 254)  (1033 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (37 15)  (1019 255)  (1019 255)  LC_7 Logic Functioning bit
 (39 15)  (1021 255)  (1021 255)  LC_7 Logic Functioning bit


LogicTile_21_15

 (8 11)  (1098 251)  (1098 251)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_42
 (9 11)  (1099 251)  (1099 251)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_42
 (10 11)  (1100 251)  (1100 251)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_42


LogicTile_22_15

 (3 6)  (1147 246)  (1147 246)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_v_t_23
 (3 7)  (1147 247)  (1147 247)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_v_t_23
 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_15

 (0 2)  (1348 242)  (1348 242)  routing T_26_15.glb_netwk_7 <X> T_26_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 242)  (1349 242)  routing T_26_15.glb_netwk_7 <X> T_26_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 242)  (1350 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1348 243)  (1348 243)  routing T_26_15.glb_netwk_7 <X> T_26_15.wire_logic_cluster/lc_7/clk
 (14 3)  (1362 243)  (1362 243)  routing T_26_15.sp4_h_r_4 <X> T_26_15.lc_trk_g0_4
 (15 3)  (1363 243)  (1363 243)  routing T_26_15.sp4_h_r_4 <X> T_26_15.lc_trk_g0_4
 (16 3)  (1364 243)  (1364 243)  routing T_26_15.sp4_h_r_4 <X> T_26_15.lc_trk_g0_4
 (17 3)  (1365 243)  (1365 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (1 4)  (1349 244)  (1349 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1348 245)  (1348 245)  routing T_26_15.glb_netwk_3 <X> T_26_15.wire_logic_cluster/lc_7/cen
 (26 6)  (1374 246)  (1374 246)  routing T_26_15.lc_trk_g2_7 <X> T_26_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (1377 246)  (1377 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1378 246)  (1378 246)  routing T_26_15.lc_trk_g0_4 <X> T_26_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (1379 246)  (1379 246)  routing T_26_15.lc_trk_g3_7 <X> T_26_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1380 246)  (1380 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1381 246)  (1381 246)  routing T_26_15.lc_trk_g3_7 <X> T_26_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1382 246)  (1382 246)  routing T_26_15.lc_trk_g3_7 <X> T_26_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 246)  (1384 246)  LC_3 Logic Functioning bit
 (38 6)  (1386 246)  (1386 246)  LC_3 Logic Functioning bit
 (45 6)  (1393 246)  (1393 246)  LC_3 Logic Functioning bit
 (47 6)  (1395 246)  (1395 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (1374 247)  (1374 247)  routing T_26_15.lc_trk_g2_7 <X> T_26_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1376 247)  (1376 247)  routing T_26_15.lc_trk_g2_7 <X> T_26_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1377 247)  (1377 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1379 247)  (1379 247)  routing T_26_15.lc_trk_g3_7 <X> T_26_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (1384 247)  (1384 247)  LC_3 Logic Functioning bit
 (37 7)  (1385 247)  (1385 247)  LC_3 Logic Functioning bit
 (38 7)  (1386 247)  (1386 247)  LC_3 Logic Functioning bit
 (39 7)  (1387 247)  (1387 247)  LC_3 Logic Functioning bit
 (40 7)  (1388 247)  (1388 247)  LC_3 Logic Functioning bit
 (42 7)  (1390 247)  (1390 247)  LC_3 Logic Functioning bit
 (22 10)  (1370 250)  (1370 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1371 250)  (1371 250)  routing T_26_15.sp12_v_b_23 <X> T_26_15.lc_trk_g2_7
 (21 11)  (1369 251)  (1369 251)  routing T_26_15.sp12_v_b_23 <X> T_26_15.lc_trk_g2_7
 (0 14)  (1348 254)  (1348 254)  routing T_26_15.glb_netwk_4 <X> T_26_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 254)  (1349 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1369 254)  (1369 254)  routing T_26_15.sp12_v_b_7 <X> T_26_15.lc_trk_g3_7
 (22 14)  (1370 254)  (1370 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1372 254)  (1372 254)  routing T_26_15.sp12_v_b_7 <X> T_26_15.lc_trk_g3_7
 (21 15)  (1369 255)  (1369 255)  routing T_26_15.sp12_v_b_7 <X> T_26_15.lc_trk_g3_7


LogicTile_29_15

 (3 9)  (1513 249)  (1513 249)  routing T_29_15.sp12_h_l_22 <X> T_29_15.sp12_v_b_1


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (8 6)  (1572 246)  (1572 246)  routing T_30_15.sp4_v_t_47 <X> T_30_15.sp4_h_l_41
 (9 6)  (1573 246)  (1573 246)  routing T_30_15.sp4_v_t_47 <X> T_30_15.sp4_h_l_41
 (10 6)  (1574 246)  (1574 246)  routing T_30_15.sp4_v_t_47 <X> T_30_15.sp4_h_l_41


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_3_14

 (3 6)  (129 230)  (129 230)  routing T_3_14.sp12_h_r_0 <X> T_3_14.sp12_v_t_23
 (3 7)  (129 231)  (129 231)  routing T_3_14.sp12_h_r_0 <X> T_3_14.sp12_v_t_23
 (3 8)  (129 232)  (129 232)  routing T_3_14.sp12_h_r_1 <X> T_3_14.sp12_v_b_1
 (3 9)  (129 233)  (129 233)  routing T_3_14.sp12_h_r_1 <X> T_3_14.sp12_v_b_1
 (3 14)  (129 238)  (129 238)  routing T_3_14.sp12_h_r_1 <X> T_3_14.sp12_v_t_22
 (3 15)  (129 239)  (129 239)  routing T_3_14.sp12_h_r_1 <X> T_3_14.sp12_v_t_22


LogicTile_13_14

 (13 1)  (667 225)  (667 225)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_h_r_2
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (40 12)  (694 236)  (694 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (42 12)  (696 236)  (696 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (48 12)  (702 236)  (702 236)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (706 236)  (706 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (40 13)  (694 237)  (694 237)  LC_6 Logic Functioning bit
 (41 13)  (695 237)  (695 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.sp4_r_v_b_46 <X> T_13_14.lc_trk_g3_6


LogicTile_14_14

 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g1_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (52 0)  (760 224)  (760 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (722 228)  (722 228)  routing T_14_14.wire_logic_cluster/lc_0/out <X> T_14_14.lc_trk_g1_0
 (17 5)  (725 229)  (725 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (25 8)  (733 232)  (733 232)  routing T_14_14.rgt_op_2 <X> T_14_14.lc_trk_g2_2
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 233)  (732 233)  routing T_14_14.rgt_op_2 <X> T_14_14.lc_trk_g2_2
 (21 10)  (729 234)  (729 234)  routing T_14_14.wire_logic_cluster/lc_7/out <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (732 235)  (732 235)  routing T_14_14.tnl_op_6 <X> T_14_14.lc_trk_g2_6
 (25 11)  (733 235)  (733 235)  routing T_14_14.tnl_op_6 <X> T_14_14.lc_trk_g2_6
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 237)  (732 237)  routing T_14_14.tnl_op_2 <X> T_14_14.lc_trk_g3_2
 (25 13)  (733 237)  (733 237)  routing T_14_14.tnl_op_2 <X> T_14_14.lc_trk_g3_2
 (0 14)  (708 238)  (708 238)  routing T_14_14.glb_netwk_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 238)  (723 238)  routing T_14_14.rgt_op_5 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 238)  (726 238)  routing T_14_14.rgt_op_5 <X> T_14_14.lc_trk_g3_5
 (26 14)  (734 238)  (734 238)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 238)  (735 238)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 238)  (736 238)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 238)  (738 238)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 238)  (741 238)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 238)  (743 238)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_7
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (41 14)  (749 238)  (749 238)  LC_7 Logic Functioning bit
 (43 14)  (751 238)  (751 238)  LC_7 Logic Functioning bit
 (45 14)  (753 238)  (753 238)  LC_7 Logic Functioning bit
 (48 14)  (756 238)  (756 238)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (731 239)  (731 239)  routing T_14_14.sp4_v_b_46 <X> T_14_14.lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.sp4_v_b_46 <X> T_14_14.lc_trk_g3_6
 (26 15)  (734 239)  (734 239)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 239)  (736 239)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 239)  (739 239)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 239)  (740 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (741 239)  (741 239)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_7
 (34 15)  (742 239)  (742 239)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_7
 (35 15)  (743 239)  (743 239)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_7
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit
 (38 15)  (746 239)  (746 239)  LC_7 Logic Functioning bit
 (40 15)  (748 239)  (748 239)  LC_7 Logic Functioning bit
 (41 15)  (749 239)  (749 239)  LC_7 Logic Functioning bit
 (42 15)  (750 239)  (750 239)  LC_7 Logic Functioning bit
 (43 15)  (751 239)  (751 239)  LC_7 Logic Functioning bit
 (44 15)  (752 239)  (752 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (789 226)  (789 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 226)  (795 226)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (26 3)  (788 227)  (788 227)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 227)  (790 227)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 227)  (793 227)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 228)  (793 228)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (45 4)  (807 228)  (807 228)  LC_2 Logic Functioning bit
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 232)  (780 232)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g2_1
 (22 8)  (784 232)  (784 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 232)  (785 232)  routing T_15_14.sp4_v_t_30 <X> T_15_14.lc_trk_g2_3
 (24 8)  (786 232)  (786 232)  routing T_15_14.sp4_v_t_30 <X> T_15_14.lc_trk_g2_3
 (3 9)  (765 233)  (765 233)  routing T_15_14.sp12_h_l_22 <X> T_15_14.sp12_v_b_1
 (22 9)  (784 233)  (784 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (785 233)  (785 233)  routing T_15_14.sp4_h_l_15 <X> T_15_14.lc_trk_g2_2
 (24 9)  (786 233)  (786 233)  routing T_15_14.sp4_h_l_15 <X> T_15_14.lc_trk_g2_2
 (25 9)  (787 233)  (787 233)  routing T_15_14.sp4_h_l_15 <X> T_15_14.lc_trk_g2_2
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 234)  (780 234)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g2_5
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (43 10)  (805 234)  (805 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (26 11)  (788 235)  (788 235)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 235)  (790 235)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 235)  (794 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (795 235)  (795 235)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.input_2_5
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (28 12)  (790 236)  (790 236)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 236)  (795 236)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 236)  (802 236)  LC_6 Logic Functioning bit
 (42 12)  (804 236)  (804 236)  LC_6 Logic Functioning bit
 (18 13)  (780 237)  (780 237)  routing T_15_14.sp4_r_v_b_41 <X> T_15_14.lc_trk_g3_1
 (40 13)  (802 237)  (802 237)  LC_6 Logic Functioning bit
 (42 13)  (804 237)  (804 237)  LC_6 Logic Functioning bit


LogicTile_17_14

 (19 6)  (893 230)  (893 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_19_14

 (3 0)  (985 224)  (985 224)  routing T_19_14.sp12_v_t_23 <X> T_19_14.sp12_v_b_0
 (6 4)  (988 228)  (988 228)  routing T_19_14.sp4_v_t_37 <X> T_19_14.sp4_v_b_3
 (5 5)  (987 229)  (987 229)  routing T_19_14.sp4_v_t_37 <X> T_19_14.sp4_v_b_3


LogicTile_26_14

 (3 6)  (1351 230)  (1351 230)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_v_t_23
 (3 7)  (1351 231)  (1351 231)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_v_t_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_14_13

 (13 14)  (721 222)  (721 222)  routing T_14_13.sp4_v_b_11 <X> T_14_13.sp4_v_t_46


LogicTile_16_13

 (8 7)  (824 215)  (824 215)  routing T_16_13.sp4_v_b_1 <X> T_16_13.sp4_v_t_41
 (10 7)  (826 215)  (826 215)  routing T_16_13.sp4_v_b_1 <X> T_16_13.sp4_v_t_41


LogicTile_17_13

 (3 8)  (877 216)  (877 216)  routing T_17_13.sp12_v_t_22 <X> T_17_13.sp12_v_b_1


LogicTile_19_13

 (3 12)  (985 220)  (985 220)  routing T_19_13.sp12_v_t_22 <X> T_19_13.sp12_h_r_1


LogicTile_20_13

 (19 2)  (1055 210)  (1055 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_29_13

 (19 3)  (1529 211)  (1529 211)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_31_13

 (3 9)  (1621 217)  (1621 217)  routing T_31_13.sp12_h_l_22 <X> T_31_13.sp12_v_b_1


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


LogicTile_11_12

 (13 13)  (559 205)  (559 205)  routing T_11_12.sp4_v_t_43 <X> T_11_12.sp4_h_r_11


LogicTile_12_12

 (3 7)  (603 199)  (603 199)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_v_t_23
 (6 12)  (606 204)  (606 204)  routing T_12_12.sp4_h_r_4 <X> T_12_12.sp4_v_b_9


LogicTile_14_12

 (15 11)  (723 203)  (723 203)  routing T_14_12.sp4_v_t_33 <X> T_14_12.lc_trk_g2_4
 (16 11)  (724 203)  (724 203)  routing T_14_12.sp4_v_t_33 <X> T_14_12.lc_trk_g2_4
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (2 12)  (710 204)  (710 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (26 12)  (734 204)  (734 204)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 204)  (739 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 204)  (741 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 204)  (742 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 204)  (748 204)  LC_6 Logic Functioning bit
 (42 12)  (750 204)  (750 204)  LC_6 Logic Functioning bit
 (46 12)  (754 204)  (754 204)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (25 14)  (733 206)  (733 206)  routing T_14_12.sp4_h_r_46 <X> T_14_12.lc_trk_g3_6
 (22 15)  (730 207)  (730 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (731 207)  (731 207)  routing T_14_12.sp4_h_r_46 <X> T_14_12.lc_trk_g3_6
 (24 15)  (732 207)  (732 207)  routing T_14_12.sp4_h_r_46 <X> T_14_12.lc_trk_g3_6
 (25 15)  (733 207)  (733 207)  routing T_14_12.sp4_h_r_46 <X> T_14_12.lc_trk_g3_6


LogicTile_16_12

 (10 0)  (826 192)  (826 192)  routing T_16_12.sp4_v_t_45 <X> T_16_12.sp4_h_r_1
 (3 4)  (819 196)  (819 196)  routing T_16_12.sp12_v_t_23 <X> T_16_12.sp12_h_r_0
 (5 4)  (821 196)  (821 196)  routing T_16_12.sp4_v_t_38 <X> T_16_12.sp4_h_r_3
 (9 12)  (825 204)  (825 204)  routing T_16_12.sp4_v_t_47 <X> T_16_12.sp4_h_r_10


LogicTile_17_12

 (13 1)  (887 193)  (887 193)  routing T_17_12.sp4_v_t_44 <X> T_17_12.sp4_h_r_2
 (10 7)  (884 199)  (884 199)  routing T_17_12.sp4_h_l_46 <X> T_17_12.sp4_v_t_41
 (3 8)  (877 200)  (877 200)  routing T_17_12.sp12_v_t_22 <X> T_17_12.sp12_v_b_1


LogicTile_18_12

 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (1 2)  (929 194)  (929 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (949 194)  (949 194)  routing T_18_12.sp4_h_l_2 <X> T_18_12.lc_trk_g0_7
 (22 2)  (950 194)  (950 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (951 194)  (951 194)  routing T_18_12.sp4_h_l_2 <X> T_18_12.lc_trk_g0_7
 (24 2)  (952 194)  (952 194)  routing T_18_12.sp4_h_l_2 <X> T_18_12.lc_trk_g0_7
 (1 4)  (929 196)  (929 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (950 196)  (950 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (955 196)  (955 196)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 196)  (956 196)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 196)  (958 196)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 196)  (959 196)  routing T_18_12.lc_trk_g1_4 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 196)  (962 196)  routing T_18_12.lc_trk_g1_4 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (45 4)  (973 196)  (973 196)  LC_2 Logic Functioning bit
 (47 4)  (975 196)  (975 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (928 197)  (928 197)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 5)  (929 197)  (929 197)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (21 5)  (949 197)  (949 197)  routing T_18_12.sp4_r_v_b_27 <X> T_18_12.lc_trk_g1_3
 (26 5)  (954 197)  (954 197)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 197)  (956 197)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 197)  (957 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 197)  (960 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (961 197)  (961 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.input_2_2
 (34 5)  (962 197)  (962 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.input_2_2
 (35 5)  (963 197)  (963 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.input_2_2
 (41 5)  (969 197)  (969 197)  LC_2 Logic Functioning bit
 (14 6)  (942 198)  (942 198)  routing T_18_12.sp12_h_l_3 <X> T_18_12.lc_trk_g1_4
 (26 6)  (954 198)  (954 198)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 198)  (956 198)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 198)  (958 198)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 198)  (959 198)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 198)  (961 198)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 198)  (962 198)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 198)  (963 198)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.input_2_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (43 6)  (971 198)  (971 198)  LC_3 Logic Functioning bit
 (45 6)  (973 198)  (973 198)  LC_3 Logic Functioning bit
 (47 6)  (975 198)  (975 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (3 7)  (931 199)  (931 199)  routing T_18_12.sp12_h_l_23 <X> T_18_12.sp12_v_t_23
 (14 7)  (942 199)  (942 199)  routing T_18_12.sp12_h_l_3 <X> T_18_12.lc_trk_g1_4
 (15 7)  (943 199)  (943 199)  routing T_18_12.sp12_h_l_3 <X> T_18_12.lc_trk_g1_4
 (17 7)  (945 199)  (945 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 7)  (954 199)  (954 199)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 199)  (957 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 199)  (959 199)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 199)  (960 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (961 199)  (961 199)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.input_2_3
 (34 7)  (962 199)  (962 199)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.input_2_3
 (35 7)  (963 199)  (963 199)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.input_2_3
 (39 7)  (967 199)  (967 199)  LC_3 Logic Functioning bit
 (25 8)  (953 200)  (953 200)  routing T_18_12.sp4_h_r_34 <X> T_18_12.lc_trk_g2_2
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 201)  (951 201)  routing T_18_12.sp4_h_r_34 <X> T_18_12.lc_trk_g2_2
 (24 9)  (952 201)  (952 201)  routing T_18_12.sp4_h_r_34 <X> T_18_12.lc_trk_g2_2
 (17 11)  (945 203)  (945 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 12)  (950 204)  (950 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 204)  (951 204)  routing T_18_12.sp4_h_r_27 <X> T_18_12.lc_trk_g3_3
 (24 12)  (952 204)  (952 204)  routing T_18_12.sp4_h_r_27 <X> T_18_12.lc_trk_g3_3
 (21 13)  (949 205)  (949 205)  routing T_18_12.sp4_h_r_27 <X> T_18_12.lc_trk_g3_3
 (0 14)  (928 206)  (928 206)  routing T_18_12.glb_netwk_4 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (951 206)  (951 206)  routing T_18_12.sp4_v_b_47 <X> T_18_12.lc_trk_g3_7
 (24 14)  (952 206)  (952 206)  routing T_18_12.sp4_v_b_47 <X> T_18_12.lc_trk_g3_7
 (25 14)  (953 206)  (953 206)  routing T_18_12.sp4_v_b_38 <X> T_18_12.lc_trk_g3_6
 (14 15)  (942 207)  (942 207)  routing T_18_12.sp4_r_v_b_44 <X> T_18_12.lc_trk_g3_4
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (950 207)  (950 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 207)  (951 207)  routing T_18_12.sp4_v_b_38 <X> T_18_12.lc_trk_g3_6
 (25 15)  (953 207)  (953 207)  routing T_18_12.sp4_v_b_38 <X> T_18_12.lc_trk_g3_6


LogicTile_19_12

 (22 1)  (1004 193)  (1004 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (982 196)  (982 196)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 197)  (982 197)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (1 5)  (983 197)  (983 197)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (25 10)  (1007 202)  (1007 202)  routing T_19_12.sp12_v_b_6 <X> T_19_12.lc_trk_g2_6
 (29 10)  (1011 202)  (1011 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 202)  (1013 202)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 202)  (1015 202)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 202)  (1017 202)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.input_2_5
 (36 10)  (1018 202)  (1018 202)  LC_5 Logic Functioning bit
 (38 10)  (1020 202)  (1020 202)  LC_5 Logic Functioning bit
 (43 10)  (1025 202)  (1025 202)  LC_5 Logic Functioning bit
 (45 10)  (1027 202)  (1027 202)  LC_5 Logic Functioning bit
 (47 10)  (1029 202)  (1029 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (1004 203)  (1004 203)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1006 203)  (1006 203)  routing T_19_12.sp12_v_b_6 <X> T_19_12.lc_trk_g2_6
 (25 11)  (1007 203)  (1007 203)  routing T_19_12.sp12_v_b_6 <X> T_19_12.lc_trk_g2_6
 (26 11)  (1008 203)  (1008 203)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 203)  (1009 203)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 203)  (1010 203)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 203)  (1011 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 203)  (1012 203)  routing T_19_12.lc_trk_g0_2 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 203)  (1013 203)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 203)  (1014 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1015 203)  (1015 203)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.input_2_5
 (34 11)  (1016 203)  (1016 203)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.input_2_5
 (39 11)  (1021 203)  (1021 203)  LC_5 Logic Functioning bit
 (21 12)  (1003 204)  (1003 204)  routing T_19_12.sp4_v_t_14 <X> T_19_12.lc_trk_g3_3
 (22 12)  (1004 204)  (1004 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 204)  (1005 204)  routing T_19_12.sp4_v_t_14 <X> T_19_12.lc_trk_g3_3
 (22 13)  (1004 205)  (1004 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1005 205)  (1005 205)  routing T_19_12.sp4_h_l_15 <X> T_19_12.lc_trk_g3_2
 (24 13)  (1006 205)  (1006 205)  routing T_19_12.sp4_h_l_15 <X> T_19_12.lc_trk_g3_2
 (25 13)  (1007 205)  (1007 205)  routing T_19_12.sp4_h_l_15 <X> T_19_12.lc_trk_g3_2
 (0 14)  (982 206)  (982 206)  routing T_19_12.glb_netwk_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 206)  (996 206)  routing T_19_12.sp4_h_r_36 <X> T_19_12.lc_trk_g3_4
 (15 15)  (997 207)  (997 207)  routing T_19_12.sp4_h_r_36 <X> T_19_12.lc_trk_g3_4
 (16 15)  (998 207)  (998 207)  routing T_19_12.sp4_h_r_36 <X> T_19_12.lc_trk_g3_4
 (17 15)  (999 207)  (999 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_20_12

 (9 1)  (1045 193)  (1045 193)  routing T_20_12.sp4_v_t_36 <X> T_20_12.sp4_v_b_1
 (8 5)  (1044 197)  (1044 197)  routing T_20_12.sp4_h_l_47 <X> T_20_12.sp4_v_b_4
 (9 5)  (1045 197)  (1045 197)  routing T_20_12.sp4_h_l_47 <X> T_20_12.sp4_v_b_4
 (10 5)  (1046 197)  (1046 197)  routing T_20_12.sp4_h_l_47 <X> T_20_12.sp4_v_b_4
 (4 12)  (1040 204)  (1040 204)  routing T_20_12.sp4_h_l_38 <X> T_20_12.sp4_v_b_9
 (6 12)  (1042 204)  (1042 204)  routing T_20_12.sp4_h_l_38 <X> T_20_12.sp4_v_b_9
 (5 13)  (1041 205)  (1041 205)  routing T_20_12.sp4_h_l_38 <X> T_20_12.sp4_v_b_9


LogicTile_23_12

 (3 13)  (1201 205)  (1201 205)  routing T_23_12.sp12_h_l_22 <X> T_23_12.sp12_h_r_1


LogicTile_24_12

 (3 1)  (1255 193)  (1255 193)  routing T_24_12.sp12_h_l_23 <X> T_24_12.sp12_v_b_0


LogicTile_27_12

 (2 10)  (1404 202)  (1404 202)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_30_12

 (11 0)  (1575 192)  (1575 192)  routing T_30_12.sp4_h_l_45 <X> T_30_12.sp4_v_b_2
 (13 0)  (1577 192)  (1577 192)  routing T_30_12.sp4_h_l_45 <X> T_30_12.sp4_v_b_2
 (12 1)  (1576 193)  (1576 193)  routing T_30_12.sp4_h_l_45 <X> T_30_12.sp4_v_b_2
 (2 6)  (1566 198)  (1566 198)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 205)  (1739 205)  routing T_33_12.span4_horz_43 <X> T_33_12.span4_vert_b_3


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


LogicTile_11_11

 (6 8)  (552 184)  (552 184)  routing T_11_11.sp4_v_t_38 <X> T_11_11.sp4_v_b_6
 (5 9)  (551 185)  (551 185)  routing T_11_11.sp4_v_t_38 <X> T_11_11.sp4_v_b_6


LogicTile_16_11

 (3 7)  (819 183)  (819 183)  routing T_16_11.sp12_h_l_23 <X> T_16_11.sp12_v_t_23


LogicTile_18_11

 (3 7)  (931 183)  (931 183)  routing T_18_11.sp12_h_l_23 <X> T_18_11.sp12_v_t_23


LogicTile_19_11

 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (1 2)  (983 178)  (983 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (1013 180)  (1013 180)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 180)  (1014 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 180)  (1015 180)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 180)  (1016 180)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 180)  (1018 180)  LC_2 Logic Functioning bit
 (37 4)  (1019 180)  (1019 180)  LC_2 Logic Functioning bit
 (38 4)  (1020 180)  (1020 180)  LC_2 Logic Functioning bit
 (39 4)  (1021 180)  (1021 180)  LC_2 Logic Functioning bit
 (45 4)  (1027 180)  (1027 180)  LC_2 Logic Functioning bit
 (53 4)  (1035 180)  (1035 180)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (36 5)  (1018 181)  (1018 181)  LC_2 Logic Functioning bit
 (37 5)  (1019 181)  (1019 181)  LC_2 Logic Functioning bit
 (38 5)  (1020 181)  (1020 181)  LC_2 Logic Functioning bit
 (39 5)  (1021 181)  (1021 181)  LC_2 Logic Functioning bit
 (44 5)  (1026 181)  (1026 181)  LC_2 Logic Functioning bit
 (0 14)  (982 190)  (982 190)  routing T_19_11.glb_netwk_4 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 190)  (983 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 15)  (999 191)  (999 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_20_11

 (31 0)  (1067 176)  (1067 176)  routing T_20_11.lc_trk_g1_4 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 176)  (1068 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 176)  (1070 176)  routing T_20_11.lc_trk_g1_4 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 176)  (1072 176)  LC_0 Logic Functioning bit
 (37 0)  (1073 176)  (1073 176)  LC_0 Logic Functioning bit
 (38 0)  (1074 176)  (1074 176)  LC_0 Logic Functioning bit
 (39 0)  (1075 176)  (1075 176)  LC_0 Logic Functioning bit
 (45 0)  (1081 176)  (1081 176)  LC_0 Logic Functioning bit
 (47 0)  (1083 176)  (1083 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (1072 177)  (1072 177)  LC_0 Logic Functioning bit
 (37 1)  (1073 177)  (1073 177)  LC_0 Logic Functioning bit
 (38 1)  (1074 177)  (1074 177)  LC_0 Logic Functioning bit
 (39 1)  (1075 177)  (1075 177)  LC_0 Logic Functioning bit
 (44 1)  (1080 177)  (1080 177)  LC_0 Logic Functioning bit
 (0 2)  (1036 178)  (1036 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 178)  (1037 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 6)  (1050 182)  (1050 182)  routing T_20_11.sp4_v_t_1 <X> T_20_11.lc_trk_g1_4
 (14 7)  (1050 183)  (1050 183)  routing T_20_11.sp4_v_t_1 <X> T_20_11.lc_trk_g1_4
 (16 7)  (1052 183)  (1052 183)  routing T_20_11.sp4_v_t_1 <X> T_20_11.lc_trk_g1_4
 (17 7)  (1053 183)  (1053 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (0 14)  (1036 190)  (1036 190)  routing T_20_11.glb_netwk_4 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 190)  (1037 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_28_11

 (3 1)  (1459 177)  (1459 177)  routing T_28_11.sp12_h_l_23 <X> T_28_11.sp12_v_b_0


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_14_10

 (3 0)  (711 160)  (711 160)  routing T_14_10.sp12_v_t_23 <X> T_14_10.sp12_v_b_0
 (3 4)  (711 164)  (711 164)  routing T_14_10.sp12_v_t_23 <X> T_14_10.sp12_h_r_0


LogicTile_19_10

 (3 0)  (985 160)  (985 160)  routing T_19_10.sp12_v_t_23 <X> T_19_10.sp12_v_b_0


LogicTile_20_10

 (0 2)  (1036 162)  (1036 162)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 162)  (1037 162)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 162)  (1038 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 6)  (1067 166)  (1067 166)  routing T_20_10.lc_trk_g2_4 <X> T_20_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 166)  (1068 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 166)  (1069 166)  routing T_20_10.lc_trk_g2_4 <X> T_20_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 166)  (1072 166)  LC_3 Logic Functioning bit
 (37 6)  (1073 166)  (1073 166)  LC_3 Logic Functioning bit
 (38 6)  (1074 166)  (1074 166)  LC_3 Logic Functioning bit
 (39 6)  (1075 166)  (1075 166)  LC_3 Logic Functioning bit
 (45 6)  (1081 166)  (1081 166)  LC_3 Logic Functioning bit
 (47 6)  (1083 166)  (1083 166)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (36 7)  (1072 167)  (1072 167)  LC_3 Logic Functioning bit
 (37 7)  (1073 167)  (1073 167)  LC_3 Logic Functioning bit
 (38 7)  (1074 167)  (1074 167)  LC_3 Logic Functioning bit
 (39 7)  (1075 167)  (1075 167)  LC_3 Logic Functioning bit
 (44 7)  (1080 167)  (1080 167)  LC_3 Logic Functioning bit
 (14 10)  (1050 170)  (1050 170)  routing T_20_10.sp4_v_t_17 <X> T_20_10.lc_trk_g2_4
 (16 11)  (1052 171)  (1052 171)  routing T_20_10.sp4_v_t_17 <X> T_20_10.lc_trk_g2_4
 (17 11)  (1053 171)  (1053 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (0 14)  (1036 174)  (1036 174)  routing T_20_10.glb_netwk_4 <X> T_20_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 174)  (1037 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_25_10

 (3 9)  (1309 169)  (1309 169)  routing T_25_10.sp12_h_l_22 <X> T_25_10.sp12_v_b_1


LogicTile_26_10

 (3 1)  (1351 161)  (1351 161)  routing T_26_10.sp12_h_l_23 <X> T_26_10.sp12_v_b_0


LogicTile_29_10

 (5 4)  (1515 164)  (1515 164)  routing T_29_10.sp4_v_t_38 <X> T_29_10.sp4_h_r_3


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (4 14)  (1730 174)  (1730 174)  routing T_33_10.span4_horz_38 <X> T_33_10.lc_trk_g1_6
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit
 (5 15)  (1731 175)  (1731 175)  routing T_33_10.span4_horz_38 <X> T_33_10.lc_trk_g1_6
 (6 15)  (1732 175)  (1732 175)  routing T_33_10.span4_horz_38 <X> T_33_10.lc_trk_g1_6
 (7 15)  (1733 175)  (1733 175)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_38 lc_trk_g1_6


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 8)  (715 152)  (715 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (13 14)  (721 158)  (721 158)  routing T_14_9.sp4_h_r_11 <X> T_14_9.sp4_v_t_46
 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (720 159)  (720 159)  routing T_14_9.sp4_h_r_11 <X> T_14_9.sp4_v_t_46


LogicTile_15_9

 (2 12)  (764 156)  (764 156)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (8 3)  (824 147)  (824 147)  routing T_16_9.sp4_h_r_1 <X> T_16_9.sp4_v_t_36
 (9 3)  (825 147)  (825 147)  routing T_16_9.sp4_h_r_1 <X> T_16_9.sp4_v_t_36
 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (3 3)  (877 147)  (877 147)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_h_l_23
 (3 4)  (877 148)  (877 148)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_h_r_0
 (3 5)  (877 149)  (877 149)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_h_r_0
 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_v_t_23
 (19 13)  (893 157)  (893 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_9

 (7 8)  (935 152)  (935 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (9 3)  (991 147)  (991 147)  routing T_19_9.sp4_v_b_5 <X> T_19_9.sp4_v_t_36
 (10 3)  (992 147)  (992 147)  routing T_19_9.sp4_v_b_5 <X> T_19_9.sp4_v_t_36
 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (19 10)  (1055 154)  (1055 154)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (7 8)  (1097 152)  (1097 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1097 157)  (1097 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_22_9

 (7 10)  (1151 154)  (1151 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1151 157)  (1151 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1151 158)  (1151 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9

 (7 10)  (1355 154)  (1355 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1355 157)  (1355 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1355 158)  (1355 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (7 15)  (349 143)  (349 143)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8

 (4 12)  (604 140)  (604 140)  routing T_12_8.sp4_v_t_44 <X> T_12_8.sp4_v_b_9


LogicTile_13_8



LogicTile_14_8

 (36 4)  (744 132)  (744 132)  LC_2 Logic Functioning bit
 (37 4)  (745 132)  (745 132)  LC_2 Logic Functioning bit
 (38 4)  (746 132)  (746 132)  LC_2 Logic Functioning bit
 (39 4)  (747 132)  (747 132)  LC_2 Logic Functioning bit
 (40 4)  (748 132)  (748 132)  LC_2 Logic Functioning bit
 (41 4)  (749 132)  (749 132)  LC_2 Logic Functioning bit
 (42 4)  (750 132)  (750 132)  LC_2 Logic Functioning bit
 (43 4)  (751 132)  (751 132)  LC_2 Logic Functioning bit
 (47 4)  (755 132)  (755 132)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (760 132)  (760 132)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (36 5)  (744 133)  (744 133)  LC_2 Logic Functioning bit
 (37 5)  (745 133)  (745 133)  LC_2 Logic Functioning bit
 (38 5)  (746 133)  (746 133)  LC_2 Logic Functioning bit
 (39 5)  (747 133)  (747 133)  LC_2 Logic Functioning bit
 (40 5)  (748 133)  (748 133)  LC_2 Logic Functioning bit
 (41 5)  (749 133)  (749 133)  LC_2 Logic Functioning bit
 (42 5)  (750 133)  (750 133)  LC_2 Logic Functioning bit
 (43 5)  (751 133)  (751 133)  LC_2 Logic Functioning bit


LogicTile_15_8

 (3 8)  (765 136)  (765 136)  routing T_15_8.sp12_v_t_22 <X> T_15_8.sp12_v_b_1


LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8

 (3 1)  (1039 129)  (1039 129)  routing T_20_8.sp12_h_l_23 <X> T_20_8.sp12_v_b_0
 (0 2)  (1036 130)  (1036 130)  routing T_20_8.glb_netwk_6 <X> T_20_8.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 130)  (1037 130)  routing T_20_8.glb_netwk_6 <X> T_20_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 130)  (1038 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 4)  (1068 132)  (1068 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 132)  (1069 132)  routing T_20_8.lc_trk_g3_2 <X> T_20_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 132)  (1070 132)  routing T_20_8.lc_trk_g3_2 <X> T_20_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 132)  (1072 132)  LC_2 Logic Functioning bit
 (37 4)  (1073 132)  (1073 132)  LC_2 Logic Functioning bit
 (38 4)  (1074 132)  (1074 132)  LC_2 Logic Functioning bit
 (39 4)  (1075 132)  (1075 132)  LC_2 Logic Functioning bit
 (45 4)  (1081 132)  (1081 132)  LC_2 Logic Functioning bit
 (53 4)  (1089 132)  (1089 132)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (31 5)  (1067 133)  (1067 133)  routing T_20_8.lc_trk_g3_2 <X> T_20_8.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 133)  (1072 133)  LC_2 Logic Functioning bit
 (37 5)  (1073 133)  (1073 133)  LC_2 Logic Functioning bit
 (38 5)  (1074 133)  (1074 133)  LC_2 Logic Functioning bit
 (39 5)  (1075 133)  (1075 133)  LC_2 Logic Functioning bit
 (44 5)  (1080 133)  (1080 133)  LC_2 Logic Functioning bit
 (12 8)  (1048 136)  (1048 136)  routing T_20_8.sp4_v_t_45 <X> T_20_8.sp4_h_r_8
 (25 12)  (1061 140)  (1061 140)  routing T_20_8.sp4_v_t_23 <X> T_20_8.lc_trk_g3_2
 (7 13)  (1043 141)  (1043 141)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (1058 141)  (1058 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1059 141)  (1059 141)  routing T_20_8.sp4_v_t_23 <X> T_20_8.lc_trk_g3_2
 (25 13)  (1061 141)  (1061 141)  routing T_20_8.sp4_v_t_23 <X> T_20_8.lc_trk_g3_2
 (0 14)  (1036 142)  (1036 142)  routing T_20_8.glb_netwk_4 <X> T_20_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 142)  (1037 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (1043 143)  (1043 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (11 0)  (1263 128)  (1263 128)  routing T_24_8.sp4_h_l_45 <X> T_24_8.sp4_v_b_2
 (13 0)  (1265 128)  (1265 128)  routing T_24_8.sp4_h_l_45 <X> T_24_8.sp4_v_b_2
 (12 1)  (1264 129)  (1264 129)  routing T_24_8.sp4_h_l_45 <X> T_24_8.sp4_v_b_2


RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (10 8)  (1574 136)  (1574 136)  routing T_30_8.sp4_v_t_39 <X> T_30_8.sp4_h_r_7


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 131)  (1739 131)  routing T_33_8.span4_horz_31 <X> T_33_8.span4_vert_b_1
 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0

 (14 13)  (1740 141)  (1740 141)  routing T_33_8.span4_vert_t_15 <X> T_33_8.span4_vert_b_3


IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_7_7

 (31 2)  (373 114)  (373 114)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 114)  (374 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (382 114)  (382 114)  LC_1 Logic Functioning bit
 (41 2)  (383 114)  (383 114)  LC_1 Logic Functioning bit
 (42 2)  (384 114)  (384 114)  LC_1 Logic Functioning bit
 (43 2)  (385 114)  (385 114)  LC_1 Logic Functioning bit
 (53 2)  (395 114)  (395 114)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (17 3)  (359 115)  (359 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (40 3)  (382 115)  (382 115)  LC_1 Logic Functioning bit
 (41 3)  (383 115)  (383 115)  LC_1 Logic Functioning bit
 (42 3)  (384 115)  (384 115)  LC_1 Logic Functioning bit
 (43 3)  (385 115)  (385 115)  LC_1 Logic Functioning bit
 (0 6)  (342 118)  (342 118)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_0
 (1 6)  (343 118)  (343 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23
 (1 7)  (343 119)  (343 119)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_0


LogicTile_11_7

 (11 0)  (557 112)  (557 112)  routing T_11_7.sp4_v_t_43 <X> T_11_7.sp4_v_b_2
 (13 0)  (559 112)  (559 112)  routing T_11_7.sp4_v_t_43 <X> T_11_7.sp4_v_b_2


LogicTile_30_7

 (19 8)  (1583 120)  (1583 120)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_32_7

 (19 8)  (1691 120)  (1691 120)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 105)  (1 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_10_6

 (3 7)  (495 103)  (495 103)  routing T_10_6.sp12_h_l_23 <X> T_10_6.sp12_v_t_23


LogicTile_12_6

 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_14_6

 (19 11)  (727 107)  (727 107)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_16_6

 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_v_t_23


LogicTile_17_6

 (19 7)  (893 103)  (893 103)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_22_6

 (3 12)  (1147 108)  (1147 108)  routing T_22_6.sp12_v_t_22 <X> T_22_6.sp12_h_r_1


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (6 4)  (1732 100)  (1732 100)  routing T_33_6.span12_horz_21 <X> T_33_6.lc_trk_g0_5
 (7 4)  (1733 100)  (1733 100)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_21 lc_trk_g0_5
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_1 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (8 5)  (1734 101)  (1734 101)  routing T_33_6.span12_horz_21 <X> T_33_6.lc_trk_g0_5
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (5 8)  (1731 104)  (1731 104)  routing T_33_6.span4_vert_b_9 <X> T_33_6.lc_trk_g1_1
 (7 8)  (1733 104)  (1733 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 104)  (1734 104)  routing T_33_6.span4_vert_b_9 <X> T_33_6.lc_trk_g1_1
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_5 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_10_5

 (3 7)  (495 87)  (495 87)  routing T_10_5.sp12_h_l_23 <X> T_10_5.sp12_v_t_23


LogicTile_12_5

 (3 5)  (603 85)  (603 85)  routing T_12_5.sp12_h_l_23 <X> T_12_5.sp12_h_r_0


LogicTile_15_5

 (3 12)  (765 92)  (765 92)  routing T_15_5.sp12_v_t_22 <X> T_15_5.sp12_h_r_1


LogicTile_16_5

 (2 0)  (818 80)  (818 80)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_19_5

 (12 7)  (994 87)  (994 87)  routing T_19_5.sp4_h_l_40 <X> T_19_5.sp4_v_t_40


LogicTile_21_5

 (12 8)  (1102 88)  (1102 88)  routing T_21_5.sp4_v_t_45 <X> T_21_5.sp4_h_r_8


RAM_Tile_25_5

 (12 12)  (1318 92)  (1318 92)  routing T_25_5.sp4_h_l_45 <X> T_25_5.sp4_h_r_11
 (13 13)  (1319 93)  (1319 93)  routing T_25_5.sp4_h_l_45 <X> T_25_5.sp4_h_r_11


LogicTile_26_5

 (2 14)  (1350 94)  (1350 94)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_5

 (4 9)  (1514 89)  (1514 89)  routing T_29_5.sp4_h_l_47 <X> T_29_5.sp4_h_r_6
 (6 9)  (1516 89)  (1516 89)  routing T_29_5.sp4_h_l_47 <X> T_29_5.sp4_h_r_6
 (13 12)  (1523 92)  (1523 92)  routing T_29_5.sp4_h_l_46 <X> T_29_5.sp4_v_b_11
 (12 13)  (1522 93)  (1522 93)  routing T_29_5.sp4_h_l_46 <X> T_29_5.sp4_v_b_11


LogicTile_31_5

 (19 9)  (1637 89)  (1637 89)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (4 4)  (1730 84)  (1730 84)  routing T_33_5.span4_vert_b_12 <X> T_33_5.lc_trk_g0_4
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (5 5)  (1731 85)  (1731 85)  routing T_33_5.span4_vert_b_12 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 86)  (1731 86)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g0_7
 (7 6)  (1733 86)  (1733 86)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 86)  (1734 86)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g0_7
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 93)  (1739 93)  routing T_33_5.span4_horz_43 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_3_4

 (19 11)  (145 75)  (145 75)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_4_4

 (5 9)  (185 73)  (185 73)  routing T_4_4.sp4_h_r_6 <X> T_4_4.sp4_v_b_6


LogicTile_6_4

 (3 7)  (291 71)  (291 71)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_v_t_23


RAM_Tile_8_4

 (3 5)  (399 69)  (399 69)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_h_r_0
 (5 10)  (401 74)  (401 74)  routing T_8_4.sp4_v_t_43 <X> T_8_4.sp4_h_l_43
 (6 11)  (402 75)  (402 75)  routing T_8_4.sp4_v_t_43 <X> T_8_4.sp4_h_l_43


LogicTile_12_4

 (11 4)  (611 68)  (611 68)  routing T_12_4.sp4_v_t_44 <X> T_12_4.sp4_v_b_5
 (13 4)  (613 68)  (613 68)  routing T_12_4.sp4_v_t_44 <X> T_12_4.sp4_v_b_5


LogicTile_18_4

 (3 4)  (931 68)  (931 68)  routing T_18_4.sp12_v_t_23 <X> T_18_4.sp12_h_r_0


LogicTile_20_4

 (3 7)  (1039 71)  (1039 71)  routing T_20_4.sp12_h_l_23 <X> T_20_4.sp12_v_t_23


LogicTile_24_4

 (11 4)  (1263 68)  (1263 68)  routing T_24_4.sp4_v_t_39 <X> T_24_4.sp4_v_b_5
 (12 5)  (1264 69)  (1264 69)  routing T_24_4.sp4_v_t_39 <X> T_24_4.sp4_v_b_5


LogicTile_28_4

 (3 4)  (1459 68)  (1459 68)  routing T_28_4.sp12_v_t_23 <X> T_28_4.sp12_h_r_0


LogicTile_30_4

 (10 0)  (1574 64)  (1574 64)  routing T_30_4.sp4_v_t_45 <X> T_30_4.sp4_h_r_1
 (3 5)  (1567 69)  (1567 69)  routing T_30_4.sp12_h_l_23 <X> T_30_4.sp12_h_r_0


LogicTile_32_4

 (10 0)  (1682 64)  (1682 64)  routing T_32_4.sp4_v_t_45 <X> T_32_4.sp4_h_r_1


IO_Tile_33_4

 (12 0)  (1738 64)  (1738 64)  routing T_33_4.span4_horz_25 <X> T_33_4.span4_vert_t_12
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 65)  (1739 65)  routing T_33_4.span4_horz_1 <X> T_33_4.span4_vert_b_0
 (14 1)  (1740 65)  (1740 65)  routing T_33_4.span4_horz_1 <X> T_33_4.span4_vert_b_0
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (4 4)  (1730 68)  (1730 68)  routing T_33_4.span12_horz_4 <X> T_33_4.lc_trk_g0_4
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g0_4 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (4 5)  (1730 69)  (1730 69)  routing T_33_4.span12_horz_4 <X> T_33_4.lc_trk_g0_4
 (5 5)  (1731 69)  (1731 69)  routing T_33_4.span12_horz_4 <X> T_33_4.lc_trk_g0_4
 (7 5)  (1733 69)  (1733 69)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (6 9)  (1732 73)  (1732 73)  routing T_33_4.span12_horz_8 <X> T_33_4.lc_trk_g1_0
 (7 9)  (1733 73)  (1733 73)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_0 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_3

 (3 8)  (399 56)  (399 56)  routing T_8_3.sp12_v_t_22 <X> T_8_3.sp12_v_b_1


LogicTile_11_3

 (11 4)  (557 52)  (557 52)  routing T_11_3.sp4_v_t_39 <X> T_11_3.sp4_v_b_5
 (12 5)  (558 53)  (558 53)  routing T_11_3.sp4_v_t_39 <X> T_11_3.sp4_v_b_5


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1


LogicTile_14_3

 (19 6)  (727 54)  (727 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (9 9)  (717 57)  (717 57)  routing T_14_3.sp4_v_t_46 <X> T_14_3.sp4_v_b_7
 (10 9)  (718 57)  (718 57)  routing T_14_3.sp4_v_t_46 <X> T_14_3.sp4_v_b_7


LogicTile_17_3

 (9 9)  (883 57)  (883 57)  routing T_17_3.sp4_v_t_42 <X> T_17_3.sp4_v_b_7


LogicTile_19_3

 (19 6)  (1001 54)  (1001 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_26_3

 (19 6)  (1367 54)  (1367 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_4 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g1_4 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 61)  (1730 61)  routing T_33_3.span4_vert_b_4 <X> T_33_3.lc_trk_g1_4
 (5 13)  (1731 61)  (1731 61)  routing T_33_3.span4_vert_b_4 <X> T_33_3.lc_trk_g1_4
 (7 13)  (1733 61)  (1733 61)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_15_2

 (19 7)  (781 39)  (781 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (3 12)  (765 44)  (765 44)  routing T_15_2.sp12_v_t_22 <X> T_15_2.sp12_h_r_1


LogicTile_19_2

 (3 4)  (985 36)  (985 36)  routing T_19_2.sp12_v_t_23 <X> T_19_2.sp12_h_r_0
 (19 13)  (1001 45)  (1001 45)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_2

 (8 1)  (1152 33)  (1152 33)  routing T_22_2.sp4_h_l_36 <X> T_22_2.sp4_v_b_1
 (9 1)  (1153 33)  (1153 33)  routing T_22_2.sp4_h_l_36 <X> T_22_2.sp4_v_b_1


LogicTile_26_2

 (2 14)  (1350 46)  (1350 46)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_2

 (8 5)  (1518 37)  (1518 37)  routing T_29_2.sp4_h_l_47 <X> T_29_2.sp4_v_b_4
 (9 5)  (1519 37)  (1519 37)  routing T_29_2.sp4_h_l_47 <X> T_29_2.sp4_v_b_4
 (10 5)  (1520 37)  (1520 37)  routing T_29_2.sp4_h_l_47 <X> T_29_2.sp4_v_b_4


LogicTile_31_2

 (5 12)  (1623 44)  (1623 44)  routing T_31_2.sp4_v_t_44 <X> T_31_2.sp4_h_r_9


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (1731 45)  (1731 45)  routing T_33_2.span4_horz_20 <X> T_33_2.lc_trk_g1_4
 (6 13)  (1732 45)  (1732 45)  routing T_33_2.span4_horz_20 <X> T_33_2.lc_trk_g1_4
 (7 13)  (1733 45)  (1733 45)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 46)  (1734 46)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g1_7
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_3_1

 (9 9)  (135 25)  (135 25)  routing T_3_1.sp4_v_t_46 <X> T_3_1.sp4_v_b_7
 (10 9)  (136 25)  (136 25)  routing T_3_1.sp4_v_t_46 <X> T_3_1.sp4_v_b_7


LogicTile_17_1

 (3 12)  (877 28)  (877 28)  routing T_17_1.sp12_v_t_22 <X> T_17_1.sp12_h_r_1


LogicTile_29_1

 (10 4)  (1520 20)  (1520 20)  routing T_29_1.sp4_v_t_46 <X> T_29_1.sp4_h_r_4
 (3 13)  (1513 29)  (1513 29)  routing T_29_1.sp12_h_l_22 <X> T_29_1.sp12_h_r_1


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_1 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (5 8)  (1731 24)  (1731 24)  routing T_33_1.span4_horz_41 <X> T_33_1.lc_trk_g1_1
 (6 8)  (1732 24)  (1732 24)  routing T_33_1.span4_horz_41 <X> T_33_1.lc_trk_g1_1
 (7 8)  (1733 24)  (1733 24)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_41 lc_trk_g1_1
 (8 8)  (1734 24)  (1734 24)  routing T_33_1.span4_horz_41 <X> T_33_1.lc_trk_g1_1
 (8 9)  (1734 25)  (1734 25)  routing T_33_1.span4_horz_41 <X> T_33_1.lc_trk_g1_1
 (12 10)  (1738 26)  (1738 26)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (4 14)  (1730 30)  (1730 30)  routing T_33_1.span12_horz_6 <X> T_33_1.lc_trk_g1_6
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit
 (4 15)  (1730 31)  (1730 31)  routing T_33_1.span12_horz_6 <X> T_33_1.lc_trk_g1_6
 (5 15)  (1731 31)  (1731 31)  routing T_33_1.span12_horz_6 <X> T_33_1.lc_trk_g1_6
 (7 15)  (1733 31)  (1733 31)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_6 lc_trk_g1_6


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (13 3)  (161 13)  (161 13)  routing T_3_0.span4_vert_7 <X> T_3_0.span4_horz_r_1
 (14 3)  (162 13)  (162 13)  routing T_3_0.span4_vert_7 <X> T_3_0.span4_horz_r_1
 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (5 2)  (197 12)  (197 12)  routing T_4_0.span4_vert_43 <X> T_4_0.lc_trk_g0_3
 (6 2)  (198 12)  (198 12)  routing T_4_0.span4_vert_43 <X> T_4_0.lc_trk_g0_3
 (7 2)  (199 12)  (199 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (200 12)  (200 12)  routing T_4_0.span4_vert_43 <X> T_4_0.lc_trk_g0_3
 (8 3)  (200 13)  (200 13)  routing T_4_0.span4_vert_43 <X> T_4_0.lc_trk_g0_3
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g0_3 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (305 11)  (305 11)  routing T_6_0.span4_horz_r_13 <X> T_6_0.lc_trk_g0_5
 (7 4)  (307 11)  (307 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (308 11)  (308 11)  routing T_6_0.span4_horz_r_13 <X> T_6_0.lc_trk_g0_5
 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (5 10)  (305 4)  (305 4)  routing T_6_0.span4_horz_r_3 <X> T_6_0.lc_trk_g1_3
 (7 10)  (307 4)  (307 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_3 lc_trk_g1_3
 (11 10)  (321 4)  (321 4)  routing T_6_0.lc_trk_g1_3 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g0_5 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (8 11)  (308 5)  (308 5)  routing T_6_0.span4_horz_r_3 <X> T_6_0.lc_trk_g1_3
 (10 11)  (320 5)  (320 5)  routing T_6_0.lc_trk_g1_3 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (321 5)  (321 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_5 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g1_5 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 12)  (413 3)  (413 3)  routing T_8_0.span12_vert_5 <X> T_8_0.lc_trk_g1_5
 (7 12)  (415 3)  (415 3)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_5 lc_trk_g1_5
 (8 12)  (416 3)  (416 3)  routing T_8_0.span12_vert_5 <X> T_8_0.lc_trk_g1_5
 (8 13)  (416 2)  (416 2)  routing T_8_0.span12_vert_5 <X> T_8_0.lc_trk_g1_5


IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0

 (11 12)  (525 3)  (525 3)  routing T_10_0.span4_horz_r_3 <X> T_10_0.span4_horz_l_15


IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (563 11)  (563 11)  routing T_11_0.span4_vert_29 <X> T_11_0.lc_trk_g0_5
 (6 4)  (564 11)  (564 11)  routing T_11_0.span4_vert_29 <X> T_11_0.lc_trk_g0_5
 (7 4)  (565 11)  (565 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_29 lc_trk_g0_5
 (8 5)  (566 10)  (566 10)  routing T_11_0.span4_vert_29 <X> T_11_0.lc_trk_g0_5
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g0_5 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (4 0)  (616 15)  (616 15)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g0_0
 (5 0)  (617 15)  (617 15)  routing T_12_0.span4_horz_r_9 <X> T_12_0.lc_trk_g0_1
 (7 0)  (619 15)  (619 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (620 15)  (620 15)  routing T_12_0.span4_horz_r_9 <X> T_12_0.lc_trk_g0_1
 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (4 1)  (616 14)  (616 14)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g0_0
 (5 1)  (617 14)  (617 14)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g0_0
 (6 1)  (618 14)  (618 14)  routing T_12_0.span4_vert_40 <X> T_12_0.lc_trk_g0_0
 (7 1)  (619 14)  (619 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (12 2)  (742 12)  (742 12)  routing T_14_0.span4_vert_31 <X> T_14_0.span4_horz_l_13
 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0

 (12 12)  (742 3)  (742 3)  routing T_14_0.span4_vert_43 <X> T_14_0.span4_horz_l_15


IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (5 2)  (779 12)  (779 12)  routing T_15_0.span4_horz_r_3 <X> T_15_0.lc_trk_g0_3
 (7 2)  (781 12)  (781 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_3 lc_trk_g0_3
 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (8 3)  (782 13)  (782 13)  routing T_15_0.span4_horz_r_3 <X> T_15_0.lc_trk_g0_3
 (13 3)  (797 13)  (797 13)  routing T_15_0.span4_vert_31 <X> T_15_0.span4_horz_r_1
 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g0_3 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_5 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g1_5 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (5 12)  (833 3)  (833 3)  routing T_16_0.span4_horz_r_13 <X> T_16_0.lc_trk_g1_5
 (7 12)  (835 3)  (835 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (836 3)  (836 3)  routing T_16_0.span4_horz_r_13 <X> T_16_0.lc_trk_g1_5
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (12 2)  (908 12)  (908 12)  routing T_17_0.span4_vert_31 <X> T_17_0.span4_horz_l_13
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (12 4)  (908 11)  (908 11)  routing T_17_0.lc_trk_g1_1 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (5 8)  (891 7)  (891 7)  routing T_17_0.span4_horz_r_9 <X> T_17_0.lc_trk_g1_1
 (7 8)  (893 7)  (893 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (894 7)  (894 7)  routing T_17_0.span4_horz_r_9 <X> T_17_0.lc_trk_g1_1


IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0

 (12 12)  (1016 3)  (1016 3)  routing T_19_0.span4_vert_43 <X> T_19_0.span4_horz_l_15


IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (6 6)  (1054 8)  (1054 8)  routing T_20_0.span12_vert_15 <X> T_20_0.lc_trk_g0_7
 (7 6)  (1055 8)  (1055 8)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (1178 4)  (1178 4)  routing T_22_0.lc_trk_g1_4 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g1_4 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1160 3)  (1160 3)  routing T_22_0.span4_vert_12 <X> T_22_0.lc_trk_g1_4
 (4 13)  (1160 2)  (1160 2)  routing T_22_0.span4_vert_12 <X> T_22_0.lc_trk_g1_4
 (6 13)  (1162 2)  (1162 2)  routing T_22_0.span4_vert_12 <X> T_22_0.lc_trk_g1_4
 (7 13)  (1163 2)  (1163 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_12 lc_trk_g1_4
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (4 8)  (1268 7)  (1268 7)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (4 9)  (1268 6)  (1268 6)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (5 9)  (1269 6)  (1269 6)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (6 9)  (1270 6)  (1270 6)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (7 9)  (1271 6)  (1271 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_40 lc_trk_g1_0
 (12 10)  (1286 4)  (1286 4)  routing T_24_0.lc_trk_g1_0 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (6 14)  (1270 0)  (1270 0)  routing T_24_0.span12_vert_23 <X> T_24_0.lc_trk_g1_7
 (7 14)  (1271 0)  (1271 0)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_23 lc_trk_g1_7
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit
 (8 15)  (1272 1)  (1272 1)  routing T_24_0.span12_vert_23 <X> T_24_0.lc_trk_g1_7


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (4 3)  (1322 13)  (1322 13)  routing T_25_0.span12_vert_18 <X> T_25_0.lc_trk_g0_2
 (6 3)  (1324 13)  (1324 13)  routing T_25_0.span12_vert_18 <X> T_25_0.lc_trk_g0_2
 (7 3)  (1325 13)  (1325 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g0_2 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0

 (13 13)  (1383 2)  (1383 2)  routing T_26_0.span4_vert_43 <X> T_26_0.span4_horz_r_3


IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (13 4)  (1491 11)  (1491 11)  routing T_28_0.lc_trk_g0_4 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (4 5)  (1472 10)  (1472 10)  routing T_28_0.span12_vert_20 <X> T_28_0.lc_trk_g0_4
 (6 5)  (1474 10)  (1474 10)  routing T_28_0.span12_vert_20 <X> T_28_0.lc_trk_g0_4
 (7 5)  (1475 10)  (1475 10)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_20 lc_trk_g0_4
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (5 0)  (1527 15)  (1527 15)  routing T_29_0.span4_vert_17 <X> T_29_0.lc_trk_g0_1
 (6 0)  (1528 15)  (1528 15)  routing T_29_0.span4_vert_17 <X> T_29_0.lc_trk_g0_1
 (7 0)  (1529 15)  (1529 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (10 10)  (1542 4)  (1542 4)  routing T_29_0.lc_trk_g1_7 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1543 4)  (1543 4)  routing T_29_0.lc_trk_g1_7 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (10 11)  (1542 5)  (1542 5)  routing T_29_0.lc_trk_g1_7 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1543 5)  (1543 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (5 14)  (1527 0)  (1527 0)  routing T_29_0.span4_horz_r_15 <X> T_29_0.lc_trk_g1_7
 (7 14)  (1529 0)  (1529 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1530 0)  (1530 0)  routing T_29_0.span4_horz_r_15 <X> T_29_0.lc_trk_g1_7
 (17 14)  (1515 0)  (1515 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


