<profile>

<section name = "Vitis HLS Report for 'stitch_stream_fixed_int_unsigned_short_1080_unsigned_short_1920_16_10_s'" level="0">
<item name = "Date">Thu Mar 25 15:00:00 2021
</item>
<item name = "Version">2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)</item>
<item name = "Project">pyr_dense_optical_flow_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 3.588 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 2076841, 33.335 ns, 13.846 ms, 5, 2076841, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_47_1">4, 2076840, 4 ~ 1923, -, -, 1 ~ 1080, no</column>
<column name=" + VITIS_LOOP_51_2">1, 1920, 2, 1, 1, 1 ~ 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 96, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 114, -</column>
<column name="Register">-, -, 120, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln695_1_fu_124_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln695_fu_139_p2">+, 0, 0, 23, 16, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln882_1_fu_134_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln882_fu_119_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="cols_blk_n">9, 2, 1, 2</column>
<column name="empty_153_reg_104">9, 2, 16, 32</column>
<column name="empty_reg_93">9, 2, 16, 32</column>
<column name="rows_blk_n">9, 2, 1, 2</column>
<column name="streamFlowout_mat_437_blk_n">9, 2, 1, 2</column>
<column name="strmFlowU_fil_out11_blk_n">9, 2, 1, 2</column>
<column name="strmFlowV_fil_out12_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln695_1_reg_168">16, 0, 16, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cols_read_reg_159">32, 0, 32, 0</column>
<column name="empty_153_reg_104">16, 0, 16, 0</column>
<column name="empty_reg_93">16, 0, 16, 0</column>
<column name="icmp_ln882_1_reg_173">1, 0, 1, 0</column>
<column name="rows_read_reg_154">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, stitch_stream_fixed_int&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, stitch_stream_fixed_int&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, stitch_stream_fixed_int&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, stitch_stream_fixed_int&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, stitch_stream_fixed_int&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, stitch_stream_fixed_int&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, stitch_stream_fixed_int&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;, return value</column>
<column name="strmFlowU_fil_out11_dout">in, 16, ap_fifo, strmFlowU_fil_out11, pointer</column>
<column name="strmFlowU_fil_out11_empty_n">in, 1, ap_fifo, strmFlowU_fil_out11, pointer</column>
<column name="strmFlowU_fil_out11_read">out, 1, ap_fifo, strmFlowU_fil_out11, pointer</column>
<column name="strmFlowV_fil_out12_dout">in, 16, ap_fifo, strmFlowV_fil_out12, pointer</column>
<column name="strmFlowV_fil_out12_empty_n">in, 1, ap_fifo, strmFlowV_fil_out12, pointer</column>
<column name="strmFlowV_fil_out12_read">out, 1, ap_fifo, strmFlowV_fil_out12, pointer</column>
<column name="streamFlowout_mat_437_din">out, 32, ap_fifo, streamFlowout_mat_437, pointer</column>
<column name="streamFlowout_mat_437_full_n">in, 1, ap_fifo, streamFlowout_mat_437, pointer</column>
<column name="streamFlowout_mat_437_write">out, 1, ap_fifo, streamFlowout_mat_437, pointer</column>
<column name="rows_dout">in, 32, ap_fifo, rows, pointer</column>
<column name="rows_empty_n">in, 1, ap_fifo, rows, pointer</column>
<column name="rows_read">out, 1, ap_fifo, rows, pointer</column>
<column name="cols_dout">in, 32, ap_fifo, cols, pointer</column>
<column name="cols_empty_n">in, 1, ap_fifo, cols, pointer</column>
<column name="cols_read">out, 1, ap_fifo, cols, pointer</column>
</table>
</item>
</section>
</profile>
