##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for emFile_1_Clock_1
		4.3::Critical Path Report for timer_clock
		4.4::Critical Path Report for xbee_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. xbee_UART_IntClock:R)
		5.2::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
		5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.4::Critical Path Report for (xbee_UART_IntClock:R vs. xbee_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                  | Frequency: 57.71 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: emFile_1_Clock_1           | Frequency: 50.46 MHz  | Target: 24.00 MHz  | 
Clock: timer_clock                | Frequency: 37.21 MHz  | Target: 0.00 MHz   | 
Clock: xbee_UART_IntClock         | Frequency: 43.54 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           xbee_UART_IntClock  41666.7          24339       N/A              N/A         N/A              N/A         N/A              N/A         
emFile_1_Clock_1    emFile_1_Clock_1    41666.7          21850       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock         timer_clock         1e+009           999973128   N/A              N/A         N/A              N/A         N/A              N/A         
xbee_UART_IntClock  xbee_UART_IntClock  1.30417e+007     13018700    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase    
-----------------------  ------------  ------------------  
\emFile_1:miso0(0)_PAD\  18782         emFile_1_Clock_1:R  


                       3.2::Clock to Out
                       -----------------

Port Name                Clock to Out  Clock Name:Phase             
-----------------------  ------------  ---------------------------  
RTC_SCL_1(0)_PAD:out     21882         CyBUS_CLK(fixed-function):R  
RTC_SDA_1(0)_PAD:out     21347         CyBUS_CLK(fixed-function):R  
\emFile_1:mosi0(0)_PAD\  39683         emFile_1_Clock_1:R           
\emFile_1:sclk0(0)_PAD\  24591         emFile_1_Clock_1:R           
xbee_Tx(0)_PAD           31239         xbee_UART_IntClock:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.71 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_state_2\/main_3
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 24339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13818
-------------------------------------   ----- 
End-of-path arrival time (ps)           13818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1  macrocell15   5062   6748  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/q       macrocell15   3350  10098  24339  RISE       1
\xbee_UART:BUART:rx_state_2\/main_3   macrocell43   3720  13818  24339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for emFile_1_Clock_1
**********************************************
Clock: emFile_1_Clock_1
Frequency: 50.46 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 21850p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16307
-------------------------------------   ----- 
End-of-path arrival time (ps)           16307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell1   5360   5360  21850  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      5312  10672  21850  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  14022  21850  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell27     2284  16307  21850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell27         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 37.21 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \heartbeat_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \heartbeat_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973128p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22642
-------------------------------------   ----- 
End-of-path arrival time (ps)           22642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell19    760    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell20      0    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell20   1210   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell21      0   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell21   1210   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell22      0   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell22   2740   5920  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell19   4992  10912  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell19   5130  16042  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell20      0  16042  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell20   3300  19342  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell21      0  19342  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell21   3300  22642  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell22      0  22642  999973128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/clock           datapathcell22      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for xbee_UART_IntClock
************************************************
Clock: xbee_UART_IntClock
Frequency: 43.54 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018700p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16777
-------------------------------------   ----- 
End-of-path arrival time (ps)           16777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell10    190    190  13018700  RISE       1
\xbee_UART:BUART:counter_load_not\/main_2           macrocell11      7240   7430  13018700  RISE       1
\xbee_UART:BUART:counter_load_not\/q                macrocell11      3350  10780  13018700  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   5997  16777  13018700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell10      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. xbee_UART_IntClock:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_state_2\/main_3
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 24339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13818
-------------------------------------   ----- 
End-of-path arrival time (ps)           13818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1  macrocell15   5062   6748  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/q       macrocell15   3350  10098  24339  RISE       1
\xbee_UART:BUART:rx_state_2\/main_3   macrocell43   3720  13818  24339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1


5.2::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 21850p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16307
-------------------------------------   ----- 
End-of-path arrival time (ps)           16307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell1   5360   5360  21850  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      5312  10672  21850  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  14022  21850  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell27     2284  16307  21850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell27         0      0  RISE       1


5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \heartbeat_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \heartbeat_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973128p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22642
-------------------------------------   ----- 
End-of-path arrival time (ps)           22642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell19    760    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell20      0    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell20   1210   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell21      0   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell21   1210   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell22      0   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell22   2740   5920  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell19   4992  10912  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell19   5130  16042  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell20      0  16042  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell20   3300  19342  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell21      0  19342  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell21   3300  22642  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell22      0  22642  999973128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/clock           datapathcell22      0      0  RISE       1


5.4::Critical Path Report for (xbee_UART_IntClock:R vs. xbee_UART_IntClock:R)
*****************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018700p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16777
-------------------------------------   ----- 
End-of-path arrival time (ps)           16777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell10    190    190  13018700  RISE       1
\xbee_UART:BUART:counter_load_not\/main_2           macrocell11      7240   7430  13018700  RISE       1
\xbee_UART:BUART:counter_load_not\/q                macrocell11      3350  10780  13018700  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   5997  16777  13018700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell10      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 21850p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16307
-------------------------------------   ----- 
End-of-path arrival time (ps)           16307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell1   5360   5360  21850  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      5312  10672  21850  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  14022  21850  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell27     2284  16307  21850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell27         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 21864p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16292
-------------------------------------   ----- 
End-of-path arrival time (ps)           16292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  21850  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell49     5299  10659  21864  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell49     3350  14009  21864  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell27     2284  16292  21864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell27         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_state_2\/main_3
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 24339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13818
-------------------------------------   ----- 
End-of-path arrival time (ps)           13818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1  macrocell15   5062   6748  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/q       macrocell15   3350  10098  24339  RISE       1
\xbee_UART:BUART:rx_state_2\/main_3   macrocell43   3720  13818  24339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_state_1\/main_3
Capture Clock  : \xbee_UART:BUART:rx_state_1\/clock_0
Path slack     : 24339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13817
-------------------------------------   ----- 
End-of-path arrival time (ps)           13817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1  macrocell15   5062   6748  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/q       macrocell15   3350  10098  24339  RISE       1
\xbee_UART:BUART:rx_state_1\/main_3   macrocell39   3719  13817  24339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_break_detect\/main_3
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 24339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13817
-------------------------------------   ----- 
End-of-path arrival time (ps)           13817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                             iocell13      1686   1686  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1      macrocell15   5062   6748  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/q           macrocell15   3350  10098  24339  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_3  macrocell51   3719  13817  24339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24352p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13844
-------------------------------------   ----- 
End-of-path arrival time (ps)           13844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                                iocell13         1686   1686  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1         macrocell15      5062   6748  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/q              macrocell15      3350  10098  24339  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   3746  13844  24352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell11      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_state_0\/main_3
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 25117p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13040
-------------------------------------   ----- 
End-of-path arrival time (ps)           13040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1  macrocell15   5062   6748  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/q       macrocell15   3350  10098  24339  RISE       1
\xbee_UART:BUART:rx_state_0\/main_3   macrocell40   2942  13040  25117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_status_3\/main_3
Capture Clock  : \xbee_UART:BUART:rx_status_3\/clock_0
Path slack     : 25117p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13040
-------------------------------------   ----- 
End-of-path arrival time (ps)           13040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1  macrocell15   5062   6748  24339  RISE       1
\xbee_UART:BUART:rx_postpoll\/q       macrocell15   3350  10098  24339  RISE       1
\xbee_UART:BUART:rx_status_3\/main_3  macrocell50   2942  13040  25117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_3\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_1\/main_0
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 25223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12933
-------------------------------------   ----- 
End-of-path arrival time (ps)           12933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell22   1250   1250  25223  RISE       1
\emFile_1:Net_1\/main_0          macrocell25  11683  12933  25223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 25360p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13457
-------------------------------------   ----- 
End-of-path arrival time (ps)           13457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2   count7cell      1940   1940  25360  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_2  macrocell2      4769   6709  25360  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell2      3350  10059  25360  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3397  13457  25360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26142p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9514
-------------------------------------   ---- 
End-of-path arrival time (ps)           9514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q            macrocell22     1250   1250  25223  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   8264   9514  26142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 26211p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11945
-------------------------------------   ----- 
End-of-path arrival time (ps)           11945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell1   5360   5360  21850  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell26     6585  11945  26211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 26225p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11932
-------------------------------------   ----- 
End-of-path arrival time (ps)           11932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell1   5360   5360  21850  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell29     6572  11932  26225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell29         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 26372p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14795
-------------------------------------   ----- 
End-of-path arrival time (ps)           14795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q           macrocell22    1250   1250  25223  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/main_0  macrocell4     7865   9115  26372  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/q       macrocell4     3350  12465  26372  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_0   statusicell1   2330  14795  26372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell1        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 27053p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11104
-------------------------------------   ----- 
End-of-path arrival time (ps)           11104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q           macrocell22   1250   1250  25223  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell26   9854  11104  27053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_1\/main_2
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 27484p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell24   1250   1250  25892  RISE       1
\emFile_1:Net_1\/main_2          macrocell25   9423  10673  27484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_1\/main_1
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 27637p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10519
-------------------------------------   ----- 
End-of-path arrival time (ps)           10519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell23   1250   1250  26391  RISE       1
\emFile_1:Net_1\/main_1          macrocell25   9269  10519  27637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 27946p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10211
-------------------------------------   ----- 
End-of-path arrival time (ps)           10211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  27946  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_8              macrocell22     6631  10211  27946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_22\/main_0
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 27946p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10210
-------------------------------------   ----- 
End-of-path arrival time (ps)           10210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell22   1250   1250  25223  RISE       1
\emFile_1:Net_22\/main_0         macrocell32   8960  10210  27946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 27966p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10191
-------------------------------------   ----- 
End-of-path arrival time (ps)           10191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q          macrocell22   1250   1250  25223  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_0  macrocell31   8941  10191  27966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 28466p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12701
-------------------------------------   ----- 
End-of-path arrival time (ps)           12701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2   count7cell     1940   1940  25360  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_2  macrocell2     4769   6709  25360  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell2     3350  10059  25360  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_3    statusicell1   2641  12701  28466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell1        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 29212p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8945
-------------------------------------   ---- 
End-of-path arrival time (ps)           8945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q         macrocell24   1250   1250  25892  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_2  macrocell28   7695   8945  29212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29257p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q            macrocell24     1250   1250  25892  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   5150   6400  29257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29318p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8839
-------------------------------------   ---- 
End-of-path arrival time (ps)           8839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q           macrocell24   1250   1250  25892  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell26   7589   8839  29318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29469p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8687
-------------------------------------   ---- 
End-of-path arrival time (ps)           8687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q           macrocell23   1250   1250  26391  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell26   7437   8687  29469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 29471p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8686
-------------------------------------   ---- 
End-of-path arrival time (ps)           8686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q          macrocell24   1250   1250  25892  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_2  macrocell31   7436   8686  29471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_22\/main_1
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 29484p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell23   1250   1250  26391  RISE       1
\emFile_1:Net_22\/main_1         macrocell32   7422   8672  29484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 29501p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q          macrocell23   1250   1250  26391  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_1  macrocell31   7406   8656  29501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 29583p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8574
-------------------------------------   ---- 
End-of-path arrival time (ps)           8574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  27946  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_8              macrocell23     4994   8574  29583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 29593p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8563
-------------------------------------   ---- 
End-of-path arrival time (ps)           8563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  27946  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_8              macrocell24     4983   8563  29593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile_1:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 29615p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11552
-------------------------------------   ----- 
End-of-path arrival time (ps)           11552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  29615  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/main_5          macrocell6      2316   5896  29615  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/q               macrocell6      3350   9246  29615  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/status_6           statusicell2    2306  11552  29615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/clock                       statusicell2        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 29754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8402
-------------------------------------   ---- 
End-of-path arrival time (ps)           8402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell24   1250   1250  25892  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_2  macrocell22   7152   8402  29754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 30099p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q        macrocell22   1250   1250  25223  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_0  macrocell30   6807   8057  30099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 30197p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7960
-------------------------------------   ---- 
End-of-path arrival time (ps)           7960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25360  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_3      macrocell22   6020   7960  30197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 30206p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7951
-------------------------------------   ---- 
End-of-path arrival time (ps)           7951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25360  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_3    macrocell28   6011   7951  30206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_state_2\/main_8
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 30623p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7534
-------------------------------------   ---- 
End-of-path arrival time (ps)           7534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                        iocell13      1686   1686  24339  RISE       1
\xbee_UART:BUART:rx_state_2\/main_8  macrocell43   5848   7534  30623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:pollcount_1\/main_3
Capture Clock  : \xbee_UART:BUART:pollcount_1\/clock_0
Path slack     : 30625p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7532
-------------------------------------   ---- 
End-of-path arrival time (ps)           7532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24339  RISE       1
\xbee_UART:BUART:pollcount_1\/main_3  macrocell46   5846   7532  30625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:pollcount_0\/main_2
Capture Clock  : \xbee_UART:BUART:pollcount_0\/clock_0
Path slack     : 30625p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7532
-------------------------------------   ---- 
End-of-path arrival time (ps)           7532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24339  RISE       1
\xbee_UART:BUART:pollcount_0\/main_2  macrocell47   5846   7532  30625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_last\/main_0
Capture Clock  : \xbee_UART:BUART:rx_last\/clock_0
Path slack     : 30625p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7532
-------------------------------------   ---- 
End-of-path arrival time (ps)           7532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                     iocell13      1686   1686  24339  RISE       1
\xbee_UART:BUART:rx_last\/main_0  macrocell52   5846   7532  30625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_last\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_22\/main_2
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 30761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7396
-------------------------------------   ---- 
End-of-path arrival time (ps)           7396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell24   1250   1250  25892  RISE       1
\emFile_1:Net_22\/main_2         macrocell32   6146   7396  30761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 31015p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7142
-------------------------------------   ---- 
End-of-path arrival time (ps)           7142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell22   1250   1250  25223  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_0  macrocell24   5892   7142  31015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31034p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7123
-------------------------------------   ---- 
End-of-path arrival time (ps)           7123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell22   1250   1250  25223  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_0  macrocell23   5873   7123  31034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31135p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell23   1250   1250  26391  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_1  macrocell22   5772   7022  31135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 31155p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q            macrocell23     1250   1250  26391  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3252   4502  31155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31258p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6899
-------------------------------------   ---- 
End-of-path arrival time (ps)           6899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25372  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_4      macrocell22   4959   6899  31258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31265p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6891
-------------------------------------   ---- 
End-of-path arrival time (ps)           6891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25372  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_4    macrocell28   4951   6891  31265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25371  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_7      macrocell22   4786   6726  31430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31435p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25360  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_5      macrocell22   4782   6722  31435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31435p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6721
-------------------------------------   ---- 
End-of-path arrival time (ps)           6721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25548  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_6      macrocell22   4781   6721  31435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31440p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25371  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_7    macrocell28   4777   6717  31440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31444p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25548  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_6    macrocell28   4773   6713  31444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31445p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6711
-------------------------------------   ---- 
End-of-path arrival time (ps)           6711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25360  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_5    macrocell28   4771   6711  31445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile_1:SPI0:BSPIM:BitCounter\/clock
Path slack     : 31502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell31   1250   1250  31502  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/enable  count7cell    4855   6105  31502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell30   1250   1250  26814  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_9  macrocell22   5226   6476  31680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31959p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q        macrocell23   1250   1250  26391  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_1  macrocell30   4948   6198  31959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32218p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5938
-------------------------------------   ---- 
End-of-path arrival time (ps)           5938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q         macrocell22   1250   1250  25223  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_0  macrocell28   4688   5938  32218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25360  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_5     macrocell30   3855   5795  32362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32364p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25360  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_3     macrocell30   3852   5792  32364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32374p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25372  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_4     macrocell30   3843   5783  32374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25371  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_7     macrocell30   3842   5782  32375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32423p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q        macrocell24   1250   1250  25892  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_2  macrocell30   4484   5734  32423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32549p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25548  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_6     macrocell30   3668   5608  32549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell24   1250   1250  25892  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_2  macrocell23   4263   5513  32644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32790p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q         macrocell23   1250   1250  26391  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_1  macrocell28   4117   5367  32790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32952p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell23   1250   1250  26391  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_1  macrocell23   3955   5205  32952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32999p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell22   1250   1250  25223  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_0  macrocell22   3908   5158  32999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_22\/q
Path End       : \emFile_1:Net_22\/main_3
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 33122p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_22\/q       macrocell32   1250   1250  33122  RISE       1
\emFile_1:Net_22\/main_3  macrocell32   3784   5034  33122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33339p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell24   1250   1250  25892  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_2  macrocell24   3568   4818  33339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33366p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell30   1250   1250  26814  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_9  macrocell24   3541   4791  33366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25360  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_3      macrocell23   2830   4770  33387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33405p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25360  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_3      macrocell24   2812   4752  33405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33406p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25360  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_5      macrocell24   2811   4751  33406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33418p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25371  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_7      macrocell23   2799   4739  33418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33422p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25548  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_6      macrocell23   2794   4734  33422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33423p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25372  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_4      macrocell23   2793   4733  33423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33424p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25372  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_4      macrocell24   2793   4733  33424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33425p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25360  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_5      macrocell23   2792   4732  33425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33426p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25371  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_7      macrocell24   2790   4730  33426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25548  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_6      macrocell24   2786   4726  33430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33496p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell23   1250   1250  26391  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_1  macrocell24   3411   4661  33496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33497p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell30   1250   1250  26814  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_9  macrocell23   3410   4660  33497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 34272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q       macrocell30   1250   1250  26814  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_8  macrocell30   2634   3884  34272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34288p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell31   1250   1250  31502  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_3  macrocell31   2619   3869  34288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell29   1250   1250  34605  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell26   2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_1\/q
Path End       : \emFile_1:Net_1\/main_3
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell25         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_1\/q       macrocell25   1250   1250  34612  RISE       1
\emFile_1:Net_1\/main_3  macrocell25   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/q       macrocell26   1250   1250  34619  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell26   2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:load_cond\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34683p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:load_cond\/q       macrocell28   1250   1250  34683  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_8  macrocell28   2224   3474  34683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018700p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16777
-------------------------------------   ----- 
End-of-path arrival time (ps)           16777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell10    190    190  13018700  RISE       1
\xbee_UART:BUART:counter_load_not\/main_2           macrocell11      7240   7430  13018700  RISE       1
\xbee_UART:BUART:counter_load_not\/q                macrocell11      3350  10780  13018700  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   5997  16777  13018700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell10      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \xbee_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022431p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13876
-------------------------------------   ----- 
End-of-path arrival time (ps)           13876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q            macrocell40   1250   1250  13022431  RISE       1
\xbee_UART:BUART:rx_counter_load\/main_1  macrocell14   6964   8214  13022431  RISE       1
\xbee_UART:BUART:rx_counter_load\/q       macrocell14   3350  11564  13022431  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  13876  13022431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \xbee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13025526p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10131
-------------------------------------   ----- 
End-of-path arrival time (ps)           10131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q          macrocell44      1250   1250  13025526  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell11   8881  10131  13025526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell11      0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \xbee_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \xbee_UART:BUART:sRX:RxSts\/clock
Path slack     : 13026068p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15098
-------------------------------------   ----- 
End-of-path arrival time (ps)           15098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  13026068  RISE       1
\xbee_UART:BUART:rx_status_4\/main_1                 macrocell16      2307   5887  13026068  RISE       1
\xbee_UART:BUART:rx_status_4\/q                      macrocell16      3350   9237  13026068  RISE       1
\xbee_UART:BUART:sRX:RxSts\/status_4                 statusicell6     5861  15098  13026068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \xbee_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13026570p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9087
-------------------------------------   ---- 
End-of-path arrival time (ps)           9087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  13018700  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell9    8897   9087  13026570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_state_2\/main_2
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13027477p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10680
-------------------------------------   ----- 
End-of-path arrival time (ps)           10680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13025526  RISE       1
\xbee_UART:BUART:rx_state_2\/main_2   macrocell43   9430  10680  13027477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee_UART:BUART:rx_break_detect\/main_7
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13027832p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10325
-------------------------------------   ----- 
End-of-path arrival time (ps)           10325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13027832  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_7    macrocell51   8385  10325  13027832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \xbee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027851p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7806
-------------------------------------   ---- 
End-of-path arrival time (ps)           7806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q                macrocell40      1250   1250  13022431  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell11   6556   7806  13027851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell11      0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \xbee_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \xbee_UART:BUART:sTX:TxSts\/clock
Path slack     : 13028031p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13136
-------------------------------------   ----- 
End-of-path arrival time (ps)           13136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  13028031  RISE       1
\xbee_UART:BUART:tx_status_0\/main_3                 macrocell12     3943   7523  13028031  RISE       1
\xbee_UART:BUART:tx_status_0\/q                      macrocell12     3350  10873  13028031  RISE       1
\xbee_UART:BUART:sTX:TxSts\/status_0                 statusicell5    2263  13136  13028031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:TxSts\/clock                          statusicell5        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \xbee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13028501p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9656
-------------------------------------   ---- 
End-of-path arrival time (ps)           9656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q   macrocell44   1250   1250  13025526  RISE       1
\xbee_UART:BUART:rx_load_fifo\/main_2  macrocell41   8406   9656  13028501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_state_0\/main_2
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13028658p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9499
-------------------------------------   ---- 
End-of-path arrival time (ps)           9499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13025526  RISE       1
\xbee_UART:BUART:rx_state_0\/main_2   macrocell40   8249   9499  13028658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_status_3\/main_2
Capture Clock  : \xbee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13028658p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9499
-------------------------------------   ---- 
End-of-path arrival time (ps)           9499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13025526  RISE       1
\xbee_UART:BUART:rx_status_3\/main_2  macrocell50   8249   9499  13028658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_3\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee_UART:BUART:rx_state_3\/main_6
Capture Clock  : \xbee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13028744p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9413
-------------------------------------   ---- 
End-of-path arrival time (ps)           9413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13027832  RISE       1
\xbee_UART:BUART:rx_state_3\/main_6         macrocell42   7473   9413  13028744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee_UART:BUART:rx_state_2\/main_6
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13029060p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9096
-------------------------------------   ---- 
End-of-path arrival time (ps)           9096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13029060  RISE       1
\xbee_UART:BUART:rx_state_2\/main_6         macrocell43   7156   9096  13029060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \xbee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029071p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q                macrocell39      1250   1250  13025789  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell11   5336   6586  13029071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell11      0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_1\/q
Path End       : \xbee_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \xbee_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029104p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_1\/q                macrocell35     1250   1250  13021733  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   5302   6552  13029104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_status_1\/main_1
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13029382p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8775
-------------------------------------   ---- 
End-of-path arrival time (ps)           8775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q        macrocell40   1250   1250  13022431  RISE       1
\xbee_UART:BUART:rx_status_1\/main_1  macrocell48   7525   8775  13029382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_state_3\/main_0
Capture Clock  : \xbee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13029604p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q       macrocell39   1250   1250  13025789  RISE       1
\xbee_UART:BUART:rx_state_3\/main_0  macrocell42   7302   8552  13029604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \xbee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029604p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q               macrocell39   1250   1250  13025789  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/main_0  macrocell45   7302   8552  13029604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell45         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \xbee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13029638p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8518
-------------------------------------   ---- 
End-of-path arrival time (ps)           8518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13029060  RISE       1
\xbee_UART:BUART:rx_load_fifo\/main_5       macrocell41   6578   8518  13029638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \xbee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13029672p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8484
-------------------------------------   ---- 
End-of-path arrival time (ps)           8484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13027832  RISE       1
\xbee_UART:BUART:rx_load_fifo\/main_6       macrocell41   6544   8484  13029672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_state_2\/main_1
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13029778p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8378
-------------------------------------   ---- 
End-of-path arrival time (ps)           8378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q       macrocell40   1250   1250  13022431  RISE       1
\xbee_UART:BUART:rx_state_2\/main_1  macrocell43   7128   8378  13029778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \xbee_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13029991p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8166
-------------------------------------   ---- 
End-of-path arrival time (ps)           8166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  13018700  RISE       1
\xbee_UART:BUART:tx_bitclk\/main_2                macrocell38      7976   8166  13029991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee_UART:BUART:tx_state_0\/main_2
Capture Clock  : \xbee_UART:BUART:tx_state_0\/clock_0
Path slack     : 13030010p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8147
-------------------------------------   ---- 
End-of-path arrival time (ps)           8147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  13018700  RISE       1
\xbee_UART:BUART:tx_state_0\/main_2               macrocell36      7957   8147  13030010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_state_3\/main_2
Capture Clock  : \xbee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13030049p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8108
-------------------------------------   ---- 
End-of-path arrival time (ps)           8108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13025526  RISE       1
\xbee_UART:BUART:rx_state_3\/main_2   macrocell42   6858   8108  13030049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee_UART:BUART:rx_state_2\/main_7
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13030223p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7934
-------------------------------------   ---- 
End-of-path arrival time (ps)           7934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13027832  RISE       1
\xbee_UART:BUART:rx_state_2\/main_7         macrocell43   5994   7934  13030223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_status_1\/main_4
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13030262p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7895
-------------------------------------   ---- 
End-of-path arrival time (ps)           7895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q        macrocell43   1250   1250  13022739  RISE       1
\xbee_UART:BUART:rx_status_1\/main_4  macrocell48   6645   7895  13030262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee_UART:BUART:rx_state_0\/main_6
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030454p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13029060  RISE       1
\xbee_UART:BUART:rx_state_0\/main_6         macrocell40   5763   7703  13030454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_state_0\/main_1
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030461p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q       macrocell40   1250   1250  13022431  RISE       1
\xbee_UART:BUART:rx_state_0\/main_1  macrocell40   6446   7696  13030461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_status_3\/main_1
Capture Clock  : \xbee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030461p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q        macrocell40   1250   1250  13022431  RISE       1
\xbee_UART:BUART:rx_status_3\/main_1  macrocell50   6446   7696  13030461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_3\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_state_3\/main_1
Capture Clock  : \xbee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13030474p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q       macrocell40   1250   1250  13022431  RISE       1
\xbee_UART:BUART:rx_state_3\/main_1  macrocell42   6433   7683  13030474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \xbee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030474p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q               macrocell40   1250   1250  13022431  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/main_1  macrocell45   6433   7683  13030474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell45         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \xbee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13030529p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q         macrocell39   1250   1250  13025789  RISE       1
\xbee_UART:BUART:rx_load_fifo\/main_0  macrocell41   6377   7627  13030529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_0\/q
Path End       : \xbee_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \xbee_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030582p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_0\/q                macrocell36     1250   1250  13019700  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   3825   5075  13030582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbee_UART:BUART:txn\/main_5
Capture Clock  : \xbee_UART:BUART:txn\/clock_0
Path slack     : 13030604p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7553
-------------------------------------   ---- 
End-of-path arrival time (ps)           7553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  13030604  RISE       1
\xbee_UART:BUART:txn\/main_5                      macrocell34      7363   7553  13030604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \xbee_UART:BUART:tx_state_0\/main_3
Capture Clock  : \xbee_UART:BUART:tx_state_0\/clock_0
Path slack     : 13030698p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7459
-------------------------------------   ---- 
End-of-path arrival time (ps)           7459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  13028031  RISE       1
\xbee_UART:BUART:tx_state_0\/main_3                  macrocell36     3879   7459  13030698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee_UART:BUART:tx_state_2\/main_2
Capture Clock  : \xbee_UART:BUART:tx_state_2\/clock_0
Path slack     : 13030723p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7434
-------------------------------------   ---- 
End-of-path arrival time (ps)           7434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  13018700  RISE       1
\xbee_UART:BUART:tx_state_2\/main_2               macrocell37      7244   7434  13030723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \xbee_UART:BUART:txn\/main_3
Capture Clock  : \xbee_UART:BUART:txn\/clock_0
Path slack     : 13030858p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7299
-------------------------------------   ---- 
End-of-path arrival time (ps)           7299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   4370   4370  13030858  RISE       1
\xbee_UART:BUART:txn\/main_3                macrocell34     2929   7299  13030858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_state_1\/main_1
Capture Clock  : \xbee_UART:BUART:rx_state_1\/clock_0
Path slack     : 13030881p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7276
-------------------------------------   ---- 
End-of-path arrival time (ps)           7276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q       macrocell40   1250   1250  13022431  RISE       1
\xbee_UART:BUART:rx_state_1\/main_1  macrocell39   6026   7276  13030881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_break_detect\/main_1
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13030881p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7276
-------------------------------------   ---- 
End-of-path arrival time (ps)           7276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q            macrocell40   1250   1250  13022431  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_1  macrocell51   6026   7276  13030881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_state_0\/main_5
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030916p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7240
-------------------------------------   ---- 
End-of-path arrival time (ps)           7240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q       macrocell43   1250   1250  13022739  RISE       1
\xbee_UART:BUART:rx_state_0\/main_5  macrocell40   5990   7240  13030916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_status_3\/main_5
Capture Clock  : \xbee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030916p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7240
-------------------------------------   ---- 
End-of-path arrival time (ps)           7240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q        macrocell43   1250   1250  13022739  RISE       1
\xbee_UART:BUART:rx_status_3\/main_5  macrocell50   5990   7240  13030916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_3\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee_UART:BUART:tx_state_1\/main_2
Capture Clock  : \xbee_UART:BUART:tx_state_1\/clock_0
Path slack     : 13031030p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  13018700  RISE       1
\xbee_UART:BUART:tx_state_1\/main_2               macrocell35      6937   7127  13031030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee_UART:BUART:rx_state_3\/main_5
Capture Clock  : \xbee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031032p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7125
-------------------------------------   ---- 
End-of-path arrival time (ps)           7125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13029060  RISE       1
\xbee_UART:BUART:rx_state_3\/main_5         macrocell42   5185   7125  13031032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_0\/q
Path End       : \xbee_UART:BUART:tx_state_2\/main_1
Capture Clock  : \xbee_UART:BUART:tx_state_2\/clock_0
Path slack     : 13031068p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7088
-------------------------------------   ---- 
End-of-path arrival time (ps)           7088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_0\/q       macrocell36   1250   1250  13019700  RISE       1
\xbee_UART:BUART:tx_state_2\/main_1  macrocell37   5838   7088  13031068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_2\/q
Path End       : \xbee_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \xbee_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13031095p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_2\/q      macrocell37   1250   1250  13021239  RISE       1
\xbee_UART:BUART:tx_bitclk\/main_3  macrocell38   5812   7062  13031095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_2\/q
Path End       : \xbee_UART:BUART:txn\/main_4
Capture Clock  : \xbee_UART:BUART:txn\/clock_0
Path slack     : 13031107p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7049
-------------------------------------   ---- 
End-of-path arrival time (ps)           7049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_2\/q  macrocell37   1250   1250  13021239  RISE       1
\xbee_UART:BUART:txn\/main_4    macrocell34   5799   7049  13031107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_2\/q
Path End       : \xbee_UART:BUART:tx_state_0\/main_4
Capture Clock  : \xbee_UART:BUART:tx_state_0\/clock_0
Path slack     : 13031111p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7046
-------------------------------------   ---- 
End-of-path arrival time (ps)           7046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_2\/q       macrocell37   1250   1250  13021239  RISE       1
\xbee_UART:BUART:tx_state_0\/main_4  macrocell36   5796   7046  13031111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_state_1\/main_5
Capture Clock  : \xbee_UART:BUART:rx_state_1\/clock_0
Path slack     : 13031355p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6802
-------------------------------------   ---- 
End-of-path arrival time (ps)           6802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q       macrocell43   1250   1250  13022739  RISE       1
\xbee_UART:BUART:rx_state_1\/main_5  macrocell39   5552   6802  13031355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_break_detect\/main_5
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13031355p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6802
-------------------------------------   ---- 
End-of-path arrival time (ps)           6802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q            macrocell43   1250   1250  13022739  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_5  macrocell51   5552   6802  13031355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbee_UART:BUART:tx_state_1\/main_4
Capture Clock  : \xbee_UART:BUART:tx_state_1\/clock_0
Path slack     : 13031435p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6721
-------------------------------------   ---- 
End-of-path arrival time (ps)           6721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  13030604  RISE       1
\xbee_UART:BUART:tx_state_1\/main_4               macrocell35      6531   6721  13031435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbee_UART:BUART:tx_state_2\/main_4
Capture Clock  : \xbee_UART:BUART:tx_state_2\/clock_0
Path slack     : 13031445p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6711
-------------------------------------   ---- 
End-of-path arrival time (ps)           6711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  13030604  RISE       1
\xbee_UART:BUART:tx_state_2\/main_4               macrocell37      6521   6711  13031445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_state_2\/main_0
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031579p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6578
-------------------------------------   ---- 
End-of-path arrival time (ps)           6578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q       macrocell39   1250   1250  13025789  RISE       1
\xbee_UART:BUART:rx_state_2\/main_0  macrocell43   5328   6578  13031579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee_UART:BUART:rx_state_0\/main_7
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032065p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13027832  RISE       1
\xbee_UART:BUART:rx_state_0\/main_7         macrocell40   4152   6092  13032065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_status_1\/main_3
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13032114p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q        macrocell42   1250   1250  13024591  RISE       1
\xbee_UART:BUART:rx_status_1\/main_3  macrocell48   4792   6042  13032114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_state_3\/main_4
Capture Clock  : \xbee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032270p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q       macrocell43   1250   1250  13022739  RISE       1
\xbee_UART:BUART:rx_state_3\/main_4  macrocell42   4636   5886  13032270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \xbee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032270p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q               macrocell43   1250   1250  13022739  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/main_3  macrocell45   4636   5886  13032270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell45         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_0\/q
Path End       : \xbee_UART:BUART:tx_state_1\/main_1
Capture Clock  : \xbee_UART:BUART:tx_state_1\/clock_0
Path slack     : 13032302p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_0\/q       macrocell36   1250   1250  13019700  RISE       1
\xbee_UART:BUART:tx_state_1\/main_1  macrocell35   4604   5854  13032302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_2\/q
Path End       : \xbee_UART:BUART:tx_state_2\/main_3
Capture Clock  : \xbee_UART:BUART:tx_state_2\/clock_0
Path slack     : 13032329p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_2\/q       macrocell37   1250   1250  13021239  RISE       1
\xbee_UART:BUART:tx_state_2\/main_3  macrocell37   4578   5828  13032329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \xbee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032381p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q         macrocell40   1250   1250  13022431  RISE       1
\xbee_UART:BUART:rx_load_fifo\/main_1  macrocell41   4526   5776  13032381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_1\/q
Path End       : \xbee_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \xbee_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13032528p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_1\/q      macrocell35   1250   1250  13021733  RISE       1
\xbee_UART:BUART:tx_bitclk\/main_0  macrocell38   4379   5629  13032528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_1\/q
Path End       : \xbee_UART:BUART:tx_state_0\/main_0
Capture Clock  : \xbee_UART:BUART:tx_state_0\/clock_0
Path slack     : 13032546p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_1\/q       macrocell35   1250   1250  13021733  RISE       1
\xbee_UART:BUART:tx_state_0\/main_0  macrocell36   4361   5611  13032546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_1\/q
Path End       : \xbee_UART:BUART:txn\/main_1
Capture Clock  : \xbee_UART:BUART:txn\/clock_0
Path slack     : 13032548p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_1\/q  macrocell35   1250   1250  13021733  RISE       1
\xbee_UART:BUART:txn\/main_1    macrocell34   4359   5609  13032548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_break_detect\/q
Path End       : \xbee_UART:BUART:rx_state_2\/main_9
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032767p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_break_detect\/q  macrocell51   1250   1250  13032767  RISE       1
\xbee_UART:BUART:rx_state_2\/main_9  macrocell43   4139   5389  13032767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:pollcount_0\/q
Path End       : \xbee_UART:BUART:pollcount_1\/main_4
Capture Clock  : \xbee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13032810p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:pollcount_0\/q       macrocell47   1250   1250  13023624  RISE       1
\xbee_UART:BUART:pollcount_1\/main_4  macrocell46   4096   5346  13032810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:pollcount_0\/q
Path End       : \xbee_UART:BUART:pollcount_0\/main_3
Capture Clock  : \xbee_UART:BUART:pollcount_0\/clock_0
Path slack     : 13032810p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:pollcount_0\/q       macrocell47   1250   1250  13023624  RISE       1
\xbee_UART:BUART:pollcount_0\/main_3  macrocell47   4096   5346  13032810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee_UART:BUART:rx_break_detect\/main_6
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13032823p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13029060  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_6    macrocell51   3393   5333  13032823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_state_1\/main_2
Capture Clock  : \xbee_UART:BUART:rx_state_1\/clock_0
Path slack     : 13032909p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13025526  RISE       1
\xbee_UART:BUART:rx_state_1\/main_2   macrocell39   3997   5247  13032909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_break_detect\/main_2
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13032909p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q      macrocell44   1250   1250  13025526  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_2  macrocell51   3997   5247  13032909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \xbee_UART:BUART:rx_break_detect\/main_9
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13033009p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  13033009  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_9    macrocell51   3207   5147  13033009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbee_UART:BUART:rx_break_detect\/main_8
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13033017p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033017  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_8    macrocell51   3200   5140  13033017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_state_2\/main_4
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033042p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q       macrocell42   1250   1250  13024591  RISE       1
\xbee_UART:BUART:rx_state_2\/main_4  macrocell43   3864   5114  13033042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbee_UART:BUART:pollcount_1\/main_1
Capture Clock  : \xbee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033044p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033044  RISE       1
\xbee_UART:BUART:pollcount_1\/main_1        macrocell46   3173   5113  13033044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbee_UART:BUART:pollcount_0\/main_1
Capture Clock  : \xbee_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033044p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033044  RISE       1
\xbee_UART:BUART:pollcount_0\/main_1        macrocell47   3173   5113  13033044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbee_UART:BUART:pollcount_1\/main_0
Capture Clock  : \xbee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033047p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033047  RISE       1
\xbee_UART:BUART:pollcount_1\/main_0        macrocell46   3169   5109  13033047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbee_UART:BUART:pollcount_0\/main_0
Capture Clock  : \xbee_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033047p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033047  RISE       1
\xbee_UART:BUART:pollcount_0\/main_0        macrocell47   3169   5109  13033047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \xbee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033059p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5098
-------------------------------------   ---- 
End-of-path arrival time (ps)           5098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q         macrocell42   1250   1250  13024591  RISE       1
\xbee_UART:BUART:rx_load_fifo\/main_3  macrocell41   3848   5098  13033059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_state_1\/main_4
Capture Clock  : \xbee_UART:BUART:rx_state_1\/clock_0
Path slack     : 13033207p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q       macrocell42   1250   1250  13024591  RISE       1
\xbee_UART:BUART:rx_state_1\/main_4  macrocell39   3700   4950  13033207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_break_detect\/main_4
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13033207p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q            macrocell42   1250   1250  13024591  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_4  macrocell51   3700   4950  13033207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_last\/q
Path End       : \xbee_UART:BUART:rx_state_2\/main_10
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033224p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_last\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_last\/q           macrocell52   1250   1250  13033224  RISE       1
\xbee_UART:BUART:rx_state_2\/main_10  macrocell43   3683   4933  13033224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_bitclk\/q
Path End       : \xbee_UART:BUART:tx_state_2\/main_5
Capture Clock  : \xbee_UART:BUART:tx_state_2\/clock_0
Path slack     : 13033258p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_bitclk\/q        macrocell38   1250   1250  13033258  RISE       1
\xbee_UART:BUART:tx_state_2\/main_5  macrocell37   3648   4898  13033258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_2\/q
Path End       : \xbee_UART:BUART:tx_state_1\/main_3
Capture Clock  : \xbee_UART:BUART:tx_state_1\/clock_0
Path slack     : 13033260p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_2\/q       macrocell37   1250   1250  13021239  RISE       1
\xbee_UART:BUART:tx_state_1\/main_3  macrocell35   3646   4896  13033260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_bitclk\/q
Path End       : \xbee_UART:BUART:tx_state_1\/main_5
Capture Clock  : \xbee_UART:BUART:tx_state_1\/clock_0
Path slack     : 13033269p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_bitclk\/q        macrocell38   1250   1250  13033258  RISE       1
\xbee_UART:BUART:tx_state_1\/main_5  macrocell35   3637   4887  13033269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_status_1\/main_0
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13033317p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q        macrocell39   1250   1250  13025789  RISE       1
\xbee_UART:BUART:rx_status_1\/main_0  macrocell48   3590   4840  13033317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_state_0\/main_0
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033351p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q       macrocell39   1250   1250  13025789  RISE       1
\xbee_UART:BUART:rx_state_0\/main_0  macrocell40   3556   4806  13033351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_status_3\/main_0
Capture Clock  : \xbee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033351p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q        macrocell39   1250   1250  13025789  RISE       1
\xbee_UART:BUART:rx_status_3\/main_0  macrocell50   3556   4806  13033351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_3\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee_UART:BUART:rx_status_1\/main_6
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13033561p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13027832  RISE       1
\xbee_UART:BUART:rx_status_1\/main_6        macrocell48   2656   4596  13033561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee_UART:BUART:rx_status_1\/main_5
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13033579p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13029060  RISE       1
\xbee_UART:BUART:rx_status_1\/main_5        macrocell48   2638   4578  13033579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_break_detect\/q
Path End       : \xbee_UART:BUART:rx_state_0\/main_8
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033684p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_break_detect\/q  macrocell51   1250   1250  13032767  RISE       1
\xbee_UART:BUART:rx_state_0\/main_8  macrocell40   3223   4473  13033684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_break_detect\/q
Path End       : \xbee_UART:BUART:rx_status_1\/main_9
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13033694p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_break_detect\/q   macrocell51   1250   1250  13032767  RISE       1
\xbee_UART:BUART:rx_status_1\/main_9  macrocell48   3213   4463  13033694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:txn\/q
Path End       : \xbee_UART:BUART:txn\/main_0
Capture Clock  : \xbee_UART:BUART:txn\/clock_0
Path slack     : 13033715p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:txn\/q       macrocell34   1250   1250  13033715  RISE       1
\xbee_UART:BUART:txn\/main_0  macrocell34   3192   4442  13033715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_1\/q
Path End       : \xbee_UART:BUART:tx_state_1\/main_0
Capture Clock  : \xbee_UART:BUART:tx_state_1\/clock_0
Path slack     : 13033752p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_1\/q       macrocell35   1250   1250  13021733  RISE       1
\xbee_UART:BUART:tx_state_1\/main_0  macrocell35   3154   4404  13033752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_1\/q
Path End       : \xbee_UART:BUART:tx_state_2\/main_0
Capture Clock  : \xbee_UART:BUART:tx_state_2\/clock_0
Path slack     : 13033769p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_1\/q       macrocell35   1250   1250  13021733  RISE       1
\xbee_UART:BUART:tx_state_2\/main_0  macrocell37   3137   4387  13033769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_status_1\/main_2
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13033824p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13025526  RISE       1
\xbee_UART:BUART:rx_status_1\/main_2  macrocell48   3083   4333  13033824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \xbee_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \xbee_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033873p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4283
-------------------------------------   ---- 
End-of-path arrival time (ps)           4283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033873  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/main_2   macrocell44   2343   4283  13033873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbee_UART:BUART:rx_status_1\/main_7
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13033894p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033017  RISE       1
\xbee_UART:BUART:rx_status_1\/main_7        macrocell48   2323   4263  13033894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \xbee_UART:BUART:rx_status_1\/main_8
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13033902p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  13033009  RISE       1
\xbee_UART:BUART:rx_status_1\/main_8        macrocell48   2315   4255  13033902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbee_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \xbee_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033903p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033044  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/main_1   macrocell44   2314   4254  13033903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbee_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \xbee_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033905p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033047  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/main_0   macrocell44   2312   4252  13033905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_0\/q
Path End       : \xbee_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \xbee_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13034001p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_0\/q      macrocell36   1250   1250  13019700  RISE       1
\xbee_UART:BUART:tx_bitclk\/main_1  macrocell38   2905   4155  13034001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_0\/q
Path End       : \xbee_UART:BUART:tx_state_0\/main_1
Capture Clock  : \xbee_UART:BUART:tx_state_0\/clock_0
Path slack     : 13034007p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_0\/q       macrocell36   1250   1250  13019700  RISE       1
\xbee_UART:BUART:tx_state_0\/main_1  macrocell36   2900   4150  13034007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_0\/q
Path End       : \xbee_UART:BUART:txn\/main_2
Capture Clock  : \xbee_UART:BUART:txn\/clock_0
Path slack     : 13034008p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_0\/q  macrocell36   1250   1250  13019700  RISE       1
\xbee_UART:BUART:txn\/main_2    macrocell34   2899   4149  13034008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_state_0\/main_4
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034110p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q       macrocell42   1250   1250  13024591  RISE       1
\xbee_UART:BUART:rx_state_0\/main_4  macrocell40   2797   4047  13034110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_status_3\/main_4
Capture Clock  : \xbee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13034110p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q        macrocell42   1250   1250  13024591  RISE       1
\xbee_UART:BUART:rx_status_3\/main_4  macrocell50   2797   4047  13034110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_3\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_state_3\/main_3
Capture Clock  : \xbee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034122p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q       macrocell42   1250   1250  13024591  RISE       1
\xbee_UART:BUART:rx_state_3\/main_3  macrocell42   2785   4035  13034122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \xbee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034122p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q               macrocell42   1250   1250  13024591  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/main_2  macrocell45   2785   4035  13034122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell45         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_state_1\/main_0
Capture Clock  : \xbee_UART:BUART:rx_state_1\/clock_0
Path slack     : 13034268p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q       macrocell39   1250   1250  13025789  RISE       1
\xbee_UART:BUART:rx_state_1\/main_0  macrocell39   2639   3889  13034268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_break_detect\/main_0
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13034268p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q            macrocell39   1250   1250  13025789  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_0  macrocell51   2639   3889  13034268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:pollcount_1\/q
Path End       : \xbee_UART:BUART:pollcount_1\/main_2
Capture Clock  : \xbee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034285p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:pollcount_1\/q       macrocell46   1250   1250  13026425  RISE       1
\xbee_UART:BUART:pollcount_1\/main_2  macrocell46   2621   3871  13034285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_state_2\/main_5
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034314p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q       macrocell43   1250   1250  13022739  RISE       1
\xbee_UART:BUART:rx_state_2\/main_5  macrocell43   2592   3842  13034314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \xbee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034314p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q         macrocell43   1250   1250  13022739  RISE       1
\xbee_UART:BUART:rx_load_fifo\/main_4  macrocell41   2592   3842  13034314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_bitclk\/q
Path End       : \xbee_UART:BUART:tx_state_0\/main_5
Capture Clock  : \xbee_UART:BUART:tx_state_0\/clock_0
Path slack     : 13034319p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_bitclk\/q        macrocell38   1250   1250  13033258  RISE       1
\xbee_UART:BUART:tx_state_0\/main_5  macrocell36   2587   3837  13034319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_bitclk\/q
Path End       : \xbee_UART:BUART:txn\/main_6
Capture Clock  : \xbee_UART:BUART:txn\/clock_0
Path slack     : 13034323p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_bitclk\/q  macrocell38   1250   1250  13033258  RISE       1
\xbee_UART:BUART:txn\/main_6   macrocell34   2584   3834  13034323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_load_fifo\/q
Path End       : \xbee_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \xbee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034487p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_load_fifo\/q            macrocell41      1250   1250  13027915  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell11   2799   4049  13034487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell11      0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_break_detect\/q
Path End       : \xbee_UART:BUART:rx_state_1\/main_6
Capture Clock  : \xbee_UART:BUART:rx_state_1\/clock_0
Path slack     : 13034600p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_break_detect\/q  macrocell51   1250   1250  13032767  RISE       1
\xbee_UART:BUART:rx_state_1\/main_6  macrocell39   2307   3557  13034600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_break_detect\/q
Path End       : \xbee_UART:BUART:rx_break_detect\/main_10
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13034600p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_break_detect\/q        macrocell51   1250   1250  13032767  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_10  macrocell51   2307   3557  13034600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_status_1\/q
Path End       : \xbee_UART:BUART:sRX:RxSts\/status_1
Capture Clock  : \xbee_UART:BUART:sRX:RxSts\/clock
Path slack     : 13036251p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_status_1\/q       macrocell48    1250   1250  13036251  RISE       1
\xbee_UART:BUART:sRX:RxSts\/status_1  statusicell6   3665   4915  13036251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_status_3\/q
Path End       : \xbee_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \xbee_UART:BUART:sRX:RxSts\/clock
Path slack     : 13037603p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_3\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_status_3\/q       macrocell50    1250   1250  13037603  RISE       1
\xbee_UART:BUART:sRX:RxSts\/status_3  statusicell6   2314   3564  13037603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \heartbeat_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \heartbeat_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973128p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22642
-------------------------------------   ----- 
End-of-path arrival time (ps)           22642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell19    760    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell20      0    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell20   1210   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell21      0   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell21   1210   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell22      0   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell22   2740   5920  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell19   4992  10912  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell19   5130  16042  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell20      0  16042  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell20   3300  19342  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell21      0  19342  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell21   3300  22642  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell22      0  22642  999973128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/clock           datapathcell22      0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973207p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22563
-------------------------------------   ----- 
End-of-path arrival time (ps)           22563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4913  10833  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15963  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15963  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19263  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19263  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22563  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22563  999973207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \heartbeat_timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \heartbeat_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999976428p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19342
-------------------------------------   ----- 
End-of-path arrival time (ps)           19342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell19    760    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell20      0    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell20   1210   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell21      0   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell21   1210   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell22      0   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell22   2740   5920  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell19   4992  10912  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell19   5130  16042  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell20      0  16042  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell20   3300  19342  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell21      0  19342  999976428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/clock           datapathcell21      0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999976507p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19263
-------------------------------------   ----- 
End-of-path arrival time (ps)           19263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4913  10833  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15963  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15963  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19263  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19263  999976507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell4       0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999977826p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17944
-------------------------------------   ----- 
End-of-path arrival time (ps)           17944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell6    760    760  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell7      0    760  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell7   1210   1970  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell8      0   1970  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell8   2740   4710  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell6   4804   9514  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell6   5130  14644  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell7      0  14644  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell7   3300  17944  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell8      0  17944  999977826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell8       0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999977925p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17845
-------------------------------------   ----- 
End-of-path arrival time (ps)           17845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12    760    760  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0    760  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1210   1970  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   1970  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2740   4710  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   4705   9415  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell12   5130  14545  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell13      0  14545  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell13   3300  17845  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell14      0  17845  999977925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \heartbeat_timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \heartbeat_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999979728p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16042
-------------------------------------   ----- 
End-of-path arrival time (ps)           16042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell19    760    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell20      0    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell20   1210   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell21      0   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell21   1210   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell22      0   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell22   2740   5920  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell19   4992  10912  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell19   5130  16042  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell20      0  16042  999979728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/clock           datapathcell20      0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999979807p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15963
-------------------------------------   ----- 
End-of-path arrival time (ps)           15963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4913  10833  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15963  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15963  999979807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell3       0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 999981126p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14644
-------------------------------------   ----- 
End-of-path arrival time (ps)           14644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell6    760    760  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell7      0    760  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell7   1210   1970  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell8      0   1970  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell8   2740   4710  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell6   4804   9514  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell6   5130  14644  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell7      0  14644  999981126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/clock        datapathcell7       0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 999981225p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14545
-------------------------------------   ----- 
End-of-path arrival time (ps)           14545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12    760    760  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0    760  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1210   1970  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   1970  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2740   4710  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   4705   9415  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell12   5130  14545  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell13      0  14545  999981225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \heartbeat_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \heartbeat_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999982509p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11431
-------------------------------------   ----- 
End-of-path arrival time (ps)           11431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell19    760    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell20      0    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell20   1210   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell21      0   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell21   1210   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell22      0   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell22   2740   5920  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell20   5511  11431  999982509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/clock           datapathcell20      0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999982558p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11382
-------------------------------------   ----- 
End-of-path arrival time (ps)           11382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell3   5462  11382  999982558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell3       0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \watchdog_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \watchdog_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982731p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13039
-------------------------------------   ----- 
End-of-path arrival time (ps)           13039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell15      0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999982731  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999982731  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999982731  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   4409   7909  999982731  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   5130  13039  999982731  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0  13039  999982731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell16      0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \heartbeat_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \heartbeat_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999983028p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10912
-------------------------------------   ----- 
End-of-path arrival time (ps)           10912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell19    760    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell20      0    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell20   1210   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell21      0   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell21   1210   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell22      0   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell22   2740   5920  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell19   4992  10912  999983028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell19      0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999983107p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10833
-------------------------------------   ----- 
End-of-path arrival time (ps)           10833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4913  10833  999983107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 999983881p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10059
-------------------------------------   ----- 
End-of-path arrival time (ps)           10059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell6    760    760  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell7      0    760  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell7   1210   1970  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell8      0   1970  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell8   2740   4710  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell7   5349  10059  999983881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/clock        datapathcell7       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \car_state_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \car_state_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999983917p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11853
-------------------------------------   ----- 
End-of-path arrival time (ps)           11853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell17    760    760  999983917  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell18      0    760  999983917  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell18   2740   3500  999983917  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell17   3223   6723  999983917  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell17   5130  11853  999983917  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell18      0  11853  999983917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell18      0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 999983969p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9971
-------------------------------------   ---- 
End-of-path arrival time (ps)           9971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12    760    760  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0    760  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1210   1970  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   1970  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2740   4710  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell13   5261   9971  999983969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 999984426p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9514
-------------------------------------   ---- 
End-of-path arrival time (ps)           9514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell6    760    760  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell7      0    760  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell7   1210   1970  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell8      0   1970  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell8   2740   4710  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell6   4804   9514  999984426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 999984525p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12    760    760  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0    760  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1210   1970  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   1970  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2740   4710  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   4705   9415  999984525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \heartbeat_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \heartbeat_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984635p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14865
-------------------------------------   ----- 
End-of-path arrival time (ps)           14865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell19    760    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell20      0    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell20   1210   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell21      0   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell21   1210   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell22      0   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell22   2740   5920  999973128  RISE       1
\heartbeat_timer:TimerUDB:status_tc\/main_1         macrocell21      3270   9190  999984635  RISE       1
\heartbeat_timer:TimerUDB:status_tc\/q              macrocell21      3350  12540  999984635  RISE       1
\heartbeat_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell10    2326  14865  999984635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:rstSts:stsreg\/clock             statusicell10       0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \heartbeat_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \heartbeat_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999984769p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9171
-------------------------------------   ---- 
End-of-path arrival time (ps)           9171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell19    760    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell20      0    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell20   1210   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell21      0   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell21   1210   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell22      0   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell22   2740   5920  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell21   3251   9171  999984769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/clock           datapathcell21      0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \heartbeat_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \heartbeat_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999984779p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9161
-------------------------------------   ---- 
End-of-path arrival time (ps)           9161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell19    760    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell20      0    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell20   1210   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell21      0   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell21   1210   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell22      0   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell22   2740   5920  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell22   3241   9161  999984779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/clock           datapathcell22      0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \millis_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984825p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14675
-------------------------------------   ----- 
End-of-path arrival time (ps)           14675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell2    760    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell3      0    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell3   1210   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell4      0   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell4   1210   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell5      0   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell5   2740   5920  999973207  RISE       1
\millis_timer:TimerUDB:status_tc\/main_1         macrocell7      3093   9013  999984825  RISE       1
\millis_timer:TimerUDB:status_tc\/q              macrocell7      3350  12363  999984825  RISE       1
\millis_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2312  14675  999984825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999984940p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9000
-------------------------------------   ---- 
End-of-path arrival time (ps)           9000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell5   3080   9000  999984940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999985089p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8851
-------------------------------------   ---- 
End-of-path arrival time (ps)           8851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973207  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell4   2931   8851  999985089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell4       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999986031p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell15      0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999982731  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999982731  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999982731  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   4409   7909  999986031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell15      0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \watchdog_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \watchdog_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999986307p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13193
-------------------------------------   ----- 
End-of-path arrival time (ps)           13193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell15      0      0  RISE       1

Data path
pin name                                           model name      delay     AT      slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    760    760  999982731  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    760  999982731  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   2740   3500  999982731  RISE       1
\watchdog_timer:TimerUDB:status_tc\/main_1         macrocell19      4016   7516  999986307  RISE       1
\watchdog_timer:TimerUDB:status_tc\/q              macrocell19      3350  10866  999986307  RISE       1
\watchdog_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell8     2327  13193  999986307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:rstSts:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \time_refresh_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999986323p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13177
-------------------------------------   ----- 
End-of-path arrival time (ps)           13177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell6    760    760  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell7      0    760  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell7   1210   1970  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell8      0   1970  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell8   2740   4710  999977826  RISE       1
\time_refresh_timer:TimerUDB:status_tc\/main_1         macrocell8      2793   7503  999986323  RISE       1
\time_refresh_timer:TimerUDB:status_tc\/q              macrocell8      3350  10853  999986323  RISE       1
\time_refresh_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2323  13177  999986323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:rstSts:stsreg\/clock          statusicell4        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999986448p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7492
-------------------------------------   ---- 
End-of-path arrival time (ps)           7492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell6    760    760  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell7      0    760  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell7   1210   1970  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell8      0   1970  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell8   2740   4710  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell8   2782   7492  999986448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell8       0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \sd_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999986466p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13034
-------------------------------------   ----- 
End-of-path arrival time (ps)           13034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT      slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell12    760    760  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell13      0    760  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell13   1210   1970  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell14      0   1970  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell14   2740   4710  999977925  RISE       1
\sd_timer:TimerUDB:status_tc\/main_1         macrocell18      2711   7421  999986466  RISE       1
\sd_timer:TimerUDB:status_tc\/q              macrocell18      3350  10771  999986466  RISE       1
\sd_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2263  13034  999986466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:rstSts:stsreg\/clock                    statusicell7        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999986533p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7407
-------------------------------------   ---- 
End-of-path arrival time (ps)           7407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12    760    760  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0    760  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1210   1970  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   1970  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2740   4710  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell14   2697   7407  999986533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \watchdog_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \watchdog_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987015p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6925
-------------------------------------   ---- 
End-of-path arrival time (ps)           6925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell15      0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999982731  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999982731  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999982731  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell16   3425   6925  999987015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell16      0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \car_state_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \car_state_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999987063p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12437
-------------------------------------   ----- 
End-of-path arrival time (ps)           12437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell17    760    760  999983917  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell18      0    760  999983917  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell18   2740   3500  999983917  RISE       1
\car_state_timer:TimerUDB:status_tc\/main_1         macrocell20      3257   6757  999987063  RISE       1
\car_state_timer:TimerUDB:status_tc\/q              macrocell20      3350  10107  999987063  RISE       1
\car_state_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell9     2330  12437  999987063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:rstSts:stsreg\/clock             statusicell9        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \car_state_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \car_state_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987198p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell17    760    760  999983917  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell18      0    760  999983917  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell18   2740   3500  999983917  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell18   3242   6742  999987198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell18      0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \car_state_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \car_state_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987217p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6723
-------------------------------------   ---- 
End-of-path arrival time (ps)           6723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell17    760    760  999983917  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell18      0    760  999983917  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell18   2740   3500  999983917  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell17   3223   6723  999987217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell17      0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_739/main_1
Capture Clock  : Net_739/clock_0
Path slack     : 999987326p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9164
-------------------------------------   ---- 
End-of-path arrival time (ps)           9164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell19      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell19    760    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell20      0    760  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell20   1210   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell21      0   1970  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell21   1210   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell22      0   3180  999973128  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell22   2740   5920  999973128  RISE       1
Net_739/main_1                                      macrocell56      3244   9164  999987326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_739/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_660/main_1
Capture Clock  : Net_660/clock_0
Path slack     : 999987382p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9108
-------------------------------------   ---- 
End-of-path arrival time (ps)           9108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell6    760    760  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell7      0    760  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell7   1210   1970  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell8      0   1970  999977826  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell8   2740   4710  999977826  RISE       1
Net_660/main_1                                         macrocell33     4398   9108  999987382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_660/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_661/main_1
Capture Clock  : Net_661/clock_0
Path slack     : 999987547p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8943
-------------------------------------   ---- 
End-of-path arrival time (ps)           8943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT      slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell12    760    760  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell13      0    760  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell13   1210   1970  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell14      0   1970  999977925  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell14   2740   4710  999977925  RISE       1
Net_661/main_1                               macrocell53      4233   8943  999987547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_661/clock_0                                            macrocell53         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \heartbeat_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \heartbeat_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999988025p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  999980279  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell21   4705   5915  999988025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u2\/clock           datapathcell21      0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_663/main_1
Capture Clock  : Net_663/clock_0
Path slack     : 999988037p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell15      0      0  RISE       1

Data path
pin name                                           model name      delay     AT      slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    760    760  999982731  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    760  999982731  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   2740   3500  999982731  RISE       1
Net_663/main_1                                     macrocell54      4953   8453  999988037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_663/clock_0                                            macrocell54         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \heartbeat_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \heartbeat_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999988432p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  999980279  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell22   4298   5508  999988432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u3\/clock           datapathcell22      0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999988747p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  999983195  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell8   3983   5193  999988747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell8       0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999988770p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT      slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  999983227  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell14   3960   5170  999988770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999988861p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999980217  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell5   3869   5079  999988861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999988862p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999980217  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell4   3868   5078  999988862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell4       0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \watchdog_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \watchdog_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999989263p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell4        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT      slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  999986016  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell16   3467   4677  999989263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell16      0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999989316p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell4        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT      slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  999986016  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell15   3414   4624  999989316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell15      0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \car_state_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \car_state_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999989518p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999986218  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell17   3212   4422  999989518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell17      0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \car_state_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \car_state_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999989522p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999986218  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell18   3208   4418  999989522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell18      0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_713/main_1
Capture Clock  : Net_713/clock_0
Path slack     : 999989749p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6741
-------------------------------------   ---- 
End-of-path arrival time (ps)           6741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell17    760    760  999983917  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell18      0    760  999983917  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell18   2740   3500  999983917  RISE       1
Net_713/main_1                                      macrocell55      3241   6741  999989749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_713/clock_0                                            macrocell55         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 999989792p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  999983195  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell7   2938   4148  999989792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/clock        datapathcell7       0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 999989795p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  999983195  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell6   2935   4145  999989795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 999989827p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT      slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  999983227  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell12   2903   4113  999989827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 999989830p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT      slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  999983227  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell13   2900   4110  999989830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999990117p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999980217  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell2   2613   3823  999990117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999990119p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3821
-------------------------------------   ---- 
End-of-path arrival time (ps)           3821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999980217  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell3   2611   3821  999990119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell3       0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \heartbeat_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \heartbeat_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999990179p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3761
-------------------------------------   ---- 
End-of-path arrival time (ps)           3761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  999980279  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell19   2551   3761  999990179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell19      0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \heartbeat_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \heartbeat_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999990181p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3759
-------------------------------------   ---- 
End-of-path arrival time (ps)           3759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  999980279  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell20   2549   3759  999990181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT32:timerdp:u1\/clock           datapathcell20      0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_739/main_0
Capture Clock  : Net_739/clock_0
Path slack     : 999991013p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  999980279  RISE       1
Net_739/main_0                                                 macrocell56    4267   5477  999991013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_739/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_663/main_0
Capture Clock  : Net_663/clock_0
Path slack     : 999991673p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell4        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT      slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999986016  RISE       1
Net_663/main_0                                                macrocell54    3607   4817  999991673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_663/clock_0                                            macrocell54         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_713/main_0
Capture Clock  : Net_713/clock_0
Path slack     : 999992043p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  999986218  RISE       1
Net_713/main_0                                                 macrocell55    3237   4447  999992043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_713/clock_0                                            macrocell55         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_660/main_0
Capture Clock  : Net_660/clock_0
Path slack     : 999992333p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  999983195  RISE       1
Net_660/main_0                                                    macrocell33    2947   4157  999992333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_660/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_661/main_0
Capture Clock  : Net_661/clock_0
Path slack     : 999992365p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  999983227  RISE       1
Net_661/main_0                                          macrocell53    2915   4125  999992365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_661/clock_0                                            macrocell53         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

