<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › vt6656 › rf.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>rf.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 1996, 2003 VIA Networking Technologies, Inc.</span>
<span class="cm"> * All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * File: rf.c</span>
<span class="cm"> *</span>
<span class="cm"> * Purpose: rf function code</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Jerry Chen</span>
<span class="cm"> *</span>
<span class="cm"> * Date: Feb. 19, 2004</span>
<span class="cm"> *</span>
<span class="cm"> * Functions:</span>
<span class="cm"> *      IFRFbWriteEmbeded      - Embeded write RF register via MAC</span>
<span class="cm"> *</span>
<span class="cm"> * Revision History:</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;mac.h&quot;</span>
<span class="cp">#include &quot;rf.h&quot;</span>
<span class="cp">#include &quot;baseband.h&quot;</span>
<span class="cp">#include &quot;control.h&quot;</span>
<span class="cp">#include &quot;rndis.h&quot;</span>
<span class="cp">#include &quot;datarate.h&quot;</span>

<span class="k">static</span> <span class="kt">int</span>          <span class="n">msglevel</span>                <span class="o">=</span><span class="n">MSG_LEVEL_INFO</span><span class="p">;</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><p>static int          msglevel                =MSG<em>LEVEL</em>DEBUG;</p></td><td class="code"><div class="highlight"><pre><span class="cm">/*---------------------  Static Definitions -------------------------*/</span>
<span class="cp">#define BY_AL2230_REG_LEN     23 </span><span class="c1">//24bit</span>
<span class="cp">#define CB_AL2230_INIT_SEQ    15</span>
<span class="cp">#define AL2230_PWR_IDX_LEN    64</span>

<span class="cp">#define BY_AL7230_REG_LEN     23 </span><span class="c1">//24bit</span>
<span class="cp">#define CB_AL7230_INIT_SEQ    16</span>
<span class="cp">#define AL7230_PWR_IDX_LEN    64</span></pre></div></td></tr>


<tr id="section-3"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-3">&#182;</a></div><p>{{RobertYu:20051111</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define BY_VT3226_REG_LEN     23</span>
<span class="cp">#define CB_VT3226_INIT_SEQ    11</span>
<span class="cp">#define VT3226_PWR_IDX_LEN    64</span></pre></div></td></tr>


<tr id="section-4"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-4">&#182;</a></div><p>}}</p></td><td class="code"><div class="highlight"><pre></pre></div></td></tr>


<tr id="section-5"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-5">&#182;</a></div><p>{{RobertYu:20060609</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define BY_VT3342_REG_LEN     23</span>
<span class="cp">#define CB_VT3342_INIT_SEQ    13</span>
<span class="cp">#define VT3342_PWR_IDX_LEN    64</span></pre></div></td></tr>


<tr id="section-6"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-6">&#182;</a></div><p>}}</p></td><td class="code"><div class="highlight"><pre><span class="cm">/*---------------------  Static Classes  ----------------------------*/</span>

<span class="cm">/*---------------------  Static Variables  --------------------------*/</span>




<span class="n">BYTE</span> <span class="n">abyAL2230InitTable</span><span class="p">[</span><span class="n">CB_AL2230_INIT_SEQ</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xF7</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0xB8</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">,</span> <span class="mh">0xF3</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x0F</span><span class="p">,</span> <span class="mh">0x4D</span><span class="p">,</span> <span class="mh">0xC5</span><span class="p">},</span>   <span class="c1">//RobertYu:20060814</span>
    <span class="p">{</span><span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0xB6</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x47</span><span class="p">,</span> <span class="mh">0xC7</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x88</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xB9</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xDB</span><span class="p">,</span> <span class="mh">0xBA</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">,</span> <span class="mh">0x9B</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x0B</span><span class="p">,</span> <span class="mh">0xDF</span><span class="p">,</span> <span class="mh">0xFC</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x0D</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x58</span><span class="p">,</span> <span class="mh">0x0F</span><span class="p">}</span>
    <span class="p">};</span>

<span class="n">BYTE</span> <span class="n">abyAL2230ChannelTable0</span><span class="p">[</span><span class="n">CB_MAX_CHANNEL_24G</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xF7</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">},</span> <span class="c1">// channel = 1, Tf = 2412MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xF7</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">},</span> <span class="c1">// channel = 2, Tf = 2417MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xE7</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">},</span> <span class="c1">// channel = 3, Tf = 2422MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xE7</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">},</span> <span class="c1">// channel = 4, Tf = 2427MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xF7</span><span class="p">,</span> <span class="mh">0xA0</span><span class="p">},</span> <span class="c1">// channel = 5, Tf = 2432MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xF7</span><span class="p">,</span> <span class="mh">0xA0</span><span class="p">},</span> <span class="c1">// channel = 6, Tf = 2437MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xE7</span><span class="p">,</span> <span class="mh">0xA0</span><span class="p">},</span> <span class="c1">// channel = 7, Tf = 2442MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xE7</span><span class="p">,</span> <span class="mh">0xA0</span><span class="p">},</span> <span class="c1">// channel = 8, Tf = 2447MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xF7</span><span class="p">,</span> <span class="mh">0xB0</span><span class="p">},</span> <span class="c1">// channel = 9, Tf = 2452MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xF7</span><span class="p">,</span> <span class="mh">0xB0</span><span class="p">},</span> <span class="c1">// channel = 10, Tf = 2457MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xE7</span><span class="p">,</span> <span class="mh">0xB0</span><span class="p">},</span> <span class="c1">// channel = 11, Tf = 2462MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xE7</span><span class="p">,</span> <span class="mh">0xB0</span><span class="p">},</span> <span class="c1">// channel = 12, Tf = 2467MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xF7</span><span class="p">,</span> <span class="mh">0xC0</span><span class="p">},</span> <span class="c1">// channel = 13, Tf = 2472MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xE7</span><span class="p">,</span> <span class="mh">0xC0</span><span class="p">}</span>  <span class="c1">// channel = 14, Tf = 2412M</span>
    <span class="p">};</span>

<span class="n">BYTE</span> <span class="n">abyAL2230ChannelTable1</span><span class="p">[</span><span class="n">CB_MAX_CHANNEL_24G</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 1, Tf = 2412MHz</span>
    <span class="p">{</span><span class="mh">0x0B</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 2, Tf = 2417MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 3, Tf = 2422MHz</span>
    <span class="p">{</span><span class="mh">0x0B</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 4, Tf = 2427MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 5, Tf = 2432MHz</span>
    <span class="p">{</span><span class="mh">0x0B</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 6, Tf = 2437MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 7, Tf = 2442MHz</span>
    <span class="p">{</span><span class="mh">0x0B</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 8, Tf = 2447MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 9, Tf = 2452MHz</span>
    <span class="p">{</span><span class="mh">0x0B</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 10, Tf = 2457MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 11, Tf = 2462MHz</span>
    <span class="p">{</span><span class="mh">0x0B</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 12, Tf = 2467MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 13, Tf = 2472MHz</span>
    <span class="p">{</span><span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x61</span><span class="p">}</span>  <span class="c1">// channel = 14, Tf = 2412M</span>
    <span class="p">};</span></pre></div></td></tr>


<tr id="section-7"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-7">&#182;</a></div><p>40MHz reference frequency
Need to Pull PLLON(PE3) low when writing channel registers through 3-wire.</p></td><td class="code"><div class="highlight"><pre><span class="n">BYTE</span> <span class="n">abyAL7230InitTable</span><span class="p">[</span><span class="n">CB_AL7230_INIT_SEQ</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="p">{</span><span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">},</span> <span class="c1">// Channel1 // Need modify for 11a</span>
    <span class="p">{</span><span class="mh">0x13</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// Channel1 // Need modify for 11a</span>
    <span class="p">{</span><span class="mh">0x84</span><span class="p">,</span> <span class="mh">0x1F</span><span class="p">,</span> <span class="mh">0xF2</span><span class="p">},</span> <span class="c1">// Need modify for 11a: 451FE2</span>
    <span class="p">{</span><span class="mh">0x3F</span><span class="p">,</span> <span class="mh">0xDF</span><span class="p">,</span> <span class="mh">0xA3</span><span class="p">},</span> <span class="c1">// Need modify for 11a: 5FDFA3</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// 11b/g    // Need modify for 11a</span></pre></div></td></tr>


<tr id="section-8"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-8">&#182;</a></div><p>0x802B4500+(BY<em>AL7230</em>REG<em>LEN&lt;&lt;3)+IFREGCTL</em>REGW, // Need modify for 11a: 8D1B45
RoberYu:20050113, Rev0.47 Regsiter Setting Guide</p></td><td class="code"><div class="highlight"><pre>    <span class="p">{</span><span class="mh">0x80</span><span class="p">,</span> <span class="mh">0x2B</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">},</span> <span class="c1">// Need modify for 11a: 8D1B55</span>
    <span class="p">{</span><span class="mh">0x56</span><span class="p">,</span> <span class="mh">0xAF</span><span class="p">,</span> <span class="mh">0x36</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0xCE</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">},</span> <span class="c1">// Need modify for 11a: 860207</span>
    <span class="p">{</span><span class="mh">0x6E</span><span class="p">,</span> <span class="mh">0xBC</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x22</span><span class="p">,</span> <span class="mh">0x1B</span><span class="p">,</span> <span class="mh">0xB9</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0xE0</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x0A</span><span class="p">},</span> <span class="c1">// Need modify for 11a: E0600A</span>
    <span class="p">{</span><span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x1B</span><span class="p">},</span> <span class="c1">// init 0x080B1B00 =&gt; 0x080F1B00 for 3 wire control TxGain(D10)</span></pre></div></td></tr>


<tr id="section-9"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-9">&#182;</a></div><p>0x00093C00+(BY<em>AL7230</em>REG<em>LEN&lt;&lt;3)+IFREGCTL</em>REGW, // Need modify for 11a: 00143C
RoberYu:20050113, Rev0.47 Regsiter Setting Guide</p></td><td class="code"><div class="highlight"><pre>    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x0A</span><span class="p">,</span> <span class="mh">0x3C</span><span class="p">},</span> <span class="c1">// Need modify for 11a: 00143C</span>
    <span class="p">{</span><span class="mh">0xFF</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">,</span> <span class="mh">0xFD</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x0E</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x1A</span><span class="p">,</span> <span class="mh">0xBA</span><span class="p">,</span> <span class="mh">0x8F</span><span class="p">}</span> <span class="c1">// Need modify for 11a: 12BACF</span>
    <span class="p">};</span>

<span class="n">BYTE</span> <span class="n">abyAL7230InitTableAMode</span><span class="p">[</span><span class="n">CB_AL7230_INIT_SEQ</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">},</span> <span class="c1">// Channel184 // Need modify for 11b/g</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span> <span class="c1">// Channel184 // Need modify for 11b/g</span>
    <span class="p">{</span><span class="mh">0x45</span><span class="p">,</span> <span class="mh">0x1F</span><span class="p">,</span> <span class="mh">0xE2</span><span class="p">},</span> <span class="c1">// Need modify for 11b/g</span>
    <span class="p">{</span><span class="mh">0x5F</span><span class="p">,</span> <span class="mh">0xDF</span><span class="p">,</span> <span class="mh">0xA3</span><span class="p">},</span> <span class="c1">// Need modify for 11b/g</span>
    <span class="p">{</span><span class="mh">0x6F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// 11a    // Need modify for 11b/g</span>
    <span class="p">{</span><span class="mh">0x85</span><span class="p">,</span> <span class="mh">0x3F</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">},</span> <span class="c1">// Need modify for 11b/g, RoberYu:20050113</span>
    <span class="p">{</span><span class="mh">0x56</span><span class="p">,</span> <span class="mh">0xAF</span><span class="p">,</span> <span class="mh">0x36</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0xCE</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">},</span> <span class="c1">// Need modify for 11b/g</span>
    <span class="p">{</span><span class="mh">0x6E</span><span class="p">,</span> <span class="mh">0xBC</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x22</span><span class="p">,</span> <span class="mh">0x1B</span><span class="p">,</span> <span class="mh">0xB9</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0xE0</span><span class="p">,</span> <span class="mh">0x60</span><span class="p">,</span> <span class="mh">0x0A</span><span class="p">},</span> <span class="c1">// Need modify for 11b/g</span>
    <span class="p">{</span><span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x1B</span><span class="p">},</span> <span class="c1">// init 0x080B1B00 =&gt; 0x080F1B00 for 3 wire control TxGain(D10)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mh">0x7C</span><span class="p">},</span> <span class="c1">// Need modify for 11b/g</span>
    <span class="p">{</span><span class="mh">0xFF</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">,</span> <span class="mh">0xFD</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x0E</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x12</span><span class="p">,</span> <span class="mh">0xBA</span><span class="p">,</span> <span class="mh">0xCF</span><span class="p">}</span> <span class="c1">// Need modify for 11b/g</span>
    <span class="p">};</span>

<span class="n">BYTE</span> <span class="n">abyAL7230ChannelTable0</span><span class="p">[</span><span class="n">CB_MAX_CHANNEL</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="p">{</span><span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">},</span> <span class="c1">// channel =  1, Tf = 2412MHz</span>
    <span class="p">{</span><span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">},</span> <span class="c1">// channel =  2, Tf = 2417MHz</span>
    <span class="p">{</span><span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">},</span> <span class="c1">// channel =  3, Tf = 2422MHz</span>
    <span class="p">{</span><span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">},</span> <span class="c1">// channel =  4, Tf = 2427MHz</span>
    <span class="p">{</span><span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0xA0</span><span class="p">},</span> <span class="c1">// channel =  5, Tf = 2432MHz</span>
    <span class="p">{</span><span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0xA0</span><span class="p">},</span> <span class="c1">// channel =  6, Tf = 2437MHz</span>
    <span class="p">{</span><span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0xA0</span><span class="p">},</span> <span class="c1">// channel =  7, Tf = 2442MHz</span>
    <span class="p">{</span><span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0xA0</span><span class="p">},</span> <span class="c1">// channel =  8, Tf = 2447MHz //RobertYu: 20050218, update for APNode 0.49</span>
    <span class="p">{</span><span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0xB0</span><span class="p">},</span> <span class="c1">// channel =  9, Tf = 2452MHz //RobertYu: 20050218, update for APNode 0.49</span>
    <span class="p">{</span><span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0xB0</span><span class="p">},</span> <span class="c1">// channel = 10, Tf = 2457MHz //RobertYu: 20050218, update for APNode 0.49</span>
    <span class="p">{</span><span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0xB0</span><span class="p">},</span> <span class="c1">// channel = 11, Tf = 2462MHz //RobertYu: 20050218, update for APNode 0.49</span>
    <span class="p">{</span><span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0xB0</span><span class="p">},</span> <span class="c1">// channel = 12, Tf = 2467MHz //RobertYu: 20050218, update for APNode 0.49</span>
    <span class="p">{</span><span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0xC0</span><span class="p">},</span> <span class="c1">// channel = 13, Tf = 2472MHz //RobertYu: 20050218, update for APNode 0.49</span>
    <span class="p">{</span><span class="mh">0x20</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0xC0</span><span class="p">},</span> <span class="c1">// channel = 14, Tf = 2484MHz</span></pre></div></td></tr>


<tr id="section-10"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-10">&#182;</a></div><p>4.9G => Ch 183, 184, 185, 187, 188, 189, 192, 196  (Value:15 ~ 22)</p></td><td class="code"><div class="highlight"><pre>    <span class="p">{</span><span class="mh">0x0F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">},</span> <span class="c1">// channel = 183, Tf = 4915MHz (15)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">},</span> <span class="c1">// channel = 184, Tf = 4920MHz (16)</span>
    <span class="p">{</span><span class="mh">0x0F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">},</span> <span class="c1">// channel = 185, Tf = 4925MHz (17)</span>
    <span class="p">{</span><span class="mh">0x0F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">},</span> <span class="c1">// channel = 187, Tf = 4935MHz (18)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">},</span> <span class="c1">// channel = 188, Tf = 4940MHz (19)</span>
    <span class="p">{</span><span class="mh">0x0F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">},</span> <span class="c1">// channel = 189, Tf = 4945MHz (20)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">},</span> <span class="c1">// channel = 192, Tf = 4960MHz (21)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">},</span> <span class="c1">// channel = 196, Tf = 4980MHz (22)</span></pre></div></td></tr>


<tr id="section-11"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-11">&#182;</a></div><p>5G => Ch 7, 8, 9, 11, 12, 16, 34, 36, 38, 40, 42, 44, 46, 48, 52, 56, 60, 64,
100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165  (Value 23 ~ 56)</p></td><td class="code"><div class="highlight"><pre>    <span class="p">{</span><span class="mh">0x0F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">},</span> <span class="c1">// channel =   7, Tf = 5035MHz (23)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">},</span> <span class="c1">// channel =   8, Tf = 5040MHz (24)</span>
    <span class="p">{</span><span class="mh">0x0F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">},</span> <span class="c1">// channel =   9, Tf = 5045MHz (25)</span>
    <span class="p">{</span><span class="mh">0x0F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">},</span> <span class="c1">// channel =  11, Tf = 5055MHz (26)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">},</span> <span class="c1">// channel =  12, Tf = 5060MHz (27)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">},</span> <span class="c1">// channel =  16, Tf = 5080MHz (28)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x60</span><span class="p">},</span> <span class="c1">// channel =  34, Tf = 5170MHz (29)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x60</span><span class="p">},</span> <span class="c1">// channel =  36, Tf = 5180MHz (30)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">},</span> <span class="c1">// channel =  38, Tf = 5190MHz (31) //RobertYu: 20050218, update for APNode 0.49</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">},</span> <span class="c1">// channel =  40, Tf = 5200MHz (32)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">},</span> <span class="c1">// channel =  42, Tf = 5210MHz (33)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">},</span> <span class="c1">// channel =  44, Tf = 5220MHz (34)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">},</span> <span class="c1">// channel =  46, Tf = 5230MHz (35)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">},</span> <span class="c1">// channel =  48, Tf = 5240MHz (36)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">},</span> <span class="c1">// channel =  52, Tf = 5260MHz (37)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">},</span> <span class="c1">// channel =  56, Tf = 5280MHz (38)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">},</span> <span class="c1">// channel =  60, Tf = 5300MHz (39)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0x90</span><span class="p">},</span> <span class="c1">// channel =  64, Tf = 5320MHz (40)</span>

    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0xC0</span><span class="p">},</span> <span class="c1">// channel = 100, Tf = 5500MHz (41)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0xC0</span><span class="p">},</span> <span class="c1">// channel = 104, Tf = 5520MHz (42)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0xC0</span><span class="p">},</span> <span class="c1">// channel = 108, Tf = 5540MHz (43)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0xD0</span><span class="p">},</span> <span class="c1">// channel = 112, Tf = 5560MHz (44)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0xD0</span><span class="p">},</span> <span class="c1">// channel = 116, Tf = 5580MHz (45)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0xD0</span><span class="p">},</span> <span class="c1">// channel = 120, Tf = 5600MHz (46)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0xE0</span><span class="p">},</span> <span class="c1">// channel = 124, Tf = 5620MHz (47)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0xE0</span><span class="p">},</span> <span class="c1">// channel = 128, Tf = 5640MHz (48)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0xE0</span><span class="p">},</span> <span class="c1">// channel = 132, Tf = 5660MHz (49)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0xF0</span><span class="p">},</span> <span class="c1">// channel = 136, Tf = 5680MHz (50)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF5</span><span class="p">,</span> <span class="mh">0xF0</span><span class="p">},</span> <span class="c1">// channel = 140, Tf = 5700MHz (51)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF6</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">},</span> <span class="c1">// channel = 149, Tf = 5745MHz (52)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF6</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">},</span> <span class="c1">// channel = 153, Tf = 5765MHz (53)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF6</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">},</span> <span class="c1">// channel = 157, Tf = 5785MHz (54)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF6</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">},</span> <span class="c1">// channel = 161, Tf = 5805MHz (55)</span>
    <span class="p">{</span><span class="mh">0x2F</span><span class="p">,</span> <span class="mh">0xF6</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">}</span> <span class="c1">// channel = 165, Tf = 5825MHz (56)</span>
    <span class="p">};</span>

<span class="n">BYTE</span> <span class="n">abyAL7230ChannelTable1</span><span class="p">[</span><span class="n">CB_MAX_CHANNEL</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="p">{</span><span class="mh">0x13</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel =  1, Tf = 2412MHz</span>
    <span class="p">{</span><span class="mh">0x1B</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel =  2, Tf = 2417MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel =  3, Tf = 2422MHz</span>
    <span class="p">{</span><span class="mh">0x0B</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel =  4, Tf = 2427MHz</span>
    <span class="p">{</span><span class="mh">0x13</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel =  5, Tf = 2432MHz</span>
    <span class="p">{</span><span class="mh">0x1B</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel =  6, Tf = 2437MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel =  7, Tf = 2442MHz</span>
    <span class="p">{</span><span class="mh">0x0B</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel =  8, Tf = 2447MHz</span>
    <span class="p">{</span><span class="mh">0x13</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel =  9, Tf = 2452MHz</span>
    <span class="p">{</span><span class="mh">0x1B</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 10, Tf = 2457MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 11, Tf = 2462MHz</span>
    <span class="p">{</span><span class="mh">0x0B</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 12, Tf = 2467MHz</span>
    <span class="p">{</span><span class="mh">0x13</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span> <span class="c1">// channel = 13, Tf = 2472MHz</span>
    <span class="p">{</span><span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x61</span><span class="p">},</span> <span class="c1">// channel = 14, Tf = 2484MHz</span></pre></div></td></tr>


<tr id="section-12"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-12">&#182;</a></div><p>4.9G => Ch 183, 184, 185, 187, 188, 189, 192, 196  (Value:15 ~ 22)</p></td><td class="code"><div class="highlight"><pre>    <span class="p">{</span><span class="mh">0x1D</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">},</span> <span class="c1">// channel = 183, Tf = 4915MHz (15)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span> <span class="c1">// channel = 184, Tf = 4920MHz (16)</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA1</span><span class="p">},</span> <span class="c1">// channel = 185, Tf = 4925MHz (17)</span>
    <span class="p">{</span><span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span> <span class="c1">// channel = 187, Tf = 4935MHz (18)</span>
    <span class="p">{</span><span class="mh">0x0A</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA1</span><span class="p">},</span> <span class="c1">// channel = 188, Tf = 4940MHz (19)</span>
    <span class="p">{</span><span class="mh">0x0D</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">},</span> <span class="c1">// channel = 189, Tf = 4945MHz (20)</span>
    <span class="p">{</span><span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">},</span> <span class="c1">// channel = 192, Tf = 4960MHz (21)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span> <span class="c1">// channel = 196, Tf = 4980MHz (22)</span></pre></div></td></tr>


<tr id="section-13"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-13">&#182;</a></div><p>5G => Ch 7, 8, 9, 11, 12, 16, 34, 36, 38, 40, 42, 44, 46, 48, 52, 56, 60, 64,
100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165  (Value 23 ~ 56)</p></td><td class="code"><div class="highlight"><pre>    <span class="p">{</span><span class="mh">0x1D</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">},</span> <span class="c1">// channel =   7, Tf = 5035MHz (23)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span> <span class="c1">// channel =   8, Tf = 5040MHz (24)</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA1</span><span class="p">},</span> <span class="c1">// channel =   9, Tf = 5045MHz (25)</span>
    <span class="p">{</span><span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span> <span class="c1">// channel =  11, Tf = 5055MHz (26)</span>
    <span class="p">{</span><span class="mh">0x0A</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA1</span><span class="p">},</span> <span class="c1">// channel =  12, Tf = 5060MHz (27)</span>
    <span class="p">{</span><span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">},</span> <span class="c1">// channel =  16, Tf = 5080MHz (28)</span>
    <span class="p">{</span><span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">},</span> <span class="c1">// channel =  34, Tf = 5170MHz (29)</span>
    <span class="p">{</span><span class="mh">0x0A</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA1</span><span class="p">},</span> <span class="c1">// channel =  36, Tf = 5180MHz (30)</span>
    <span class="p">{</span><span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span> <span class="c1">// channel =  38, Tf = 5190MHz (31)</span>
    <span class="p">{</span><span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">},</span> <span class="c1">// channel =  40, Tf = 5200MHz (32)</span>
    <span class="p">{</span><span class="mh">0x1A</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA1</span><span class="p">},</span> <span class="c1">// channel =  42, Tf = 5210MHz (33)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span> <span class="c1">// channel =  44, Tf = 5220MHz (34)</span>
    <span class="p">{</span><span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">},</span> <span class="c1">// channel =  46, Tf = 5230MHz (35)</span>
    <span class="p">{</span><span class="mh">0x0A</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA1</span><span class="p">},</span> <span class="c1">// channel =  48, Tf = 5240MHz (36)</span>
    <span class="p">{</span><span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">},</span> <span class="c1">// channel =  52, Tf = 5260MHz (37)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span> <span class="c1">// channel =  56, Tf = 5280MHz (38)</span>
    <span class="p">{</span><span class="mh">0x0A</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA1</span><span class="p">},</span> <span class="c1">// channel =  60, Tf = 5300MHz (39)</span>
    <span class="p">{</span><span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">},</span> <span class="c1">// channel =  64, Tf = 5320MHz (40)</span>
    <span class="p">{</span><span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">},</span> <span class="c1">// channel = 100, Tf = 5500MHz (41)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span> <span class="c1">// channel = 104, Tf = 5520MHz (42)</span>
    <span class="p">{</span><span class="mh">0x0A</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA1</span><span class="p">},</span> <span class="c1">// channel = 108, Tf = 5540MHz (43)</span>
    <span class="p">{</span><span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">},</span> <span class="c1">// channel = 112, Tf = 5560MHz (44)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span> <span class="c1">// channel = 116, Tf = 5580MHz (45)</span>
    <span class="p">{</span><span class="mh">0x0A</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA1</span><span class="p">},</span> <span class="c1">// channel = 120, Tf = 5600MHz (46)</span>
    <span class="p">{</span><span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">},</span> <span class="c1">// channel = 124, Tf = 5620MHz (47)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span> <span class="c1">// channel = 128, Tf = 5640MHz (48)</span>
    <span class="p">{</span><span class="mh">0x0A</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA1</span><span class="p">},</span> <span class="c1">// channel = 132, Tf = 5660MHz (49)</span>
    <span class="p">{</span><span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">},</span> <span class="c1">// channel = 136, Tf = 5680MHz (50)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span> <span class="c1">// channel = 140, Tf = 5700MHz (51)</span>
    <span class="p">{</span><span class="mh">0x18</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span> <span class="c1">// channel = 149, Tf = 5745MHz (52)</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA1</span><span class="p">},</span> <span class="c1">// channel = 153, Tf = 5765MHz (53)</span>
    <span class="p">{</span><span class="mh">0x0D</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">},</span> <span class="c1">// channel = 157, Tf = 5785MHz (54)</span>
    <span class="p">{</span><span class="mh">0x18</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span> <span class="c1">// channel = 161, Tf = 5805MHz (55)</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xB1</span><span class="p">}</span>  <span class="c1">// channel = 165, Tf = 5825MHz (56)</span>
    <span class="p">};</span>

<span class="n">BYTE</span> <span class="n">abyAL7230ChannelTable2</span><span class="p">[</span><span class="n">CB_MAX_CHANNEL</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  1, Tf = 2412MHz</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  2, Tf = 2417MHz</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  3, Tf = 2422MHz</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  4, Tf = 2427MHz</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  5, Tf = 2432MHz</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  6, Tf = 2437MHz</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  7, Tf = 2442MHz</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  8, Tf = 2447MHz</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  9, Tf = 2452MHz</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 10, Tf = 2457MHz</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 11, Tf = 2462MHz</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 12, Tf = 2467MHz</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 13, Tf = 2472MHz</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 14, Tf = 2484MHz</span></pre></div></td></tr>


<tr id="section-14"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-14">&#182;</a></div><p>4.9G => Ch 183, 184, 185, 187, 188, 189, 192, 196  (Value:15 ~ 22)</p></td><td class="code"><div class="highlight"><pre>    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 183, Tf = 4915MHz (15)</span>
    <span class="p">{</span><span class="mh">0x6F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 184, Tf = 4920MHz (16)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 185, Tf = 4925MHz (17)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 187, Tf = 4935MHz (18)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 188, Tf = 4940MHz (19)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 189, Tf = 4945MHz (20)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 192, Tf = 4960MHz (21)</span>
    <span class="p">{</span><span class="mh">0x6F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 196, Tf = 4980MHz (22)</span></pre></div></td></tr>


<tr id="section-15"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-15">&#182;</a></div><p>5G => Ch 7, 8, 9, 11, 12, 16, 34, 36, 38, 40, 42, 44, 46, 48, 52, 56, 60, 64,
100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165  (Value 23 ~ 56)</p></td><td class="code"><div class="highlight"><pre>    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =   7, Tf = 5035MHz (23)</span>
    <span class="p">{</span><span class="mh">0x6F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =   8, Tf = 5040MHz (24)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =   9, Tf = 5045MHz (25)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  11, Tf = 5055MHz (26)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  12, Tf = 5060MHz (27)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  16, Tf = 5080MHz (28)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  34, Tf = 5170MHz (29)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  36, Tf = 5180MHz (30)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  38, Tf = 5190MHz (31)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  40, Tf = 5200MHz (32)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  42, Tf = 5210MHz (33)</span>
    <span class="p">{</span><span class="mh">0x6F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  44, Tf = 5220MHz (34)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  46, Tf = 5230MHz (35)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  48, Tf = 5240MHz (36)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  52, Tf = 5260MHz (37)</span>
    <span class="p">{</span><span class="mh">0x6F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  56, Tf = 5280MHz (38)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  60, Tf = 5300MHz (39)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel =  64, Tf = 5320MHz (40)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 100, Tf = 5500MHz (41)</span>
    <span class="p">{</span><span class="mh">0x6F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 104, Tf = 5520MHz (42)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 108, Tf = 5540MHz (43)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 112, Tf = 5560MHz (44)</span>
    <span class="p">{</span><span class="mh">0x6F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 116, Tf = 5580MHz (45)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 120, Tf = 5600MHz (46)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 124, Tf = 5620MHz (47)</span>
    <span class="p">{</span><span class="mh">0x6F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 128, Tf = 5640MHz (48)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 132, Tf = 5660MHz (49)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 136, Tf = 5680MHz (50)</span>
    <span class="p">{</span><span class="mh">0x6F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 140, Tf = 5700MHz (51)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 149, Tf = 5745MHz (52)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 153, Tf = 5765MHz (53)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 157, Tf = 5785MHz (54)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span> <span class="c1">// channel = 161, Tf = 5805MHz (55)</span>
    <span class="p">{</span><span class="mh">0x7F</span><span class="p">,</span> <span class="mh">0xD7</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">}</span>  <span class="c1">// channel = 165, Tf = 5825MHz (56)</span>
    <span class="p">};</span></pre></div></td></tr>


<tr id="section-16"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-16">&#182;</a></div><p>/{{RobertYu:20051111</p></td><td class="code"><div class="highlight"><pre><span class="n">BYTE</span> <span class="n">abyVT3226_InitTable</span><span class="p">[</span><span class="n">CB_VT3226_INIT_SEQ</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x82</span><span class="p">,</span> <span class="mh">0xA1</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xC6</span><span class="p">,</span> <span class="mh">0xA2</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x97</span><span class="p">,</span> <span class="mh">0x93</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x61</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x7B</span><span class="p">,</span> <span class="mh">0xD6</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mh">0x17</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xF8</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x39</span><span class="p">},</span>   <span class="c1">//RobertYu:20051116</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x2A</span><span class="p">}</span>
    <span class="p">};</span>

<span class="n">BYTE</span> <span class="n">abyVT3226D0_InitTable</span><span class="p">[</span><span class="n">CB_VT3226_INIT_SEQ</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x21</span><span class="p">},</span> <span class="c1">//RobertYu:20060327</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xC6</span><span class="p">,</span> <span class="mh">0xA2</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x97</span><span class="p">,</span> <span class="mh">0x93</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x71</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">},</span> <span class="c1">//RobertYu:20060103</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0xC6</span><span class="p">},</span> <span class="c1">//RobertYu:20060420</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x2E</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">},</span> <span class="c1">//RobertYu:20060420</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x58</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">},</span> <span class="c1">//RobertYu:20060111</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x79</span><span class="p">},</span> <span class="c1">//RobertYu:20060420</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">}</span>  <span class="c1">//RobertYu:20060523</span>
    <span class="p">};</span>


<span class="n">BYTE</span> <span class="n">abyVT3226_ChannelTable0</span><span class="p">[</span><span class="n">CB_MAX_CHANNEL_24G</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x97</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel = 1, Tf = 2412MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x97</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel = 2, Tf = 2417MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x97</span><span class="p">,</span> <span class="mh">0x93</span><span class="p">},</span> <span class="c1">// channel = 3, Tf = 2422MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x97</span><span class="p">,</span> <span class="mh">0x93</span><span class="p">},</span> <span class="c1">// channel = 4, Tf = 2427MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x97</span><span class="p">,</span> <span class="mh">0x93</span><span class="p">},</span> <span class="c1">// channel = 5, Tf = 2432MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x97</span><span class="p">,</span> <span class="mh">0x93</span><span class="p">},</span> <span class="c1">// channel = 6, Tf = 2437MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x97</span><span class="p">,</span> <span class="mh">0xA3</span><span class="p">},</span> <span class="c1">// channel = 7, Tf = 2442MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x97</span><span class="p">,</span> <span class="mh">0xA3</span><span class="p">},</span> <span class="c1">// channel = 8, Tf = 2447MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x97</span><span class="p">,</span> <span class="mh">0xA3</span><span class="p">},</span> <span class="c1">// channel = 9, Tf = 2452MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x97</span><span class="p">,</span> <span class="mh">0xA3</span><span class="p">},</span> <span class="c1">// channel = 10, Tf = 2457MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x97</span><span class="p">,</span> <span class="mh">0xB3</span><span class="p">},</span> <span class="c1">// channel = 11, Tf = 2462MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x97</span><span class="p">,</span> <span class="mh">0xB3</span><span class="p">},</span> <span class="c1">// channel = 12, Tf = 2467MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x97</span><span class="p">,</span> <span class="mh">0xB3</span><span class="p">},</span> <span class="c1">// channel = 13, Tf = 2472MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0xC3</span><span class="p">}</span>  <span class="c1">// channel = 14, Tf = 2484MHz</span>
    <span class="p">};</span>

<span class="n">BYTE</span> <span class="n">abyVT3226_ChannelTable1</span><span class="p">[</span><span class="n">CB_MAX_CHANNEL_24G</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">},</span> <span class="c1">// channel = 1, Tf = 2412MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">},</span> <span class="c1">// channel = 2, Tf = 2417MHz</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">},</span> <span class="c1">// channel = 3, Tf = 2422MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">},</span> <span class="c1">// channel = 4, Tf = 2427MHz</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">},</span> <span class="c1">// channel = 5, Tf = 2432MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">},</span> <span class="c1">// channel = 6, Tf = 2437MHz</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">},</span> <span class="c1">// channel = 7, Tf = 2442MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">},</span> <span class="c1">// channel = 8, Tf = 2447MHz</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">},</span> <span class="c1">// channel = 9, Tf = 2452MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">},</span> <span class="c1">// channel = 10, Tf = 2457MHz</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">},</span> <span class="c1">// channel = 11, Tf = 2462MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">},</span> <span class="c1">// channel = 12, Tf = 2467MHz</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">},</span> <span class="c1">// channel = 13, Tf = 2472MHz</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xCC</span><span class="p">,</span> <span class="mh">0xC4</span><span class="p">}</span>  <span class="c1">// channel = 14, Tf = 2484MHz</span>
    <span class="p">};</span></pre></div></td></tr>


<tr id="section-17"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-17">&#182;</a></div><p>/}}RobertYu</p></td><td class="code"><div class="highlight"><pre></pre></div></td></tr>


<tr id="section-18"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-18">&#182;</a></div><p>{{RobertYu:20060502, TWIF 1.14, LO Current for 11b mode</p></td><td class="code"><div class="highlight"><pre><span class="n">DWORD</span> <span class="n">dwVT3226D0LoCurrentTable</span><span class="p">[</span><span class="n">CB_MAX_CHANNEL_24G</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="mh">0x0135C600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span> <span class="c1">// channel = 1, Tf = 2412MHz</span>
    <span class="mh">0x0135C600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span> <span class="c1">// channel = 2, Tf = 2417MHz</span>
    <span class="mh">0x0235C600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span> <span class="c1">// channel = 3, Tf = 2422MHz</span>
    <span class="mh">0x0235C600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span> <span class="c1">// channel = 4, Tf = 2427MHz</span>
    <span class="mh">0x0235C600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span> <span class="c1">// channel = 5, Tf = 2432MHz</span>
    <span class="mh">0x0335C600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span> <span class="c1">// channel = 6, Tf = 2437MHz</span>
    <span class="mh">0x0335C600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span> <span class="c1">// channel = 7, Tf = 2442MHz</span>
    <span class="mh">0x0335C600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span> <span class="c1">// channel = 8, Tf = 2447MHz</span>
    <span class="mh">0x0335C600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span> <span class="c1">// channel = 9, Tf = 2452MHz</span>
    <span class="mh">0x0335C600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span> <span class="c1">// channel = 10, Tf = 2457MHz</span>
    <span class="mh">0x0335C600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span> <span class="c1">// channel = 11, Tf = 2462MHz</span>
    <span class="mh">0x0335C600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span> <span class="c1">// channel = 12, Tf = 2467MHz</span>
    <span class="mh">0x0335C600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span> <span class="c1">// channel = 13, Tf = 2472MHz</span>
    <span class="mh">0x0135C600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span>  <span class="c1">// channel = 14, Tf = 2484MHz</span>
<span class="p">};</span></pre></div></td></tr>


<tr id="section-19"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-19">&#182;</a></div><p>}}</p></td><td class="code"><div class="highlight"><pre></pre></div></td></tr>


<tr id="section-20"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-20">&#182;</a></div><p>{{RobertYu:20060609</p></td><td class="code"><div class="highlight"><pre><span class="n">BYTE</span> <span class="n">abyVT3342A0_InitTable</span><span class="p">[</span><span class="n">CB_VT3342_INIT_SEQ</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="c1">// 11b/g mode</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">},</span> <span class="c1">//update for mode//</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x81</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xC6</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xC5</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel6</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xEE</span><span class="p">,</span> <span class="mh">0xE4</span><span class="p">},</span> <span class="c1">// channel6</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x71</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x75</span><span class="p">,</span> <span class="mh">0x46</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x27</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x69</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="mh">0xCB</span><span class="p">},</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">,</span> <span class="mh">0x0C</span><span class="p">}</span>
    <span class="p">};</span></pre></div></td></tr>


<tr id="section-21"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-21">&#182;</a></div><p>11b/g mode: 0x03, 0xFF, 0x80,
11a mode:   0x03, 0xFF, 0xC0,</p></td><td class="code"><div class="highlight"><pre></pre></div></td></tr>


<tr id="section-22"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-22">&#182;</a></div><p>channel44, 5220MHz  0x00C402
channel56, 5280MHz  0x00C402 for disable Frac
other channels 0x00C602</p></td><td class="code"><div class="highlight"><pre><span class="n">BYTE</span> <span class="n">abyVT3342_ChannelTable0</span><span class="p">[</span><span class="n">CB_MAX_CHANNEL</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">},</span> <span class="c1">// channel = 1, Tf = 2412MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">},</span> <span class="c1">// channel = 2, Tf = 2417MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xC5</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">},</span> <span class="c1">// channel = 3, Tf = 2422MHz</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x65</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">},</span> <span class="c1">// channel = 4, Tf = 2427MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel = 5, Tf = 2432MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xC5</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel = 6, Tf = 2437MHz</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel = 7, Tf = 2442MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel = 8, Tf = 2447MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xC5</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel = 9, Tf = 2452MHz</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x65</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel = 10, Tf = 2457MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x23</span><span class="p">},</span> <span class="c1">// channel = 11, Tf = 2462MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0xC5</span><span class="p">,</span> <span class="mh">0x23</span><span class="p">},</span> <span class="c1">// channel = 12, Tf = 2467MHz</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x23</span><span class="p">},</span> <span class="c1">// channel = 13, Tf = 2472MHz</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xD5</span><span class="p">,</span> <span class="mh">0x23</span><span class="p">},</span> <span class="c1">// channel = 14, Tf = 2484MHz</span></pre></div></td></tr>


<tr id="section-23"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-23">&#182;</a></div><p>4.9G => Ch 183, 184, 185, 187, 188, 189, 192, 196  (Value:15 ~ 22)</p></td><td class="code"><div class="highlight"><pre>    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel = 183, Tf = 4915MHz (15), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel = 184, Tf = 4920MHz (16), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel = 185, Tf = 4925MHz (17), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel = 187, Tf = 4935MHz (18), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel = 188, Tf = 4940MHz (19), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel = 189, Tf = 4945MHz (20), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel = 192, Tf = 4960MHz (21), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel = 196, Tf = 4980MHz (22), TBD</span></pre></div></td></tr>


<tr id="section-24"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-24">&#182;</a></div><p>5G => Ch 7, 8, 9, 11, 12, 16, 34, 36, 38, 40, 42, 44, 46, 48, 52, 56, 60, 64,
100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165  (Value 23 ~ 56)</p></td><td class="code"><div class="highlight"><pre>    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel =   7, Tf = 5035MHz (23), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel =   8, Tf = 5040MHz (24), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel =   9, Tf = 5045MHz (25), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel =  11, Tf = 5055MHz (26), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel =  12, Tf = 5060MHz (27), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel =  16, Tf = 5080MHz (28), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">},</span> <span class="c1">// channel =  34, Tf = 5170MHz (29), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x63</span><span class="p">},</span> <span class="c1">// channel =  36, Tf = 5180MHz (30)</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x63</span><span class="p">},</span> <span class="c1">// channel =  38, Tf = 5190MHz (31), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">,</span> <span class="mh">0x63</span><span class="p">},</span> <span class="c1">// channel =  40, Tf = 5200MHz (32)</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">,</span> <span class="mh">0x63</span><span class="p">},</span> <span class="c1">// channel =  42, Tf = 5210MHz (33), TBD</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x73</span><span class="p">},</span> <span class="c1">// channel =  44, Tf = 5220MHz (34)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x73</span><span class="p">},</span> <span class="c1">// channel =  46, Tf = 5230MHz (35), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x73</span><span class="p">},</span> <span class="c1">// channel =  48, Tf = 5240MHz (36)</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">,</span> <span class="mh">0x73</span><span class="p">},</span> <span class="c1">// channel =  52, Tf = 5260MHz (37)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel =  56, Tf = 5280MHz (38)</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel =  60, Tf = 5300MHz (39)</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel =  64, Tf = 5320MHz (40)</span>

    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel = 100, Tf = 5500MHz (41), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel = 104, Tf = 5520MHz (42), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel = 108, Tf = 5540MHz (43), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel = 112, Tf = 5560MHz (44), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel = 116, Tf = 5580MHz (45), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel = 120, Tf = 5600MHz (46), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel = 124, Tf = 5620MHz (47), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel = 128, Tf = 5640MHz (48), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel = 132, Tf = 5660MHz (49), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel = 136, Tf = 5680MHz (50), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA5</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">},</span> <span class="c1">// channel = 140, Tf = 5700MHz (51), TBD</span>

    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="mh">0xF3</span><span class="p">},</span> <span class="c1">// channel = 149, Tf = 5745MHz (52)</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x56</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">},</span> <span class="c1">// channel = 153, Tf = 5765MHz (53)</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xA6</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">},</span> <span class="c1">// channel = 157, Tf = 5785MHz (54)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">},</span> <span class="c1">// channel = 161, Tf = 5805MHz (55)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">}</span>  <span class="c1">// channel = 165, Tf = 5825MHz (56), TBD</span>
    <span class="p">};</span>

<span class="n">BYTE</span> <span class="n">abyVT3342_ChannelTable1</span><span class="p">[</span><span class="n">CB_MAX_CHANNEL</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x99</span><span class="p">,</span> <span class="mh">0x94</span><span class="p">},</span> <span class="c1">// channel = 1, Tf = 2412MHz</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel = 2, Tf = 2417MHz</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xEE</span><span class="p">,</span> <span class="mh">0xE4</span><span class="p">},</span> <span class="c1">// channel = 3, Tf = 2422MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x99</span><span class="p">,</span> <span class="mh">0x94</span><span class="p">},</span> <span class="c1">// channel = 4, Tf = 2427MHz</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel = 5, Tf = 2432MHz</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xEE</span><span class="p">,</span> <span class="mh">0xE4</span><span class="p">},</span> <span class="c1">// channel = 6, Tf = 2437MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x99</span><span class="p">,</span> <span class="mh">0x94</span><span class="p">},</span> <span class="c1">// channel = 7, Tf = 2442MHz</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel = 8, Tf = 2447MHz</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xEE</span><span class="p">,</span> <span class="mh">0xE4</span><span class="p">},</span> <span class="c1">// channel = 9, Tf = 2452MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x99</span><span class="p">,</span> <span class="mh">0x94</span><span class="p">},</span> <span class="c1">// channel = 10, Tf = 2457MHz</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel = 11, Tf = 2462MHz</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xEE</span><span class="p">,</span> <span class="mh">0xE4</span><span class="p">},</span> <span class="c1">// channel = 12, Tf = 2467MHz</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x99</span><span class="p">,</span> <span class="mh">0x94</span><span class="p">},</span> <span class="c1">// channel = 13, Tf = 2472MHz</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x34</span><span class="p">},</span> <span class="c1">// channel = 14, Tf = 2484MHz</span></pre></div></td></tr>


<tr id="section-25"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-25">&#182;</a></div><p>4.9G => Ch 183, 184, 185, 187, 188, 189, 192, 196  (Value:15 ~ 22)</p></td><td class="code"><div class="highlight"><pre>    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel = 183, Tf = 4915MHz (15), TBD</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel = 184, Tf = 4920MHz (16), TBD</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel = 185, Tf = 4925MHz (17), TBD</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel = 187, Tf = 4935MHz (18), TBD</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel = 188, Tf = 4940MHz (19), TBD</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel = 189, Tf = 4945MHz (20), TBD</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel = 192, Tf = 4960MHz (21), TBD</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel = 196, Tf = 4980MHz (22), TBD</span></pre></div></td></tr>


<tr id="section-26"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-26">&#182;</a></div><p>5G => Ch 7, 8, 9, 11, 12, 16, 34, 36, 38, 40, 42, 44, 46, 48, 52, 56, 60, 64,
100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165  (Value 23 ~ 56)</p></td><td class="code"><div class="highlight"><pre>    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel =   7, Tf = 5035MHz (23), TBD</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel =   8, Tf = 5040MHz (24), TBD</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel =   9, Tf = 5045MHz (25), TBD</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel =  11, Tf = 5055MHz (26), TBD</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel =  12, Tf = 5060MHz (27), TBD</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel =  16, Tf = 5080MHz (28), TBD</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">},</span> <span class="c1">// channel =  34, Tf = 5170MHz (29), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">},</span> <span class="c1">// channel =  36, Tf = 5180MHz (30)</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">},</span> <span class="c1">// channel =  38, Tf = 5190MHz (31), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel =  40, Tf = 5200MHz (32)</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel =  42, Tf = 5210MHz (33), TBD</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">},</span> <span class="c1">// channel =  44, Tf = 5220MHz (34)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">},</span> <span class="c1">// channel =  46, Tf = 5230MHz (35), TBD</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">},</span> <span class="c1">// channel =  48, Tf = 5240MHz (36)</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel =  52, Tf = 5260MHz (37)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">},</span> <span class="c1">// channel =  56, Tf = 5280MHz (38)</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">},</span> <span class="c1">// channel =  60, Tf = 5300MHz (39)</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel =  64, Tf = 5320MHz (40)</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel = 100, Tf = 5500MHz (41), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel = 104, Tf = 5520MHz (42), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel = 108, Tf = 5540MHz (43), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel = 112, Tf = 5560MHz (44), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel = 116, Tf = 5580MHz (45), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel = 120, Tf = 5600MHz (46), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel = 124, Tf = 5620MHz (47), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel = 128, Tf = 5640MHz (48), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel = 132, Tf = 5660MHz (49), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel = 136, Tf = 5680MHz (50), TBD</span>
    <span class="p">{</span><span class="mh">0x02</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel = 140, Tf = 5700MHz (51), TBD</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">},</span> <span class="c1">// channel = 149, Tf = 5745MHz (52)</span>
    <span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">},</span> <span class="c1">// channel = 153, Tf = 5765MHz (53)</span>
    <span class="p">{</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xA4</span><span class="p">},</span> <span class="c1">// channel = 157, Tf = 5785MHz (54)</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">},</span> <span class="c1">// channel = 161, Tf = 5805MHz (55)</span>
    <span class="p">{</span><span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">}</span>  <span class="c1">// channel = 165, Tf = 5825MHz (56), TBD</span>
    <span class="p">};</span>


<span class="cm">/*+</span>
<span class="cm"> *</span>
<span class="cm"> * Power Table</span>
<span class="cm"> *</span>
<span class="cm">-*/</span>

<span class="k">const</span> <span class="n">DWORD</span> <span class="n">dwAL2230PowerTable</span><span class="p">[</span><span class="n">AL2230_PWR_IDX_LEN</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="mh">0x04040900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04041900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04042900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04043900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04044900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04045900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04046900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04047900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04048900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04049900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0404A900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0404B900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0404C900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0404D900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0404E900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0404F900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04050900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04051900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04052900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04053900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04054900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04055900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04056900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04057900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04058900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04059900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0405A900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0405B900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0405C900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0405D900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0405E900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0405F900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04060900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04061900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04062900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04063900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04064900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04065900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04066900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04067900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04068900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04069900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0406A900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0406B900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0406C900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0406D900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0406E900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0406F900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04070900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04071900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04072900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04073900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04074900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04075900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04076900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04077900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04078900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x04079900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0407A900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0407B900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0407C900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0407D900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0407E900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">,</span>
    <span class="mh">0x0407F900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span>
    <span class="p">};</span>

<span class="cm">/*---------------------  Static Functions  --------------------------*/</span>

<span class="cm">/*---------------------  Export Variables  --------------------------*/</span></pre></div></td></tr>


<tr id="section-27"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-27">&#182;</a></div><p>{{ RobertYu:20050103, Channel 11a Number To Index
4.9G => Ch 183, 184, 185, 187, 188, 189, 192, 196  (Value:15 ~ 22)
5G => Ch 7, 8, 9, 11, 12, 16, 34, 36, 38, 40, 42, 44, 46, 48, 52, 56, 60, 64,
100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165  (Value 23 ~ 56)</p></td><td class="code"><div class="highlight"><pre><span class="k">const</span> <span class="n">BYTE</span> <span class="n">RFaby11aChannelIndex</span><span class="p">[</span><span class="mi">200</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span></pre></div></td></tr>


<tr id="section-28"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-28">&#182;</a></div><p>1   2   3   4   5   6   7   8   9  10</p></td><td class="code"><div class="highlight"><pre>    <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span>  <span class="c1">// 10</span>
    <span class="mi">26</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span>  <span class="c1">// 20</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span>  <span class="c1">// 30</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>  <span class="c1">// 40</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mi">33</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">34</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">35</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span>  <span class="c1">// 50</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mi">37</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">38</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">39</span><span class="p">,</span>  <span class="c1">// 60</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span>  <span class="c1">// 70</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span>  <span class="c1">// 80</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span>  <span class="c1">// 90</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">41</span><span class="p">,</span>  <span class="c1">//100</span>

    <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">42</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">43</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span>  <span class="c1">//110</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span>  <span class="c1">//120</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span>  <span class="c1">//130</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">51</span><span class="p">,</span>  <span class="c1">//140</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span>  <span class="c1">//150</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">53</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span>  <span class="c1">//160</span>
    <span class="mi">55</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span>  <span class="c1">//170</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span>  <span class="c1">//180</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span>  <span class="c1">//190</span>
    <span class="mo">00</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span><span class="p">,</span> <span class="mo">00</span>   <span class="c1">//200</span>
<span class="p">};</span></pre></div></td></tr>


<tr id="section-29"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-29">&#182;</a></div><p>}} RobertYu</p></td><td class="code"><div class="highlight"><pre><span class="cm">/*---------------------  Export Functions  --------------------------*/</span>

<span class="cm">/*</span>
<span class="cm"> * Description: Write to IF/RF, by embeded programming</span>
<span class="cm"> *</span>
<span class="cm"> * Parameters:</span>
<span class="cm"> *  In:</span>
<span class="cm"> *      dwData      - data to write</span>
<span class="cm"> *  Out:</span>
<span class="cm"> *      none</span>
<span class="cm"> *</span>
<span class="cm"> * Return Value: TRUE if succeeded; FALSE if failed.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="n">BOOL</span> <span class="nf">IFRFbWriteEmbeded</span> <span class="p">(</span><span class="n">PSDevice</span> <span class="n">pDevice</span><span class="p">,</span> <span class="n">DWORD</span> <span class="n">dwData</span><span class="p">)</span>
<span class="p">{</span>
    <span class="n">BYTE</span>        <span class="n">pbyData</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

    <span class="n">pbyData</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">BYTE</span><span class="p">)</span><span class="n">dwData</span><span class="p">;</span>
    <span class="n">pbyData</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">BYTE</span><span class="p">)(</span><span class="n">dwData</span><span class="o">&gt;&gt;</span><span class="mi">8</span><span class="p">);</span>
    <span class="n">pbyData</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">BYTE</span><span class="p">)(</span><span class="n">dwData</span><span class="o">&gt;&gt;</span><span class="mi">16</span><span class="p">);</span>
    <span class="n">pbyData</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">BYTE</span><span class="p">)(</span><span class="n">dwData</span><span class="o">&gt;&gt;</span><span class="mi">24</span><span class="p">);</span>
    <span class="n">CONTROLnsRequestOut</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span>
                    <span class="n">MESSAGE_TYPE_WRITE_IFRF</span><span class="p">,</span>
                    <span class="mi">0</span><span class="p">,</span>
                    <span class="mi">0</span><span class="p">,</span>
                    <span class="mi">4</span><span class="p">,</span>
                    <span class="n">pbyData</span>
                        <span class="p">);</span>


    <span class="k">return</span> <span class="n">TRUE</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Description: Set Tx power</span>
<span class="cm"> *</span>
<span class="cm"> * Parameters:</span>
<span class="cm"> *  In:</span>
<span class="cm"> *      dwIoBase       - I/O base address</span>
<span class="cm"> *      dwRFPowerTable - RF Tx Power Setting</span>
<span class="cm"> *  Out:</span>
<span class="cm"> *      none</span>
<span class="cm"> *</span>
<span class="cm"> * Return Value: TRUE if succeeded; FALSE if failed.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="n">BOOL</span> <span class="nf">RFbSetPower</span> <span class="p">(</span>
      <span class="n">PSDevice</span>  <span class="n">pDevice</span><span class="p">,</span>
      <span class="kt">unsigned</span> <span class="kt">int</span>      <span class="n">uRATE</span><span class="p">,</span>
      <span class="kt">unsigned</span> <span class="kt">int</span>      <span class="n">uCH</span>
    <span class="p">)</span>
<span class="p">{</span>
<span class="n">BOOL</span>    <span class="n">bResult</span> <span class="o">=</span> <span class="n">TRUE</span><span class="p">;</span>
<span class="n">BYTE</span>    <span class="n">byPwr</span> <span class="o">=</span> <span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCCKPwr</span><span class="p">;</span>

    <span class="k">if</span> <span class="p">(</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">dwDiagRefCount</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
        <span class="k">return</span> <span class="n">TRUE</span><span class="p">;</span>
    <span class="p">}</span>

    <span class="k">switch</span> <span class="p">(</span><span class="n">uRATE</span><span class="p">)</span> <span class="p">{</span>
    <span class="k">case</span> <span class="n">RATE_1M</span>:
    <span class="k">case</span> <span class="n">RATE_2M</span>:
    <span class="k">case</span> <span class="n">RATE_5M</span>:
    <span class="k">case</span> <span class="n">RATE_11M</span>:
        <span class="n">byPwr</span> <span class="o">=</span> <span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">abyCCKPwrTbl</span><span class="p">[</span><span class="n">uCH</span><span class="o">-</span><span class="mi">1</span><span class="p">];</span>
        <span class="k">break</span><span class="p">;</span>
    <span class="k">case</span> <span class="n">RATE_6M</span>:
    <span class="k">case</span> <span class="n">RATE_9M</span>:
    <span class="k">case</span> <span class="n">RATE_18M</span>:
    <span class="k">case</span> <span class="n">RATE_24M</span>:
    <span class="k">case</span> <span class="n">RATE_36M</span>:
    <span class="k">case</span> <span class="n">RATE_48M</span>:
    <span class="k">case</span> <span class="n">RATE_54M</span>:
        <span class="k">if</span> <span class="p">(</span><span class="n">uCH</span> <span class="o">&gt;</span> <span class="n">CB_MAX_CHANNEL_24G</span><span class="p">)</span> <span class="p">{</span>
            <span class="n">byPwr</span> <span class="o">=</span> <span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">abyOFDMAPwrTbl</span><span class="p">[</span><span class="n">uCH</span><span class="o">-</span><span class="mi">15</span><span class="p">];</span>
        <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
            <span class="n">byPwr</span> <span class="o">=</span> <span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">abyOFDMPwrTbl</span><span class="p">[</span><span class="n">uCH</span><span class="o">-</span><span class="mi">1</span><span class="p">];</span>
        <span class="p">}</span>
        <span class="k">break</span><span class="p">;</span>
    <span class="p">}</span>

    <span class="n">bResult</span> <span class="o">=</span> <span class="n">RFbRawSetPower</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="n">byPwr</span><span class="p">,</span> <span class="n">uRATE</span><span class="p">);</span>

    <span class="k">return</span> <span class="n">bResult</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Description: Set Tx power</span>
<span class="cm"> *</span>
<span class="cm"> * Parameters:</span>
<span class="cm"> *  In:</span>
<span class="cm"> *      dwIoBase       - I/O base address</span>
<span class="cm"> *      dwRFPowerTable - RF Tx Power Setting</span>
<span class="cm"> *  Out:</span>
<span class="cm"> *      none</span>
<span class="cm"> *</span>
<span class="cm"> * Return Value: TRUE if succeeded; FALSE if failed.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="n">BOOL</span> <span class="nf">RFbRawSetPower</span> <span class="p">(</span>
      <span class="n">PSDevice</span>  <span class="n">pDevice</span><span class="p">,</span>
      <span class="n">BYTE</span>      <span class="n">byPwr</span><span class="p">,</span>
      <span class="kt">unsigned</span> <span class="kt">int</span>      <span class="n">uRATE</span>
    <span class="p">)</span>
<span class="p">{</span>
<span class="n">BOOL</span>        <span class="n">bResult</span> <span class="o">=</span> <span class="n">TRUE</span><span class="p">;</span>

    <span class="k">if</span> <span class="p">(</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCurPwr</span> <span class="o">==</span> <span class="n">byPwr</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">TRUE</span><span class="p">;</span>

    <span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCurPwr</span> <span class="o">=</span> <span class="n">byPwr</span><span class="p">;</span>

    <span class="k">switch</span> <span class="p">(</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byRFType</span><span class="p">)</span> <span class="p">{</span>

        <span class="k">case</span> <span class="n">RF_AL2230</span> :
            <span class="k">if</span> <span class="p">(</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCurPwr</span> <span class="o">&gt;=</span> <span class="n">AL2230_PWR_IDX_LEN</span><span class="p">)</span>
                <span class="k">return</span> <span class="n">FALSE</span><span class="p">;</span>
            <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="n">dwAL2230PowerTable</span><span class="p">[</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCurPwr</span><span class="p">]);</span>
            <span class="k">if</span> <span class="p">(</span><span class="n">uRATE</span> <span class="o">&lt;=</span> <span class="n">RATE_11M</span><span class="p">)</span>
                <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="mh">0x0001B400</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">);</span>
            <span class="k">else</span>
                <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="mh">0x0005A400</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">);</span>
            <span class="k">break</span><span class="p">;</span>

        <span class="k">case</span> <span class="n">RF_AL2230S</span> :
            <span class="k">if</span> <span class="p">(</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCurPwr</span> <span class="o">&gt;=</span> <span class="n">AL2230_PWR_IDX_LEN</span><span class="p">)</span>
                <span class="k">return</span> <span class="n">FALSE</span><span class="p">;</span>
            <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="n">dwAL2230PowerTable</span><span class="p">[</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCurPwr</span><span class="p">]);</span>
            <span class="k">if</span> <span class="p">(</span><span class="n">uRATE</span> <span class="o">&lt;=</span> <span class="n">RATE_11M</span><span class="p">)</span> <span class="p">{</span>
                <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="mh">0x040C1400</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">);</span>
                <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="mh">0x00299B00</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">);</span>
            <span class="p">}</span><span class="k">else</span> <span class="p">{</span>
                <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="mh">0x0005A400</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">);</span>
                <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="mh">0x00099B00</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL2230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">);</span>
            <span class="p">}</span>
            <span class="k">break</span><span class="p">;</span>


        <span class="k">case</span> <span class="n">RF_AIROHA7230</span>:
            <span class="p">{</span>
                <span class="n">DWORD</span>       <span class="n">dwMax7230Pwr</span><span class="p">;</span>

                <span class="k">if</span> <span class="p">(</span><span class="n">uRATE</span> <span class="o">&lt;=</span> <span class="n">RATE_11M</span><span class="p">)</span> <span class="p">{</span> <span class="c1">//RobertYu:20060426, for better 11b mask</span>
                    <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="mh">0x111BB900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL7230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">);</span>
                <span class="p">}</span>
                <span class="k">else</span> <span class="p">{</span>
                    <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="mh">0x221BB900</span><span class="o">+</span><span class="p">(</span><span class="n">BY_AL7230_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">);</span>
                <span class="p">}</span>

                <span class="k">if</span> <span class="p">(</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCurPwr</span> <span class="o">&gt;</span> <span class="n">AL7230_PWR_IDX_LEN</span><span class="p">)</span> <span class="k">return</span> <span class="n">FALSE</span><span class="p">;</span></pre></div></td></tr>


<tr id="section-30"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-30">&#182;</a></div><p>0x080F1B00 for 3 wire control TxGain(D10) and 0x31 as TX Gain value</p></td><td class="code"><div class="highlight"><pre>                <span class="n">dwMax7230Pwr</span> <span class="o">=</span> <span class="mh">0x080C0B00</span> <span class="o">|</span> <span class="p">(</span> <span class="p">(</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCurPwr</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span> <span class="p">)</span> <span class="o">|</span>
                                 <span class="p">(</span><span class="n">BY_AL7230_REG_LEN</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span> <span class="p">)</span>  <span class="o">|</span> <span class="n">IFREGCTL_REGW</span><span class="p">;</span>

                <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="n">dwMax7230Pwr</span><span class="p">);</span>
                <span class="k">break</span><span class="p">;</span>
            <span class="p">}</span>
            <span class="k">break</span><span class="p">;</span>

        <span class="k">case</span> <span class="n">RF_VT3226</span>: <span class="c1">//RobertYu:20051111, VT3226C0 and before</span>
        <span class="p">{</span>
            <span class="n">DWORD</span>       <span class="n">dwVT3226Pwr</span><span class="p">;</span>

            <span class="k">if</span> <span class="p">(</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCurPwr</span> <span class="o">&gt;=</span> <span class="n">VT3226_PWR_IDX_LEN</span><span class="p">)</span>
                <span class="k">return</span> <span class="n">FALSE</span><span class="p">;</span>
            <span class="n">dwVT3226Pwr</span> <span class="o">=</span> <span class="p">((</span><span class="mh">0x3F</span><span class="o">-</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCurPwr</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span> <span class="p">)</span> <span class="o">|</span> <span class="p">(</span> <span class="mh">0x17</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="p">)</span> <span class="cm">/* Reg7 */</span> <span class="o">|</span>
                           <span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span> <span class="p">)</span>  <span class="o">|</span> <span class="n">IFREGCTL_REGW</span><span class="p">;</span>
            <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="n">dwVT3226Pwr</span><span class="p">);</span>
            <span class="k">break</span><span class="p">;</span>
        <span class="p">}</span>

        <span class="k">case</span> <span class="n">RF_VT3226D0</span>: <span class="c1">//RobertYu:20051228</span>
        <span class="p">{</span>
            <span class="n">DWORD</span>       <span class="n">dwVT3226Pwr</span><span class="p">;</span>

            <span class="k">if</span> <span class="p">(</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCurPwr</span> <span class="o">&gt;=</span> <span class="n">VT3226_PWR_IDX_LEN</span><span class="p">)</span>
                <span class="k">return</span> <span class="n">FALSE</span><span class="p">;</span>

            <span class="k">if</span> <span class="p">(</span><span class="n">uRATE</span> <span class="o">&lt;=</span> <span class="n">RATE_11M</span><span class="p">)</span> <span class="p">{</span>

                <span class="n">dwVT3226Pwr</span> <span class="o">=</span> <span class="p">((</span><span class="mh">0x3F</span><span class="o">-</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCurPwr</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span> <span class="p">)</span> <span class="o">|</span> <span class="p">(</span> <span class="mh">0xE07</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="p">)</span> <span class="cm">/* Reg7 */</span> <span class="o">|</span>   <span class="c1">//RobertYu:20060420, TWIF 1.10</span>
                               <span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span> <span class="p">)</span>  <span class="o">|</span> <span class="n">IFREGCTL_REGW</span><span class="p">;</span>
                <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="n">dwVT3226Pwr</span><span class="p">);</span>

                <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="mh">0x03C6A200</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">);</span>
                <span class="k">if</span> <span class="p">(</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">sMgmtObj</span><span class="p">.</span><span class="n">eScanState</span> <span class="o">!=</span> <span class="n">WMAC_NO_SCANNING</span><span class="p">)</span> <span class="p">{</span></pre></div></td></tr>


<tr id="section-31"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-31">&#182;</a></div><p>scanning, the channel number is pDevice->uScanChannel</p></td><td class="code"><div class="highlight"><pre>                    <span class="n">DBG_PRT</span><span class="p">(</span><span class="n">MSG_LEVEL_DEBUG</span><span class="p">,</span> <span class="n">KERN_INFO</span><span class="s">&quot;@@@@ RFbRawSetPower&gt; 11B mode uCurrChannel[%d]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">sMgmtObj</span><span class="p">.</span><span class="n">uScanChannel</span><span class="p">);</span>
                    <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="n">dwVT3226D0LoCurrentTable</span><span class="p">[</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">sMgmtObj</span><span class="p">.</span><span class="n">uScanChannel</span><span class="o">-</span><span class="mi">1</span><span class="p">]);</span> <span class="c1">//RobertYu:20060420, sometimes didn&#39;t change channel just set power with different rate</span>
                <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
                    <span class="n">DBG_PRT</span><span class="p">(</span><span class="n">MSG_LEVEL_DEBUG</span><span class="p">,</span> <span class="n">KERN_INFO</span><span class="s">&quot;@@@@ RFbRawSetPower&gt; 11B mode uCurrChannel[%d]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">sMgmtObj</span><span class="p">.</span><span class="n">uCurrChannel</span><span class="p">);</span>
                    <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="n">dwVT3226D0LoCurrentTable</span><span class="p">[</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">sMgmtObj</span><span class="p">.</span><span class="n">uCurrChannel</span><span class="o">-</span><span class="mi">1</span><span class="p">]);</span> <span class="c1">//RobertYu:20060420, sometimes didn&#39;t change channel just set power with different rate</span>
                <span class="p">}</span>

                <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="mh">0x015C0800</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">);</span> <span class="c1">//RobertYu:20060420, ok now, new switching power (mini-pci can have bigger power consumption)</span>
            <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
                <span class="n">DBG_PRT</span><span class="p">(</span><span class="n">MSG_LEVEL_DEBUG</span><span class="p">,</span> <span class="n">KERN_INFO</span><span class="s">&quot;@@@@ RFbRawSetPower&gt; 11G mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
                <span class="n">dwVT3226Pwr</span> <span class="o">=</span> <span class="p">((</span><span class="mh">0x3F</span><span class="o">-</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCurPwr</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span> <span class="p">)</span> <span class="o">|</span> <span class="p">(</span> <span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="p">)</span> <span class="cm">/* Reg7 */</span> <span class="o">|</span>   <span class="c1">//RobertYu:20060420, TWIF 1.10</span>
                               <span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span> <span class="p">)</span>  <span class="o">|</span> <span class="n">IFREGCTL_REGW</span><span class="p">;</span>
                <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="n">dwVT3226Pwr</span><span class="p">);</span>
                <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="mh">0x00C6A200</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">);</span> <span class="c1">//RobertYu:20060327</span>
                <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="mh">0x016BC600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">);</span> <span class="c1">//RobertYu:20060111</span>
                <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="mh">0x00900800</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">);</span> <span class="c1">//RobertYu:20060111</span>
            <span class="p">}</span>
            <span class="k">break</span><span class="p">;</span>
        <span class="p">}</span></pre></div></td></tr>


<tr id="section-32"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-32">&#182;</a></div><p>{{RobertYu:20060609</p></td><td class="code"><div class="highlight"><pre>        <span class="k">case</span> <span class="n">RF_VT3342A0</span>:
        <span class="p">{</span>
            <span class="n">DWORD</span>       <span class="n">dwVT3342Pwr</span><span class="p">;</span>

            <span class="k">if</span> <span class="p">(</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCurPwr</span> <span class="o">&gt;=</span> <span class="n">VT3342_PWR_IDX_LEN</span><span class="p">)</span>
                <span class="k">return</span> <span class="n">FALSE</span><span class="p">;</span>

            <span class="n">dwVT3342Pwr</span> <span class="o">=</span>  <span class="p">((</span><span class="mh">0x3F</span><span class="o">-</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byCurPwr</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span> <span class="p">)</span> <span class="o">|</span> <span class="p">(</span> <span class="mh">0x27</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="p">)</span> <span class="cm">/* Reg7 */</span> <span class="o">|</span>
                            <span class="p">(</span><span class="n">BY_VT3342_REG_LEN</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span> <span class="p">)</span>  <span class="o">|</span> <span class="n">IFREGCTL_REGW</span><span class="p">;</span>
            <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="n">dwVT3342Pwr</span><span class="p">);</span>
            <span class="k">break</span><span class="p">;</span>
        <span class="p">}</span>

        <span class="k">default</span> <span class="o">:</span>
            <span class="k">break</span><span class="p">;</span>
    <span class="p">}</span>
    <span class="k">return</span> <span class="n">bResult</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*+</span>
<span class="cm"> *</span>
<span class="cm"> * Routine Description:</span>
<span class="cm"> *     Translate RSSI to dBm</span>
<span class="cm"> *</span>
<span class="cm"> * Parameters:</span>
<span class="cm"> *  In:</span>
<span class="cm"> *      pDevice         - The adapter to be translated</span>
<span class="cm"> *      byCurrRSSI      - RSSI to be translated</span>
<span class="cm"> *  Out:</span>
<span class="cm"> *      pdwdbm          - Translated dbm number</span>
<span class="cm"> *</span>
<span class="cm"> * Return Value: none</span>
<span class="cm"> *</span>
<span class="cm">-*/</span>
<span class="kt">void</span>
<span class="nf">RFvRSSITodBm</span> <span class="p">(</span>
      <span class="n">PSDevice</span> <span class="n">pDevice</span><span class="p">,</span>
      <span class="n">BYTE</span>     <span class="n">byCurrRSSI</span><span class="p">,</span>
    <span class="kt">long</span> <span class="o">*</span>    <span class="n">pldBm</span>
    <span class="p">)</span>
<span class="p">{</span>
    <span class="n">BYTE</span> <span class="n">byIdx</span> <span class="o">=</span> <span class="p">(((</span><span class="n">byCurrRSSI</span> <span class="o">&amp;</span> <span class="mh">0xC0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">);</span>
    <span class="kt">signed</span> <span class="kt">long</span> <span class="n">b</span> <span class="o">=</span> <span class="p">(</span><span class="n">byCurrRSSI</span> <span class="o">&amp;</span> <span class="mh">0x3F</span><span class="p">);</span>
    <span class="kt">signed</span> <span class="kt">long</span> <span class="n">a</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="n">BYTE</span> <span class="n">abyAIROHARF</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">40</span><span class="p">};</span>

    <span class="k">switch</span> <span class="p">(</span><span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byRFType</span><span class="p">)</span> <span class="p">{</span>
        <span class="k">case</span> <span class="n">RF_AL2230</span>:
        <span class="k">case</span> <span class="n">RF_AL2230S</span>:
        <span class="k">case</span> <span class="n">RF_AIROHA7230</span>:
        <span class="k">case</span> <span class="n">RF_VT3226</span>: <span class="c1">//RobertYu:20051111</span>
        <span class="k">case</span> <span class="n">RF_VT3226D0</span>:
        <span class="k">case</span> <span class="n">RF_VT3342A0</span>:   <span class="c1">//RobertYu:20060609</span>
            <span class="n">a</span> <span class="o">=</span> <span class="n">abyAIROHARF</span><span class="p">[</span><span class="n">byIdx</span><span class="p">];</span>
            <span class="k">break</span><span class="p">;</span>
        <span class="nl">default:</span>
            <span class="k">break</span><span class="p">;</span>
    <span class="p">}</span>

    <span class="o">*</span><span class="n">pldBm</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span> <span class="o">*</span> <span class="p">(</span><span class="n">a</span> <span class="o">+</span> <span class="n">b</span> <span class="o">*</span> <span class="mi">2</span><span class="p">);</span>
<span class="p">}</span>



<span class="kt">void</span>
<span class="nf">RFbRFTableDownload</span> <span class="p">(</span>
      <span class="n">PSDevice</span> <span class="n">pDevice</span>
    <span class="p">)</span>
<span class="p">{</span>
<span class="n">WORD</span>    <span class="n">wLength1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span><span class="n">wLength2</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">,</span><span class="n">wLength3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="n">PBYTE</span>   <span class="n">pbyAddr1</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span><span class="n">pbyAddr2</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span><span class="n">pbyAddr3</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="n">WORD</span>    <span class="n">wLength</span><span class="p">,</span><span class="n">wValue</span><span class="p">;</span>
<span class="n">BYTE</span>    <span class="n">abyArray</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>

    <span class="k">switch</span> <span class="p">(</span> <span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byRFType</span> <span class="p">)</span> <span class="p">{</span>
        <span class="k">case</span> <span class="n">RF_AL2230</span>:
        <span class="k">case</span> <span class="n">RF_AL2230S</span>:
            <span class="n">wLength1</span> <span class="o">=</span> <span class="n">CB_AL2230_INIT_SEQ</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
            <span class="n">wLength2</span> <span class="o">=</span> <span class="n">CB_MAX_CHANNEL_24G</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
            <span class="n">wLength3</span> <span class="o">=</span> <span class="n">CB_MAX_CHANNEL_24G</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
            <span class="n">pbyAddr1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyAL2230InitTable</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
            <span class="n">pbyAddr2</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyAL2230ChannelTable0</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
            <span class="n">pbyAddr3</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyAL2230ChannelTable1</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
            <span class="k">break</span><span class="p">;</span>
        <span class="k">case</span> <span class="n">RF_AIROHA7230</span>:
            <span class="n">wLength1</span> <span class="o">=</span> <span class="n">CB_AL7230_INIT_SEQ</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
            <span class="n">wLength2</span> <span class="o">=</span> <span class="n">CB_MAX_CHANNEL</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
            <span class="n">wLength3</span> <span class="o">=</span> <span class="n">CB_MAX_CHANNEL</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
            <span class="n">pbyAddr1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyAL7230InitTable</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
            <span class="n">pbyAddr2</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyAL7230ChannelTable0</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
            <span class="n">pbyAddr3</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyAL7230ChannelTable1</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
            <span class="k">break</span><span class="p">;</span>
        <span class="k">case</span> <span class="n">RF_VT3226</span>: <span class="c1">//RobertYu:20051111</span>
            <span class="n">wLength1</span> <span class="o">=</span> <span class="n">CB_VT3226_INIT_SEQ</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
            <span class="n">wLength2</span> <span class="o">=</span> <span class="n">CB_MAX_CHANNEL_24G</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
            <span class="n">wLength3</span> <span class="o">=</span> <span class="n">CB_MAX_CHANNEL_24G</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
            <span class="n">pbyAddr1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyVT3226_InitTable</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
            <span class="n">pbyAddr2</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyVT3226_ChannelTable0</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
            <span class="n">pbyAddr3</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyVT3226_ChannelTable1</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
            <span class="k">break</span><span class="p">;</span>
        <span class="k">case</span> <span class="n">RF_VT3226D0</span>: <span class="c1">//RobertYu:20051114</span>
            <span class="n">wLength1</span> <span class="o">=</span> <span class="n">CB_VT3226_INIT_SEQ</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
            <span class="n">wLength2</span> <span class="o">=</span> <span class="n">CB_MAX_CHANNEL_24G</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
            <span class="n">wLength3</span> <span class="o">=</span> <span class="n">CB_MAX_CHANNEL_24G</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
            <span class="n">pbyAddr1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyVT3226D0_InitTable</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
            <span class="n">pbyAddr2</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyVT3226_ChannelTable0</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
            <span class="n">pbyAddr3</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyVT3226_ChannelTable1</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
            <span class="k">break</span><span class="p">;</span>
        <span class="k">case</span> <span class="n">RF_VT3342A0</span>: <span class="c1">//RobertYu:20060609</span>
            <span class="n">wLength1</span> <span class="o">=</span> <span class="n">CB_VT3342_INIT_SEQ</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
            <span class="n">wLength2</span> <span class="o">=</span> <span class="n">CB_MAX_CHANNEL</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
            <span class="n">wLength3</span> <span class="o">=</span> <span class="n">CB_MAX_CHANNEL</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
            <span class="n">pbyAddr1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyVT3342A0_InitTable</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
            <span class="n">pbyAddr2</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyVT3342_ChannelTable0</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
            <span class="n">pbyAddr3</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyVT3342_ChannelTable1</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
            <span class="k">break</span><span class="p">;</span>

    <span class="p">}</span></pre></div></td></tr>


<tr id="section-33"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-33">&#182;</a></div><p>Init Table</p></td><td class="code"><div class="highlight"><pre>    <span class="n">memcpy</span><span class="p">(</span><span class="n">abyArray</span><span class="p">,</span> <span class="n">pbyAddr1</span><span class="p">,</span> <span class="n">wLength1</span><span class="p">);</span>
    <span class="n">CONTROLnsRequestOut</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span>
                    <span class="n">MESSAGE_TYPE_WRITE</span><span class="p">,</span>
                    <span class="mi">0</span><span class="p">,</span>
                    <span class="n">MESSAGE_REQUEST_RF_INIT</span><span class="p">,</span>
                    <span class="n">wLength1</span><span class="p">,</span>
                    <span class="n">abyArray</span>
                    <span class="p">);</span></pre></div></td></tr>


<tr id="section-34"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-34">&#182;</a></div><p>Channle Table 0</p></td><td class="code"><div class="highlight"><pre>    <span class="n">wValue</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="k">while</span> <span class="p">(</span> <span class="n">wLength2</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="p">)</span> <span class="p">{</span>

        <span class="k">if</span> <span class="p">(</span> <span class="n">wLength2</span> <span class="o">&gt;=</span> <span class="mi">64</span> <span class="p">)</span> <span class="p">{</span>
            <span class="n">wLength</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
        <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
            <span class="n">wLength</span> <span class="o">=</span> <span class="n">wLength2</span><span class="p">;</span>
        <span class="p">}</span>
        <span class="n">memcpy</span><span class="p">(</span><span class="n">abyArray</span><span class="p">,</span> <span class="n">pbyAddr2</span><span class="p">,</span> <span class="n">wLength</span><span class="p">);</span>
        <span class="n">CONTROLnsRequestOut</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span>
                        <span class="n">MESSAGE_TYPE_WRITE</span><span class="p">,</span>
                        <span class="n">wValue</span><span class="p">,</span>
                        <span class="n">MESSAGE_REQUEST_RF_CH0</span><span class="p">,</span>
                        <span class="n">wLength</span><span class="p">,</span>
                        <span class="n">abyArray</span><span class="p">);</span>

        <span class="n">wLength2</span> <span class="o">-=</span> <span class="n">wLength</span><span class="p">;</span>
        <span class="n">wValue</span> <span class="o">+=</span> <span class="n">wLength</span><span class="p">;</span>
        <span class="n">pbyAddr2</span> <span class="o">+=</span> <span class="n">wLength</span><span class="p">;</span>
    <span class="p">}</span></pre></div></td></tr>


<tr id="section-35"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-35">&#182;</a></div><p>Channel table 1</p></td><td class="code"><div class="highlight"><pre>    <span class="n">wValue</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="k">while</span> <span class="p">(</span> <span class="n">wLength3</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="p">)</span> <span class="p">{</span>

        <span class="k">if</span> <span class="p">(</span> <span class="n">wLength3</span> <span class="o">&gt;=</span> <span class="mi">64</span> <span class="p">)</span> <span class="p">{</span>
            <span class="n">wLength</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
        <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
            <span class="n">wLength</span> <span class="o">=</span> <span class="n">wLength3</span><span class="p">;</span>
        <span class="p">}</span>
        <span class="n">memcpy</span><span class="p">(</span><span class="n">abyArray</span><span class="p">,</span> <span class="n">pbyAddr3</span><span class="p">,</span> <span class="n">wLength</span><span class="p">);</span>
        <span class="n">CONTROLnsRequestOut</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span>
                        <span class="n">MESSAGE_TYPE_WRITE</span><span class="p">,</span>
                        <span class="n">wValue</span><span class="p">,</span>
                        <span class="n">MESSAGE_REQUEST_RF_CH1</span><span class="p">,</span>
                        <span class="n">wLength</span><span class="p">,</span>
                        <span class="n">abyArray</span><span class="p">);</span>

        <span class="n">wLength3</span> <span class="o">-=</span> <span class="n">wLength</span><span class="p">;</span>
        <span class="n">wValue</span> <span class="o">+=</span> <span class="n">wLength</span><span class="p">;</span>
        <span class="n">pbyAddr3</span> <span class="o">+=</span> <span class="n">wLength</span><span class="p">;</span>
    <span class="p">}</span></pre></div></td></tr>


<tr id="section-36"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-36">&#182;</a></div><p>7230 needs 2 InitTable and 3 Channel Table</p></td><td class="code"><div class="highlight"><pre>    <span class="k">if</span> <span class="p">(</span> <span class="n">pDevice</span><span class="o">-&gt;</span><span class="n">byRFType</span> <span class="o">==</span> <span class="n">RF_AIROHA7230</span> <span class="p">)</span> <span class="p">{</span>
        <span class="n">wLength1</span> <span class="o">=</span> <span class="n">CB_AL7230_INIT_SEQ</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
        <span class="n">wLength2</span> <span class="o">=</span> <span class="n">CB_MAX_CHANNEL</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span>
        <span class="n">pbyAddr1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyAL7230InitTableAMode</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
        <span class="n">pbyAddr2</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">abyAL7230ChannelTable2</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
        <span class="n">memcpy</span><span class="p">(</span><span class="n">abyArray</span><span class="p">,</span> <span class="n">pbyAddr1</span><span class="p">,</span> <span class="n">wLength1</span><span class="p">);</span></pre></div></td></tr>


<tr id="section-37"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-37">&#182;</a></div><p>Init Table 2</p></td><td class="code"><div class="highlight"><pre>        <span class="n">CONTROLnsRequestOut</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span>
                    <span class="n">MESSAGE_TYPE_WRITE</span><span class="p">,</span>
                    <span class="mi">0</span><span class="p">,</span>
                    <span class="n">MESSAGE_REQUEST_RF_INIT2</span><span class="p">,</span>
                    <span class="n">wLength1</span><span class="p">,</span>
                    <span class="n">abyArray</span><span class="p">);</span></pre></div></td></tr>


<tr id="section-38"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-38">&#182;</a></div><p>Channle Table 0</p></td><td class="code"><div class="highlight"><pre>        <span class="n">wValue</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
        <span class="k">while</span> <span class="p">(</span> <span class="n">wLength2</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="p">)</span> <span class="p">{</span>

            <span class="k">if</span> <span class="p">(</span> <span class="n">wLength2</span> <span class="o">&gt;=</span> <span class="mi">64</span> <span class="p">)</span> <span class="p">{</span>
                <span class="n">wLength</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
            <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
                <span class="n">wLength</span> <span class="o">=</span> <span class="n">wLength2</span><span class="p">;</span>
            <span class="p">}</span>
            <span class="n">memcpy</span><span class="p">(</span><span class="n">abyArray</span><span class="p">,</span> <span class="n">pbyAddr2</span><span class="p">,</span> <span class="n">wLength</span><span class="p">);</span>
            <span class="n">CONTROLnsRequestOut</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span>
                            <span class="n">MESSAGE_TYPE_WRITE</span><span class="p">,</span>
                            <span class="n">wValue</span><span class="p">,</span>
                            <span class="n">MESSAGE_REQUEST_RF_CH2</span><span class="p">,</span>
                            <span class="n">wLength</span><span class="p">,</span>
                            <span class="n">abyArray</span><span class="p">);</span>

            <span class="n">wLength2</span> <span class="o">-=</span> <span class="n">wLength</span><span class="p">;</span>
            <span class="n">wValue</span> <span class="o">+=</span> <span class="n">wLength</span><span class="p">;</span>
            <span class="n">pbyAddr2</span> <span class="o">+=</span> <span class="n">wLength</span><span class="p">;</span>
        <span class="p">}</span>
    <span class="p">}</span>

<span class="p">}</span></pre></div></td></tr>


<tr id="section-39"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-39">&#182;</a></div><p>RobertYu:20060412, TWIF1.11 adjust LO Current for 11b mode</p></td><td class="code"><div class="highlight"><pre><span class="n">BOOL</span> <span class="nf">s_bVT3226D0_11bLoCurrentAdjust</span><span class="p">(</span>
      <span class="n">PSDevice</span>    <span class="n">pDevice</span><span class="p">,</span>
      <span class="n">BYTE</span>        <span class="n">byChannel</span><span class="p">,</span>
      <span class="n">BOOL</span>        <span class="n">b11bMode</span><span class="p">)</span>
<span class="p">{</span>
    <span class="n">BOOL</span>    <span class="n">bResult</span><span class="p">;</span>

    <span class="n">bResult</span> <span class="o">=</span> <span class="n">TRUE</span><span class="p">;</span>
    <span class="k">if</span><span class="p">(</span> <span class="n">b11bMode</span> <span class="p">)</span>
        <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="n">dwVT3226D0LoCurrentTable</span><span class="p">[</span><span class="n">byChannel</span><span class="o">-</span><span class="mi">1</span><span class="p">]);</span>
    <span class="k">else</span>
        <span class="n">bResult</span> <span class="o">&amp;=</span> <span class="n">IFRFbWriteEmbeded</span><span class="p">(</span><span class="n">pDevice</span><span class="p">,</span> <span class="mh">0x016BC600</span><span class="o">+</span><span class="p">(</span><span class="n">BY_VT3226_REG_LEN</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">)</span><span class="o">+</span><span class="n">IFREGCTL_REGW</span><span class="p">);</span> <span class="c1">//RobertYu:20060412</span>

    <span class="k">return</span> <span class="n">bResult</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
