<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス ISA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceArmISA.html">ArmISA</a>::<a class="el" href="structArmISA_1_1ISA.html">ISA</a>
  </div>
</div>
<div class="contents">
<h1>クラス ISA</h1><!-- doxytag: class="ArmISA::ISA" --><!-- doxytag: inherits="m5::SimObject::SimObject" -->
<p><code>#include &lt;<a class="el" href="arm_2isa_8hh_source.html">isa.hh</a>&gt;</code></p>
<div class="dynheader">
ISAに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="structArmISA_1_1ISA.gif" usemap="#ISA_map" alt=""/>
  <map id="ISA_map" name="ISA_map">
<area href="classm5_1_1SimObject_1_1SimObject.html" alt="SimObject" shape="rect" coords="0,0,69,24"/>
</map>
 </div>
</div>

<p><a href="classArmISA_1_1ISA-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA_1_1MiscRegInitializerEntry.html">MiscRegInitializerEntry</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA_1_1MiscRegLUTEntry.html">MiscRegLUTEntry</a></td></tr>
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef ArmISAParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a44000e19d886af0a346cd5a03302d3b6">Params</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#ac8bb3912a3ce86b15842e79d0b421204">clear</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#acfe5434ce5ff7f87e2ce263d3ac51c24">clear64</a> (const ArmISAParams *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a17649252f355bfda86ea00dd728d8c02">readMiscRegNoEffect</a> (int misc_reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a5e47db3953e6f623b58fee4f22a406bd">readMiscReg</a> (int misc_reg, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a763517aaea2f3decbc1ef9d064216b6f">setMiscRegNoEffect</a> (int misc_reg, const <a class="el" href="namespaceArmISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#ae4d63c6d4ee4354d39674ff8c53d9e2f">setMiscReg</a> (int misc_reg, const <a class="el" href="namespaceArmISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;val, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#aece4b88ffcab608652e8e9f0fbe643d4">flattenIntIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a85addcd4f57c5a0ffa81805dcad1eeb7">flattenFloatIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a7a5d7476bd10e5af09e6e753d1fca087">flattenCCIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a8997760aa4425793911f57440a4dd8ae">flattenMiscIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a53e036786d17361be4c7320d39c99b84">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#af22e5d6d660b97db37003ac61ac4ee49">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a769e733729615c529fdb54f538f11dba">startup</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structArmISA_1_1ISA.html#a44000e19d886af0a346cd5a03302d3b6">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#acd3c3feb78ae7a8f88fe0f110a718dff">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#ae9132e021b3f3b20c917fc328a056bbd">ISA</a> (<a class="el" href="structArmISA_1_1ISA.html#a44000e19d886af0a346cd5a03302d3b6">Params</a> *p)</td></tr>
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a2459588c548b25984ed5b75051741841">updateRegMap</a> (CPSR <a class="el" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">::<a class="el" href="classGenericTimer_1_1SystemCounter.html">GenericTimer::SystemCounter</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#ae498e9dac91e31ef155c01f0f15113ff">getSystemCounter</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">::<a class="el" href="classGenericTimer_1_1ArchTimer.html">GenericTimer::ArchTimer</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a0b17cffd3a0fd5aa2339f4533db424d1">getArchTimer</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, int cpu_id)</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmSystem.html">ArmSystem</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a5c1351250909b50f57e70dbb5bf443d8">system</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a9f135583566fb70bba3c10395368f2e4">haveSecurity</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a8e8469d916956ca8b9052ebd6f155e0b">haveLPAE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a48e6871d9ab14ff31b50307f0c617f95">haveVirtualization</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a3aea18414c83c86fa366401cb767e7ab">haveLargeAsid64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a4ab96b1a55880cac440e81e794c6f8d7">physAddrRange64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; struct <br class="typebreak"/>
<a class="el" href="structArmISA_1_1ISA_1_1MiscRegLUTEntry.html">MiscRegLUTEntry</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#ad38b21495dd061c39be969173cdd1c8d">lookUpMiscReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceArmISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a1719a90e78518ac5e323ce1fb9fe3639">miscRegs</a> [<a class="el" href="namespaceArmISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#afb6be991f3bd99efccaadb4e55a09c1a">intRegMap</a></td></tr>
<tr><td colspan="2"><h2>Static Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static struct <br class="typebreak"/>
<a class="el" href="structArmISA_1_1ISA_1_1MiscRegInitializerEntry.html">MiscRegInitializerEntry</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#af82c294831fc5f1bce99f03cacdd8884">MiscRegSwitch</a> [miscRegTranslateMax]</td></tr>
<tr><td colspan="2"><h2>Private メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#aa4f7032f366383d3b3696a1d0f5410a2">assert32</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#aad0b8ae6c31a34244ccf43b9202b40eb">assert64</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#ac79ec0e36bd10b6ae9a109def0b71fb2">tlbiVA</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <a class="el" href="namespaceArmISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> newVal, uint8_t <a class="el" href="namespaceArmISA.html#a92720268bdaf1e0e53fc66152af0ff18">asid</a>, bool secure_lookup, uint8_t target_el)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a06e97933d5648bf0558da52b060bd815">tlbiALL</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, bool secure_lookup, uint8_t target_el)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#a6ea364a473aab7a0fd9d7f4f68bff214">tlbiALLN</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, bool hyp, uint8_t target_el)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structArmISA_1_1ISA.html#af079c2af6d92761ccb2f8083884479a7">tlbiMVA</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <a class="el" href="namespaceArmISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> newVal, bool secure_lookup, bool hyp, uint8_t target_el)</td></tr>
</table>
<hr/><a name="_details"></a><h2>説明</h2>
<p>Some registers aliase with others, and therefore need to be translated. For each entry: The first value is the misc register that is to be looked up the second value is the lower part of the translation the third the upper part </p>
<hr/><h2>型定義</h2>
<a class="anchor" id="a44000e19d886af0a346cd5a03302d3b6"></a><!-- doxytag: member="ArmISA::ISA::Params" ref="a44000e19d886af0a346cd5a03302d3b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef ArmISAParams <a class="el" href="structArmISA_1_1ISA.html#a44000e19d886af0a346cd5a03302d3b6">Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="ae9132e021b3f3b20c917fc328a056bbd"></a><!-- doxytag: member="ArmISA::ISA::ISA" ref="ae9132e021b3f3b20c917fc328a056bbd" args="(Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structArmISA_1_1ISA.html">ISA</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structArmISA_1_1ISA.html#a44000e19d886af0a346cd5a03302d3b6">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00125"></a>00125     : <a class="code" href="classm5_1_1SimObject_1_1SimObject.html">SimObject</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>), <a class="code" href="structArmISA_1_1ISA.html#a5c1351250909b50f57e70dbb5bf443d8">system</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>), <a class="code" href="structArmISA_1_1ISA.html#ad38b21495dd061c39be969173cdd1c8d">lookUpMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a7d1d86545746c83e719e24556985648a">NUM_MISCREGS</a>, {0,0})
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="aa4f7032f366383d3b3696a1d0f5410a2"></a><!-- doxytag: member="ArmISA::ISA::assert32" ref="aa4f7032f366383d3b3696a1d0f5410a2" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void assert32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00206"></a>00206                                                 {
<a name="l00207"></a>00207             CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a> M5_VAR_USED = <a class="code" href="structArmISA_1_1ISA.html#a5e47db3953e6f623b58fee4f22a406bd">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>, tc);
<a name="l00208"></a>00208             assert(<a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>.width);
<a name="l00209"></a>00209         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aad0b8ae6c31a34244ccf43b9202b40eb"></a><!-- doxytag: member="ArmISA::ISA::assert64" ref="aad0b8ae6c31a34244ccf43b9202b40eb" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void assert64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00211"></a>00211                                                 {
<a name="l00212"></a>00212             CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a> M5_VAR_USED = <a class="code" href="structArmISA_1_1ISA.html#a5e47db3953e6f623b58fee4f22a406bd">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>, tc);
<a name="l00213"></a>00213             assert(!<a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>.width);
<a name="l00214"></a>00214         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac8bb3912a3ce86b15842e79d0b421204"></a><!-- doxytag: member="ArmISA::ISA::clear" ref="ac8bb3912a3ce86b15842e79d0b421204" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clear </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acfe5434ce5ff7f87e2ce263d3ac51c24"></a><!-- doxytag: member="ArmISA::ISA::clear64" ref="acfe5434ce5ff7f87e2ce263d3ac51c24" args="(const ArmISAParams *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clear64 </td>
          <td>(</td>
          <td class="paramtype">const ArmISAParams *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a5d7476bd10e5af09e6e753d1fca087"></a><!-- doxytag: member="ArmISA::ISA::flattenCCIndex" ref="a7a5d7476bd10e5af09e6e753d1fca087" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenCCIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00277"></a>00277         {
<a name="l00278"></a>00278             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00279"></a>00279         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a85addcd4f57c5a0ffa81805dcad1eeb7"></a><!-- doxytag: member="ArmISA::ISA::flattenFloatIndex" ref="a85addcd4f57c5a0ffa81805dcad1eeb7" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenFloatIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00270"></a>00270         {
<a name="l00271"></a>00271             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00272"></a>00272         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aece4b88ffcab608652e8e9f0fbe643d4"></a><!-- doxytag: member="ArmISA::ISA::flattenIntIndex" ref="aece4b88ffcab608652e8e9f0fbe643d4" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenIntIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00237"></a>00237         {
<a name="l00238"></a>00238             assert(<a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &gt;= 0);
<a name="l00239"></a>00239             <span class="keywordflow">if</span> (<a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &lt; <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791babe0496d3e400d0264613b4c14651bf18">NUM_ARCH_INTREGS</a>) {
<a name="l00240"></a>00240                 <span class="keywordflow">return</span> <a class="code" href="structArmISA_1_1ISA.html#afb6be991f3bd99efccaadb4e55a09c1a">intRegMap</a>[<a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>];
<a name="l00241"></a>00241             } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> &lt; <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791baae068f35aef4de2a5673ad98a5dbcb49">NUM_INTREGS</a>) {
<a name="l00242"></a>00242                 <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00243"></a>00243             } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> == <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba59d627bd9878655eabb2f44a3843b6e7">INTREG_SPX</a>) {
<a name="l00244"></a>00244                 CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a> = <a class="code" href="structArmISA_1_1ISA.html#a1719a90e78518ac5e323ce1fb9fe3639">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>];
<a name="l00245"></a>00245                 <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a88b4b47e4e77eea4a56009ee93e31855">el</a> = <a class="code" href="namespaceArmISA.html#a39510b1c2b9a3bc190a62447a036237e">opModeToEL</a>(
<a name="l00246"></a>00246                     (<a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaa">OperatingMode</a>) (uint8_t) cpsr.mode);
<a name="l00247"></a>00247                 <span class="keywordflow">if</span> (!cpsr.sp &amp;&amp; el != <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a1808d294e1d965cd8d1a3060e2f411ef">EL0</a>)
<a name="l00248"></a>00248                     <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba733fb53fecd44173aad562b35939e89a">INTREG_SP0</a>;
<a name="l00249"></a>00249                 <span class="keywordflow">switch</span> (el) {
<a name="l00250"></a>00250                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a44bf3e9d5387a706bdc96b1ec9a2fc15">EL3</a>:
<a name="l00251"></a>00251                     <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba0a696a36ec8892d1fa7372c1fc3bc2f3">INTREG_SP3</a>;
<a name="l00252"></a>00252                   <span class="comment">// @todo: uncomment this to enable Virtualization</span>
<a name="l00253"></a>00253                   <span class="comment">// case EL2:</span>
<a name="l00254"></a>00254                   <span class="comment">//   return INTREG_SP2;</span>
<a name="l00255"></a>00255                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5ab5e42aaf40f117fdce042d02976bf090">EL1</a>:
<a name="l00256"></a>00256                     <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba41ae516e0f3021fab6831a69a7c805b6">INTREG_SP1</a>;
<a name="l00257"></a>00257                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a1808d294e1d965cd8d1a3060e2f411ef">EL0</a>:
<a name="l00258"></a>00258                     <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791ba733fb53fecd44173aad562b35939e89a">INTREG_SP0</a>;
<a name="l00259"></a>00259                   <span class="keywordflow">default</span>:
<a name="l00260"></a>00260                     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid exception level&quot;</span>);
<a name="l00261"></a>00261                     <span class="keywordflow">break</span>;
<a name="l00262"></a>00262                 }
<a name="l00263"></a>00263             } <span class="keywordflow">else</span> {
<a name="l00264"></a>00264                 <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a5145cdbf9c033da6bf91afd54198ae2f">flattenIntRegModeIndex</a>(<a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>);
<a name="l00265"></a>00265             }
<a name="l00266"></a>00266         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a8997760aa4425793911f57440a4dd8ae"></a><!-- doxytag: member="ArmISA::ISA::flattenMiscIndex" ref="a8997760aa4425793911f57440a4dd8ae" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenMiscIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00283"></a>00283         {
<a name="l00284"></a>00284             <span class="keywordtype">int</span> flat_idx = <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00285"></a>00285 
<a name="l00286"></a>00286             <span class="keywordflow">if</span> (<a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> == <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67aa2661d4a50b0ab13042d96406a101541">MISCREG_SPSR</a>) {
<a name="l00287"></a>00287                 CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a> = <a class="code" href="structArmISA_1_1ISA.html#a1719a90e78518ac5e323ce1fb9fe3639">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>];
<a name="l00288"></a>00288                 <span class="keywordflow">switch</span> (cpsr.mode) {
<a name="l00289"></a>00289                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa92235269a272456ac75eaa8bab2e3c1b">MODE_EL0T</a>:
<a name="l00290"></a>00290                     <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;User mode does not have SPSR\n&quot;</span>);
<a name="l00291"></a>00291                     flat_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67aa2661d4a50b0ab13042d96406a101541">MISCREG_SPSR</a>;
<a name="l00292"></a>00292                     <span class="keywordflow">break</span>;
<a name="l00293"></a>00293                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa2b4ce5d3312a1c74faf2cee1294604e3">MODE_EL1T</a>:
<a name="l00294"></a>00294                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaaa3ae30a3e461968b3ffeee4770b7b42a">MODE_EL1H</a>:
<a name="l00295"></a>00295                     flat_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67aec90062368ecc0dbf38ce1e92c941ab3">MISCREG_SPSR_EL1</a>;
<a name="l00296"></a>00296                     <span class="keywordflow">break</span>;
<a name="l00297"></a>00297                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaaa89f12e5bc3870720bae90bbdebfbe20">MODE_EL2T</a>:
<a name="l00298"></a>00298                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1e8710c38a364f4c007e24d487525eca">MODE_EL2H</a>:
<a name="l00299"></a>00299                     flat_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a64a340b58bc8c5360f002a03eabe69bf">MISCREG_SPSR_EL2</a>;
<a name="l00300"></a>00300                     <span class="keywordflow">break</span>;
<a name="l00301"></a>00301                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaaff7394180f8bffb5d94cc12b3698946b">MODE_EL3T</a>:
<a name="l00302"></a>00302                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaad9168a023d16808e67ae8b9fb7c039b9">MODE_EL3H</a>:
<a name="l00303"></a>00303                     flat_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a0da4d390555ba2579052e6727918aadb">MISCREG_SPSR_EL3</a>;
<a name="l00304"></a>00304                     <span class="keywordflow">break</span>;
<a name="l00305"></a>00305                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa06c431ef2d3daa0430be10958afb75da">MODE_USER</a>:
<a name="l00306"></a>00306                     <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;User mode does not have SPSR\n&quot;</span>);
<a name="l00307"></a>00307                     flat_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67aa2661d4a50b0ab13042d96406a101541">MISCREG_SPSR</a>;
<a name="l00308"></a>00308                     <span class="keywordflow">break</span>;
<a name="l00309"></a>00309                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa114f4eed33e46c8994d1c28ea790ae69">MODE_FIQ</a>:
<a name="l00310"></a>00310                     flat_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a9ed8f88f6e4afcc267376d36760b2ca3">MISCREG_SPSR_FIQ</a>;
<a name="l00311"></a>00311                     <span class="keywordflow">break</span>;
<a name="l00312"></a>00312                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa6ff5fe07fb1563cee773d932bb66d9b7">MODE_IRQ</a>:
<a name="l00313"></a>00313                     flat_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a9918210657418df6330236a64b2e1747">MISCREG_SPSR_IRQ</a>;
<a name="l00314"></a>00314                     <span class="keywordflow">break</span>;
<a name="l00315"></a>00315                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaad0b02e29561c3d3e1c2c919fb8baa17a">MODE_SVC</a>:
<a name="l00316"></a>00316                     flat_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67aa5cb7601fc0523e5008d1ae6281f9532">MISCREG_SPSR_SVC</a>;
<a name="l00317"></a>00317                     <span class="keywordflow">break</span>;
<a name="l00318"></a>00318                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa5cb887fd4bf61d41bdf6b2d617d9fb33">MODE_MON</a>:
<a name="l00319"></a>00319                     flat_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ac03835fe2c37c954c58bca513004a3fd">MISCREG_SPSR_MON</a>;
<a name="l00320"></a>00320                     <span class="keywordflow">break</span>;
<a name="l00321"></a>00321                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa6258e223348908f6ceefcfe029aba214">MODE_ABORT</a>:
<a name="l00322"></a>00322                     flat_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a0d23b2f8aebae3e9ee5661cd3321aa57">MISCREG_SPSR_ABT</a>;
<a name="l00323"></a>00323                     <span class="keywordflow">break</span>;
<a name="l00324"></a>00324                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>:
<a name="l00325"></a>00325                     flat_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a28b5e3302569056d108f006b0b9ccc90">MISCREG_SPSR_HYP</a>;
<a name="l00326"></a>00326                     <span class="keywordflow">break</span>;
<a name="l00327"></a>00327                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa6c9ee0fa90f09f791c2b50805b049ed3">MODE_UNDEFINED</a>:
<a name="l00328"></a>00328                     flat_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a626b4f56b35837f6c8fae47207289fc9">MISCREG_SPSR_UND</a>;
<a name="l00329"></a>00329                     <span class="keywordflow">break</span>;
<a name="l00330"></a>00330                   <span class="keywordflow">default</span>:
<a name="l00331"></a>00331                     <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Trying to access SPSR in an invalid mode: %d\n&quot;</span>,
<a name="l00332"></a>00332                          cpsr.mode);
<a name="l00333"></a>00333                     flat_idx = <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67aa2661d4a50b0ab13042d96406a101541">MISCREG_SPSR</a>;
<a name="l00334"></a>00334                     <span class="keywordflow">break</span>;
<a name="l00335"></a>00335                 }
<a name="l00336"></a>00336             } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a921308b4105de47f7c9a0c3597c680f7">miscRegInfo</a>[<a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>][<a class="code" href="namespaceArmISA.html#a15dbfdc3ddd278a2d74f8126095c4a29acb90eb1feaec74a0e165da3b6fcbf37b">MISCREG_MUTEX</a>]) {
<a name="l00337"></a>00337                 <span class="comment">// Mutually exclusive CP15 register</span>
<a name="l00338"></a>00338                 <span class="keywordflow">switch</span> (<a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>) {
<a name="l00339"></a>00339                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a06402af5d505491971085b160fd3805d">MISCREG_PRRR_MAIR0</a>:
<a name="l00340"></a>00340                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a34d1fc2929ce89a759178fcac5bb8614">MISCREG_PRRR_MAIR0_NS</a>:
<a name="l00341"></a>00341                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a0d026db3bee85fe3d84f627465650778">MISCREG_PRRR_MAIR0_S</a>:
<a name="l00342"></a>00342                     {
<a name="l00343"></a>00343                         TTBCR ttbcr = <a class="code" href="structArmISA_1_1ISA.html#a17649252f355bfda86ea00dd728d8c02">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a713784be56a50e1dd69613088bb6af38">MISCREG_TTBCR</a>);
<a name="l00344"></a>00344                         <span class="comment">// If the muxed reg has been flattened, work out the</span>
<a name="l00345"></a>00345                         <span class="comment">// offset and apply it to the unmuxed reg</span>
<a name="l00346"></a>00346                         <span class="keywordtype">int</span> idxOffset = <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> - <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a06402af5d505491971085b160fd3805d">MISCREG_PRRR_MAIR0</a>;
<a name="l00347"></a>00347                         <span class="keywordflow">if</span> (ttbcr.eae)
<a name="l00348"></a>00348                             flat_idx = <a class="code" href="structArmISA_1_1ISA.html#a8997760aa4425793911f57440a4dd8ae">flattenMiscIndex</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a56e98434ad8972b7ea266287f37cb6c6">MISCREG_MAIR0</a> +
<a name="l00349"></a>00349                                                         idxOffset);
<a name="l00350"></a>00350                         <span class="keywordflow">else</span>
<a name="l00351"></a>00351                             flat_idx = <a class="code" href="structArmISA_1_1ISA.html#a8997760aa4425793911f57440a4dd8ae">flattenMiscIndex</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a2dd4330c32e639766e4084a25bed61fd">MISCREG_PRRR</a> +
<a name="l00352"></a>00352                                                         idxOffset);
<a name="l00353"></a>00353                     }
<a name="l00354"></a>00354                     <span class="keywordflow">break</span>;
<a name="l00355"></a>00355                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67adc96a8c84d1d2ff735eec951586a4f48">MISCREG_NMRR_MAIR1</a>:
<a name="l00356"></a>00356                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a53cfdceeab019f8e76983d33b02020d5">MISCREG_NMRR_MAIR1_NS</a>:
<a name="l00357"></a>00357                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a76125bd5750c08c47803ffc2b6466ef0">MISCREG_NMRR_MAIR1_S</a>:
<a name="l00358"></a>00358                     {
<a name="l00359"></a>00359                         TTBCR ttbcr = <a class="code" href="structArmISA_1_1ISA.html#a17649252f355bfda86ea00dd728d8c02">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a713784be56a50e1dd69613088bb6af38">MISCREG_TTBCR</a>);
<a name="l00360"></a>00360                         <span class="comment">// If the muxed reg has been flattened, work out the</span>
<a name="l00361"></a>00361                         <span class="comment">// offset and apply it to the unmuxed reg</span>
<a name="l00362"></a>00362                         <span class="keywordtype">int</span> idxOffset = <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a> - <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67adc96a8c84d1d2ff735eec951586a4f48">MISCREG_NMRR_MAIR1</a>;
<a name="l00363"></a>00363                         <span class="keywordflow">if</span> (ttbcr.eae)
<a name="l00364"></a>00364                             flat_idx = <a class="code" href="structArmISA_1_1ISA.html#a8997760aa4425793911f57440a4dd8ae">flattenMiscIndex</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67aca7760d3a79feaa4118b9698bf5365a3">MISCREG_MAIR1</a> +
<a name="l00365"></a>00365                                                         idxOffset);
<a name="l00366"></a>00366                         <span class="keywordflow">else</span>
<a name="l00367"></a>00367                             flat_idx = <a class="code" href="structArmISA_1_1ISA.html#a8997760aa4425793911f57440a4dd8ae">flattenMiscIndex</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6fb4be4fd646a683f615c3bb4925fc01">MISCREG_NMRR</a> +
<a name="l00368"></a>00368                                                         idxOffset);
<a name="l00369"></a>00369                     }
<a name="l00370"></a>00370                     <span class="keywordflow">break</span>;
<a name="l00371"></a>00371                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ab15c3e97aaa0077a96fa1ed58168ee47">MISCREG_PMXEVTYPER_PMCCFILTR</a>:
<a name="l00372"></a>00372                     {
<a name="l00373"></a>00373                         PMSELR pmselr = <a class="code" href="structArmISA_1_1ISA.html#a1719a90e78518ac5e323ce1fb9fe3639">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a69dd272ff1035d91d1a3f7171f065967">MISCREG_PMSELR</a>];
<a name="l00374"></a>00374                         <span class="keywordflow">if</span> (pmselr.sel == 31)
<a name="l00375"></a>00375                             flat_idx = <a class="code" href="structArmISA_1_1ISA.html#a8997760aa4425793911f57440a4dd8ae">flattenMiscIndex</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ae95a361db9bef77ab874c277be6f8436">MISCREG_PMCCFILTR</a>);
<a name="l00376"></a>00376                         <span class="keywordflow">else</span>
<a name="l00377"></a>00377                             flat_idx = <a class="code" href="structArmISA_1_1ISA.html#a8997760aa4425793911f57440a4dd8ae">flattenMiscIndex</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a4ad9a50f810ebdedb398b65f8077c00b">MISCREG_PMXEVTYPER</a>);
<a name="l00378"></a>00378                     }
<a name="l00379"></a>00379                     <span class="keywordflow">break</span>;
<a name="l00380"></a>00380                   <span class="keywordflow">default</span>:
<a name="l00381"></a>00381                     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unrecognized misc. register.\n&quot;</span>);
<a name="l00382"></a>00382                     <span class="keywordflow">break</span>;
<a name="l00383"></a>00383                 }
<a name="l00384"></a>00384             } <span class="keywordflow">else</span> {
<a name="l00385"></a>00385                 <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a921308b4105de47f7c9a0c3597c680f7">miscRegInfo</a>[<a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>][<a class="code" href="namespaceArmISA.html#a15dbfdc3ddd278a2d74f8126095c4a29a716dd63e30e164b81b00168c5f5d00b6">MISCREG_BANKED</a>]) {
<a name="l00386"></a>00386                     <span class="keywordtype">bool</span> secureReg = <a class="code" href="structArmISA_1_1ISA.html#a9f135583566fb70bba3c10395368f2e4">haveSecurity</a> &amp;&amp;
<a name="l00387"></a>00387                                      <a class="code" href="namespaceArmISA.html#abed19d0288e553ad67d221ac6a16a801">inSecureState</a>(<a class="code" href="structArmISA_1_1ISA.html#a1719a90e78518ac5e323ce1fb9fe3639">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ab3096cc264b16a71ae70d458b5cd041d">MISCREG_SCR</a>],
<a name="l00388"></a>00388                                                    <a class="code" href="structArmISA_1_1ISA.html#a1719a90e78518ac5e323ce1fb9fe3639">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>]);
<a name="l00389"></a>00389                     flat_idx += secureReg ? 2 : 1;
<a name="l00390"></a>00390                 }
<a name="l00391"></a>00391             }
<a name="l00392"></a>00392             <span class="keywordflow">return</span> flat_idx;
<a name="l00393"></a>00393         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a0b17cffd3a0fd5aa2339f4533db424d1"></a><!-- doxytag: member="ArmISA::ISA::getArchTimer" ref="a0b17cffd3a0fd5aa2339f4533db424d1" args="(ThreadContext *tc, int cpu_id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">::<a class="el" href="classGenericTimer_1_1ArchTimer.html">GenericTimer::ArchTimer</a>* getArchTimer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>cpu_id</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae498e9dac91e31ef155c01f0f15113ff"></a><!-- doxytag: member="ArmISA::ISA::getSystemCounter" ref="ae498e9dac91e31ef155c01f0f15113ff" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">::<a class="el" href="classGenericTimer_1_1SystemCounter.html">GenericTimer::SystemCounter</a>* getSystemCounter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acd3c3feb78ae7a8f88fe0f110a718dff"></a><!-- doxytag: member="ArmISA::ISA::params" ref="acd3c3feb78ae7a8f88fe0f110a718dff" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structArmISA_1_1ISA.html#a44000e19d886af0a346cd5a03302d3b6">Params</a>* params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e47db3953e6f623b58fee4f22a406bd"></a><!-- doxytag: member="ArmISA::ISA::readMiscReg" ref="a5e47db3953e6f623b58fee4f22a406bd" args="(int misc_reg, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a17649252f355bfda86ea00dd728d8c02"></a><!-- doxytag: member="ArmISA::ISA::readMiscRegNoEffect" ref="a17649252f355bfda86ea00dd728d8c02" args="(int misc_reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> readMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a53e036786d17361be4c7320d39c99b84"></a><!-- doxytag: member="ArmISA::ISA::serialize" ref="a53e036786d17361be4c7320d39c99b84" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00396"></a>00396         {
<a name="l00397"></a>00397             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a>, <span class="stringliteral">&quot;Serializing Arm Misc Registers\n&quot;</span>);
<a name="l00398"></a>00398             <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(<a class="code" href="structArmISA_1_1ISA.html#a1719a90e78518ac5e323ce1fb9fe3639">miscRegs</a>, <a class="code" href="namespaceArmISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a>);
<a name="l00399"></a>00399 
<a name="l00400"></a>00400             <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1ISA.html#a9f135583566fb70bba3c10395368f2e4">haveSecurity</a>);
<a name="l00401"></a>00401             <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1ISA.html#a8e8469d916956ca8b9052ebd6f155e0b">haveLPAE</a>);
<a name="l00402"></a>00402             <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1ISA.html#a48e6871d9ab14ff31b50307f0c617f95">haveVirtualization</a>);
<a name="l00403"></a>00403             <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1ISA.html#a3aea18414c83c86fa366401cb767e7ab">haveLargeAsid64</a>);
<a name="l00404"></a>00404             <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1ISA.html#a4ab96b1a55880cac440e81e794c6f8d7">physAddrRange64</a>);
<a name="l00405"></a>00405         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae4d63c6d4ee4354d39674ff8c53d9e2f"></a><!-- doxytag: member="ArmISA::ISA::setMiscReg" ref="ae4d63c6d4ee4354d39674ff8c53d9e2f" args="(int misc_reg, const MiscReg &amp;val, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceArmISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a763517aaea2f3decbc1ef9d064216b6f"></a><!-- doxytag: member="ArmISA::ISA::setMiscRegNoEffect" ref="a763517aaea2f3decbc1ef9d064216b6f" args="(int misc_reg, const MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceArmISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a769e733729615c529fdb54f538f11dba"></a><!-- doxytag: member="ArmISA::ISA::startup" ref="a769e733729615c529fdb54f538f11dba" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void startup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00420"></a>00420 {}
</pre></div></p>

</div>
</div>
<a class="anchor" id="a06e97933d5648bf0558da52b060bd815"></a><!-- doxytag: member="ArmISA::ISA::tlbiALL" ref="a06e97933d5648bf0558da52b060bd815" args="(ThreadContext *tc, bool secure_lookup, uint8_t target_el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void tlbiALL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>secure_lookup</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ea364a473aab7a0fd9d7f4f68bff214"></a><!-- doxytag: member="ArmISA::ISA::tlbiALLN" ref="a6ea364a473aab7a0fd9d7f4f68bff214" args="(ThreadContext *tc, bool hyp, uint8_t target_el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void tlbiALLN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>hyp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af079c2af6d92761ccb2f8083884479a7"></a><!-- doxytag: member="ArmISA::ISA::tlbiMVA" ref="af079c2af6d92761ccb2f8083884479a7" args="(ThreadContext *tc, MiscReg newVal, bool secure_lookup, bool hyp, uint8_t target_el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void tlbiMVA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td>
          <td class="paramname"> <em>newVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>secure_lookup</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>hyp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac79ec0e36bd10b6ae9a109def0b71fb2"></a><!-- doxytag: member="ArmISA::ISA::tlbiVA" ref="ac79ec0e36bd10b6ae9a109def0b71fb2" args="(ThreadContext *tc, MiscReg newVal, uint8_t asid, bool secure_lookup, uint8_t target_el)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void tlbiVA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td>
          <td class="paramname"> <em>newVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>asid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>secure_lookup</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>target_el</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af22e5d6d660b97db37003ac61ac4ee49"></a><!-- doxytag: member="ArmISA::ISA::unserialize" ref="af22e5d6d660b97db37003ac61ac4ee49" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00407"></a>00407         {
<a name="l00408"></a>00408             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a>, <span class="stringliteral">&quot;Unserializing Arm Misc Registers\n&quot;</span>);
<a name="l00409"></a>00409             <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(<a class="code" href="structArmISA_1_1ISA.html#a1719a90e78518ac5e323ce1fb9fe3639">miscRegs</a>, <a class="code" href="namespaceArmISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a>);
<a name="l00410"></a>00410             CPSR tmp_cpsr = <a class="code" href="structArmISA_1_1ISA.html#a1719a90e78518ac5e323ce1fb9fe3639">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>];
<a name="l00411"></a>00411             <a class="code" href="structArmISA_1_1ISA.html#a2459588c548b25984ed5b75051741841">updateRegMap</a>(tmp_cpsr);
<a name="l00412"></a>00412 
<a name="l00413"></a>00413             <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1ISA.html#a9f135583566fb70bba3c10395368f2e4">haveSecurity</a>);
<a name="l00414"></a>00414             <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1ISA.html#a8e8469d916956ca8b9052ebd6f155e0b">haveLPAE</a>);
<a name="l00415"></a>00415             <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1ISA.html#a48e6871d9ab14ff31b50307f0c617f95">haveVirtualization</a>);
<a name="l00416"></a>00416             <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1ISA.html#a3aea18414c83c86fa366401cb767e7ab">haveLargeAsid64</a>);
<a name="l00417"></a>00417             <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="structArmISA_1_1ISA.html#a4ab96b1a55880cac440e81e794c6f8d7">physAddrRange64</a>);
<a name="l00418"></a>00418         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2459588c548b25984ed5b75051741841"></a><!-- doxytag: member="ArmISA::ISA::updateRegMap" ref="a2459588c548b25984ed5b75051741841" args="(CPSR cpsr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void updateRegMap </td>
          <td>(</td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00164"></a>00164         {
<a name="l00165"></a>00165             <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>.width == 0) {
<a name="l00166"></a>00166                 <a class="code" href="structArmISA_1_1ISA.html#afb6be991f3bd99efccaadb4e55a09c1a">intRegMap</a> = <a class="code" href="namespaceArmISA.html#a61b59765372fd10a3c306de953063e1c">IntReg64Map</a>;
<a name="l00167"></a>00167             } <span class="keywordflow">else</span> {
<a name="l00168"></a>00168                 <span class="keywordflow">switch</span> (<a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>.mode) {
<a name="l00169"></a>00169                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa06c431ef2d3daa0430be10958afb75da">MODE_USER</a>:
<a name="l00170"></a>00170                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa3089ec4290f4fd2378a9843e275e679d">MODE_SYSTEM</a>:
<a name="l00171"></a>00171                     <a class="code" href="structArmISA_1_1ISA.html#afb6be991f3bd99efccaadb4e55a09c1a">intRegMap</a> = <a class="code" href="namespaceArmISA.html#a429a1b4e729321ba6e26f9d5431eb0b4">IntRegUsrMap</a>;
<a name="l00172"></a>00172                     <span class="keywordflow">break</span>;
<a name="l00173"></a>00173                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa114f4eed33e46c8994d1c28ea790ae69">MODE_FIQ</a>:
<a name="l00174"></a>00174                     <a class="code" href="structArmISA_1_1ISA.html#afb6be991f3bd99efccaadb4e55a09c1a">intRegMap</a> = <a class="code" href="namespaceArmISA.html#ad9e04f768864ec44080110584aef455c">IntRegFiqMap</a>;
<a name="l00175"></a>00175                     <span class="keywordflow">break</span>;
<a name="l00176"></a>00176                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa6ff5fe07fb1563cee773d932bb66d9b7">MODE_IRQ</a>:
<a name="l00177"></a>00177                     <a class="code" href="structArmISA_1_1ISA.html#afb6be991f3bd99efccaadb4e55a09c1a">intRegMap</a> = <a class="code" href="namespaceArmISA.html#a4ebe19e65b77b6992d444734970a6cc3">IntRegIrqMap</a>;
<a name="l00178"></a>00178                     <span class="keywordflow">break</span>;
<a name="l00179"></a>00179                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaad0b02e29561c3d3e1c2c919fb8baa17a">MODE_SVC</a>:
<a name="l00180"></a>00180                     <a class="code" href="structArmISA_1_1ISA.html#afb6be991f3bd99efccaadb4e55a09c1a">intRegMap</a> = <a class="code" href="namespaceArmISA.html#a36508dcad6bb74839a7c80a03f7aeaeb">IntRegSvcMap</a>;
<a name="l00181"></a>00181                     <span class="keywordflow">break</span>;
<a name="l00182"></a>00182                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa5cb887fd4bf61d41bdf6b2d617d9fb33">MODE_MON</a>:
<a name="l00183"></a>00183                     <a class="code" href="structArmISA_1_1ISA.html#afb6be991f3bd99efccaadb4e55a09c1a">intRegMap</a> = <a class="code" href="namespaceArmISA.html#a8dbc1fb5a7a205452b8d70872a999abb">IntRegMonMap</a>;
<a name="l00184"></a>00184                     <span class="keywordflow">break</span>;
<a name="l00185"></a>00185                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa6258e223348908f6ceefcfe029aba214">MODE_ABORT</a>:
<a name="l00186"></a>00186                     <a class="code" href="structArmISA_1_1ISA.html#afb6be991f3bd99efccaadb4e55a09c1a">intRegMap</a> = <a class="code" href="namespaceArmISA.html#ac759f403b33941374fc2f5c727e6dc38">IntRegAbtMap</a>;
<a name="l00187"></a>00187                     <span class="keywordflow">break</span>;
<a name="l00188"></a>00188                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>:
<a name="l00189"></a>00189                     <a class="code" href="structArmISA_1_1ISA.html#afb6be991f3bd99efccaadb4e55a09c1a">intRegMap</a> = <a class="code" href="namespaceArmISA.html#ab02560f4c45ccebd140d1ee0dafd8f99">IntRegHypMap</a>;
<a name="l00190"></a>00190                     <span class="keywordflow">break</span>;
<a name="l00191"></a>00191                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa6c9ee0fa90f09f791c2b50805b049ed3">MODE_UNDEFINED</a>:
<a name="l00192"></a>00192                     <a class="code" href="structArmISA_1_1ISA.html#afb6be991f3bd99efccaadb4e55a09c1a">intRegMap</a> = <a class="code" href="namespaceArmISA.html#aca4e9cd55af6ac65f87443d2fe738af8">IntRegUndMap</a>;
<a name="l00193"></a>00193                     <span class="keywordflow">break</span>;
<a name="l00194"></a>00194                   <span class="keywordflow">default</span>:
<a name="l00195"></a>00195                     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unrecognized mode setting in CPSR.\n&quot;</span>);
<a name="l00196"></a>00196                 }
<a name="l00197"></a>00197             }
<a name="l00198"></a>00198         }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a3aea18414c83c86fa366401cb767e7ab"></a><!-- doxytag: member="ArmISA::ISA::haveLargeAsid64" ref="a3aea18414c83c86fa366401cb767e7ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structArmISA_1_1ISA.html#a3aea18414c83c86fa366401cb767e7ab">haveLargeAsid64</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e8469d916956ca8b9052ebd6f155e0b"></a><!-- doxytag: member="ArmISA::ISA::haveLPAE" ref="a8e8469d916956ca8b9052ebd6f155e0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structArmISA_1_1ISA.html#a8e8469d916956ca8b9052ebd6f155e0b">haveLPAE</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f135583566fb70bba3c10395368f2e4"></a><!-- doxytag: member="ArmISA::ISA::haveSecurity" ref="a9f135583566fb70bba3c10395368f2e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structArmISA_1_1ISA.html#a9f135583566fb70bba3c10395368f2e4">haveSecurity</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a48e6871d9ab14ff31b50307f0c617f95"></a><!-- doxytag: member="ArmISA::ISA::haveVirtualization" ref="a48e6871d9ab14ff31b50307f0c617f95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="structArmISA_1_1ISA.html#a48e6871d9ab14ff31b50307f0c617f95">haveVirtualization</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afb6be991f3bd99efccaadb4e55a09c1a"></a><!-- doxytag: member="ArmISA::ISA::intRegMap" ref="afb6be991f3bd99efccaadb4e55a09c1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a>* <a class="el" href="structArmISA_1_1ISA.html#afb6be991f3bd99efccaadb4e55a09c1a">intRegMap</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad38b21495dd061c39be969173cdd1c8d"></a><!-- doxytag: member="ArmISA::ISA::lookUpMiscReg" ref="ad38b21495dd061c39be969173cdd1c8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;struct <a class="el" href="structArmISA_1_1ISA_1_1MiscRegLUTEntry.html">MiscRegLUTEntry</a>&gt; <a class="el" href="structArmISA_1_1ISA.html#ad38b21495dd061c39be969173cdd1c8d">lookUpMiscReg</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Translation table accessible via the value of the register </p>

</div>
</div>
<a class="anchor" id="a1719a90e78518ac5e323ce1fb9fe3639"></a><!-- doxytag: member="ArmISA::ISA::miscRegs" ref="a1719a90e78518ac5e323ce1fb9fe3639" args="[NumMiscRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceArmISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> <a class="el" href="structArmISA_1_1ISA.html#a1719a90e78518ac5e323ce1fb9fe3639">miscRegs</a>[<a class="el" href="namespaceArmISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af82c294831fc5f1bce99f03cacdd8884"></a><!-- doxytag: member="ArmISA::ISA::MiscRegSwitch" ref="af82c294831fc5f1bce99f03cacdd8884" args="[miscRegTranslateMax]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structArmISA_1_1ISA_1_1MiscRegInitializerEntry.html">MiscRegInitializerEntry</a> <a class="el" href="structArmISA_1_1ISA.html#af82c294831fc5f1bce99f03cacdd8884">MiscRegSwitch</a>[miscRegTranslateMax]<code> [static, read, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classRegister.html">Register</a> table noting all translations </p>

</div>
</div>
<a class="anchor" id="a4ab96b1a55880cac440e81e794c6f8d7"></a><!-- doxytag: member="ArmISA::ISA::physAddrRange64" ref="a4ab96b1a55880cac440e81e794c6f8d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structArmISA_1_1ISA.html#a4ab96b1a55880cac440e81e794c6f8d7">physAddrRange64</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c1351250909b50f57e70dbb5bf443d8"></a><!-- doxytag: member="ArmISA::ISA::system" ref="a5c1351250909b50f57e70dbb5bf443d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmSystem.html">ArmSystem</a>* <a class="el" href="structArmISA_1_1ISA.html#a5c1351250909b50f57e70dbb5bf443d8">system</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/arm/<a class="el" href="arm_2isa_8cc.html">isa.cc</a></li>
<li>arch/arm/<a class="el" href="arm_2isa_8hh_source.html">isa.hh</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
