
ƒ
Command: %s
53*	vivadotcl2[
Gsynth_design -top mkBridge -part xc7vx485tffg1761-2 -fsm_extraction off2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
—
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
	xc7vx485t2default:defaultZ17-347
‡
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
	xc7vx485t2default:defaultZ17-349
Õ
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2/
pcie_7x_v1_10_pcie_brams_7x2default:default2™
‚/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v2default:default2
1252default:default8@Z8-2507
Ö
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys20
pcie_7x_v1_10_pcie_pipe_misc2default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v2default:default2
902default:default8@Z8-2507
×
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys20
pcie_7x_v1_10_pcie_pipe_lane2default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v2default:default2
1032default:default8@Z8-2507
Æ
Pparameter declaration becomes local in %s with formal parameter declaration list2507*oasys2(
pcie_7x_v1_10_gt_top2default:default2‘
{/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v2default:default2
2442default:default8@Z8-2507
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 796.992 ; gain = 170.770
2default:default
Æ
synthesizing module '%s'638*oasys2
mkBridge2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
372default:default8@Z8-638
º
synthesizing module '%s'638*oasys2
SyncWire2default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v2default:default2
312default:default8@Z8-638
Q
%s*synth2B
.	Parameter width bound to: 1 - type: integer 
2default:default
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncWire2default:default2
12default:default2
12default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncWire.v2default:default2
312default:default8@Z8-256
À
synthesizing module '%s'638*oasys2
ResetEither2default:default2P
:/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v2default:default2
422default:default8@Z8-638
û
%done synthesizing module '%s' (%s#%s)256*oasys2
ResetEither2default:default2
22default:default2
12default:default2P
:/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetEither.v2default:default2
422default:default8@Z8-256
¾
synthesizing module '%s'638*oasys2

SyncReset02default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v2default:default2
402default:default8@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncReset02default:default2
32default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncReset0.v2default:default2
402default:default8@Z8-256
´
synthesizing module '%s'638*oasys2
FIFO22default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 81 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
ï
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO22default:default2
42default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2'
mkPCIEtoBNoCSceMi_42default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
652default:default8@Z8-638
Ä
synthesizing module '%s'638*oasys2 
mkTLPArbiter2default:default2S
=/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v2default:default2
412default:default8@Z8-638
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized02default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
S
%s*synth2D
0	Parameter width bound to: 153 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized02default:default2
42default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2 
mkTLPArbiter2default:default2
52default:default2
12default:default2S
=/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPArbiter.v2default:default2
412default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 32 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized12default:default2
52default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized22default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 96 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized22default:default2
52default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized32default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 30 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized32default:default2
52default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2#
mkTLPDispatcher2default:default2V
@/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v2default:default2
412default:default8@Z8-638
…
%done synthesizing module '%s' (%s#%s)256*oasys2#
mkTLPDispatcher2default:default2
62default:default2
12default:default2V
@/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkTLPDispatcher.v2default:default2
412default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized42default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
Q
%s*synth2B
.	Parameter width bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized42default:default2
62default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2
	SizedFIFO2default:default2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v2default:default2
582default:default8@Z8-638
S
%s*synth2D
0	Parameter p1width bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter p2depth bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter p3cntr_width bound to: 5 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter p2depth2 bound to: 30 - type: integer 
2default:default
ô
&Detected and applied attribute %s = %s3620*oasys2
	RAM_STYLE2default:default2
DISTRIBUTED2default:default2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v2default:default2
892default:default8@Z8-4472
º
-case statement is not full and has no default155*oasys2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v2default:default2
1442default:default8@Z8-155
º
-case statement is not full and has no default155*oasys2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v2default:default2
2012default:default8@Z8-155
þ
%done synthesizing module '%s' (%s#%s)256*oasys2
	SizedFIFO2default:default2
72default:default2
12default:default2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/SizedFIFO.v2default:default2
582default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized52default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
Q
%s*synth2B
.	Parameter width bound to: 9 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized52default:default2
72default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
»
synthesizing module '%s'638*oasys2
BRAM22default:default2Q
;/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v2default:default2
302default:default8@Z8-638
H
%s*synth29
%	Parameter PIPELINED bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 98 - type: integer 
2default:default
K
%s*synth2<
(	Parameter MEMSIZE bound to: 6'b100000 
2default:default
ê
&Detected and applied attribute %s = %s3620*oasys2
	RAM_STYLE2default:default2
BLOCK2default:default2Q
;/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v2default:default2
642default:default8@Z8-4472
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
BRAM22default:default2
82default:default2
12default:default2Q
;/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/BRAM2.v2default:default2
302default:default8@Z8-256
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
38152default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
38382default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
38612default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
38842default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
39082default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
39312default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
39532default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
39752default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
39982default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
40222default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
40452default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
40672default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
40902default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
41142default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
41382default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
41612default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
53082default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
53322default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
53562default:default8@Z8-3536
÷
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
56622default:default8@Z8-3536

%done synthesizing module '%s' (%s#%s)256*oasys2'
mkPCIEtoBNoCSceMi_42default:default2
92default:default2
12default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
652default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2
BUFG2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-638
€
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
102default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2
	MakeClock2default:default2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v2default:default2
432default:default8@Z8-638
F
%s*synth27
#	Parameter initVal bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter initGate bound to: 1'b1 
2default:default
è
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v2default:default2
682default:default8@Z8-4472
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2
	MakeClock2default:default2
112default:default2
12default:default2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v2default:default2
432default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27132default:default8@Z8-4446
Ø
synthesizing module '%s'638*oasys2*
mkSceMiUInt32Parameter2default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-638
N
%s*synth2?
+	Parameter n bound to: -1 - type: integer 
2default:default
”
%done synthesizing module '%s' (%s#%s)256*oasys2*
mkSceMiUInt32Parameter2default:default2
122default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27162default:default8@Z8-4446
è
synthesizing module '%s'638*oasys2:
&mkSceMiUInt32Parameter__parameterized02default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-638
M
%s*synth2>
*	Parameter n bound to: 0 - type: integer 
2default:default
¤
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mkSceMiUInt32Parameter__parameterized02default:default2
122default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27192default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27222default:default8@Z8-4446
è
synthesizing module '%s'638*oasys2:
&mkSceMiUInt32Parameter__parameterized12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-638
O
%s*synth2@
,	Parameter n bound to: 100 - type: integer 
2default:default
¤
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mkSceMiUInt32Parameter__parameterized12default:default2
122default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27252default:default8@Z8-4446
Ü
synthesizing module '%s'638*oasys2,
mkSceMiLinkTypeParameter2default:default2_
I/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v2default:default2
282default:default8@Z8-638
K
%s*synth2<
(	Parameter link_type bound to: 4'b0111 
2default:default
˜
%done synthesizing module '%s' (%s#%s)256*oasys2,
mkSceMiLinkTypeParameter2default:default2
132default:default2
12default:default2_
I/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiLinkTypeParameter.v2default:default2
282default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27282default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27312default:default8@Z8-4446
Ø
synthesizing module '%s'638*oasys2*
mkSceMiUInt64Parameter2default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v2default:default2
282default:default8@Z8-638
€
%s*synth2q
]	Parameter n bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
2default:default
”
%done synthesizing module '%s' (%s#%s)256*oasys2*
mkSceMiUInt64Parameter2default:default2
142default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt64Parameter.v2default:default2
282default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27342default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27372default:default8@Z8-4446
è
synthesizing module '%s'638*oasys2:
&mkSceMiUInt32Parameter__parameterized22default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-638
M
%s*synth2>
*	Parameter n bound to: 8 - type: integer 
2default:default
¤
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mkSceMiUInt32Parameter__parameterized22default:default2
142default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2!
ClockInverter2default:default2R
</opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v2default:default2
302default:default8@Z8-638
€
%done synthesizing module '%s' (%s#%s)256*oasys2!
ClockInverter2default:default2
152default:default2
12default:default2R
</opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ClockInverter.v2default:default2
302default:default8@Z8-256
¾
synthesizing module '%s'638*oasys2

MakeResetA2default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v2default:default2
402default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 1 - type: integer 
2default:default
C
%s*synth24
 	Parameter init bound to: 1'b0 
2default:default
¾
synthesizing module '%s'638*oasys2

SyncResetA2default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 1 - type: integer 
2default:default
ú
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncResetA2default:default2
162default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-256
ú
%done synthesizing module '%s' (%s#%s)256*oasys2

MakeResetA2default:default2
172default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v2default:default2
402default:default8@Z8-256
¾
synthesizing module '%s'638*oasys2

MakeReset02default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v2default:default2
402default:default8@Z8-638
C
%s*synth24
 	Parameter init bound to: 1'b0 
2default:default
ú
%done synthesizing module '%s' (%s#%s)256*oasys2

MakeReset02default:default2
182default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeReset0.v2default:default2
402default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27742default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27772default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27802default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27832default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27862default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27892default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27922default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27952default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
27982default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
28012default:default8@Z8-4446
Ì
synthesizing module '%s'638*oasys2

MMCME2_ADV2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
[
%s*synth2L
8	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN1_PERIOD bound to: 4.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
a
%s*synth2R
>	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2

MMCME2_ADV2default:default2
192default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256
Ï
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2$
scemi_clkgen_pll2default:default2

MMCME2_ADV2default:default2
332default:default2
282default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
28432default:default8@Z8-350
Ä
synthesizing module '%s'638*oasys2!
ResetInverter2default:default2R
</opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v2default:default2
302default:default8@Z8-638
€
%done synthesizing module '%s' (%s#%s)256*oasys2!
ResetInverter2default:default2
202default:default2
12default:default2R
</opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ResetInverter.v2default:default2
302default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
28812default:default8@Z8-4446
Î
synthesizing module '%s'638*oasys2.
SyncResetA__parameterized02default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 2 - type: integer 
2default:default
Š
%done synthesizing module '%s' (%s#%s)256*oasys2.
SyncResetA__parameterized02default:default2
202default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
28902default:default8@Z8-4446
¼
synthesizing module '%s'638*oasys2
	SyncBit052default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v2default:default2
432default:default8@Z8-638
C
%s*synth24
 	Parameter init bound to: 1'b0 
2default:default
ø
%done synthesizing module '%s' (%s#%s)256*oasys2
	SyncBit052default:default2
212default:default2
12default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncBit05.v2default:default2
432default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
28982default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
29062default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
29142default:default8@Z8-4446
Î
synthesizing module '%s'638*oasys2 
mkDutWrapper2default:default2]
G/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkDutWrapper.v2default:default2
362default:default8@Z8-638
º
synthesizing module '%s'638*oasys2
SyncFIFO2default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-638
V
%s*synth2G
3	Parameter dataWidth bound to: 16 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter depth bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter indxWidth bound to: 1 - type: integer 
2default:default
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncFIFO2default:default2
222default:default2
12default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized62default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 64 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized62default:default2
222default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized72default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
S
%s*synth2D
0	Parameter width bound to: 512 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized72default:default2
222default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ö
synthesizing module '%s'638*oasys2$
mkSynthesizedFFT2default:default2a
K/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFFT.v2default:default2
352default:default8@Z8-638
’
%done synthesizing module '%s' (%s#%s)256*oasys2$
mkSynthesizedFFT2default:default2
232default:default2
12default:default2a
K/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFFT.v2default:default2
352default:default8@Z8-256
â
synthesizing module '%s'638*oasys2*
mkSynthesizedFIRFilter2default:default2g
Q/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFIRFilter.v2default:default2
352default:default8@Z8-638
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized82default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 16 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized82default:default2
232default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Î
synthesizing module '%s'638*oasys2 
mkMultiplier2default:default2]
G/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkMultiplier.v2default:default2
362default:default8@Z8-638
Š
%done synthesizing module '%s' (%s#%s)256*oasys2 
mkMultiplier2default:default2
242default:default2
12default:default2]
G/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkMultiplier.v2default:default2
362default:default8@Z8-256
ž
%done synthesizing module '%s' (%s#%s)256*oasys2*
mkSynthesizedFIRFilter2default:default2
252default:default2
12default:default2g
Q/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFIRFilter.v2default:default2
352default:default8@Z8-256
Ü
synthesizing module '%s'638*oasys2'
mkSynthesizedFromMP2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
352default:default8@Z8-638
Ä
synthesizing module '%s'638*oasys2)
FIFO2__parameterized92default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 48 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2)
FIFO2__parameterized92default:default2
252default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Å
synthesizing module '%s'638*oasys2*
FIFO2__parameterized102default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
S
%s*synth2D
0	Parameter width bound to: 384 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2*
FIFO2__parameterized102default:default2
252default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
˜
%done synthesizing module '%s' (%s#%s)256*oasys2'
mkSynthesizedFromMP2default:default2
262default:default2
12default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
352default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2%
mkSynthesizedIFFT2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedIFFT.v2default:default2
352default:default8@Z8-638
”
%done synthesizing module '%s' (%s#%s)256*oasys2%
mkSynthesizedIFFT2default:default2
272default:default2
12default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedIFFT.v2default:default2
352default:default8@Z8-256
æ
synthesizing module '%s'638*oasys2,
mkSynthesizedPitchAdjust2default:default2i
S/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedPitchAdjust.v2default:default2
352default:default8@Z8-638
¢
%done synthesizing module '%s' (%s#%s)256*oasys2,
mkSynthesizedPitchAdjust2default:default2
282default:default2
12default:default2i
S/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedPitchAdjust.v2default:default2
352default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2%
mkSynthesizedToMP2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
352default:default8@Z8-638
”
%done synthesizing module '%s' (%s#%s)256*oasys2%
mkSynthesizedToMP2default:default2
292default:default2
12default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
352default:default8@Z8-256
Î
synthesizing module '%s'638*oasys2.
SyncResetA__parameterized12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 5 - type: integer 
2default:default
Š
%done synthesizing module '%s' (%s#%s)256*oasys2.
SyncResetA__parameterized12default:default2
292default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-256
Š
%done synthesizing module '%s' (%s#%s)256*oasys2 
mkDutWrapper2default:default2
302default:default2
12default:default2]
G/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkDutWrapper.v2default:default2
362default:default8@Z8-256
Î
synthesizing module '%s'638*oasys2.
MakeResetA__parameterized02default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v2default:default2
402default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 6 - type: integer 
2default:default
C
%s*synth24
 	Parameter init bound to: 1'b0 
2default:default
Î
synthesizing module '%s'638*oasys2.
SyncResetA__parameterized22default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 6 - type: integer 
2default:default
Š
%done synthesizing module '%s' (%s#%s)256*oasys2.
SyncResetA__parameterized22default:default2
302default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-256
Š
%done synthesizing module '%s' (%s#%s)256*oasys2.
MakeResetA__parameterized02default:default2
302default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v2default:default2
402default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2!
SyncHandshake2default:default2R
</opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v2default:default2
412default:default8@Z8-638
C
%s*synth24
 	Parameter init bound to: 1'b0 
2default:default
J
%s*synth2;
'	Parameter delayreturn bound to: 1'b0 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2!
SyncHandshake2default:default2
312default:default2
12default:default2R
</opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncHandshake.v2default:default2
412default:default8@Z8-256
¼
synthesizing module '%s'638*oasys2
	SyncPulse2default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v2default:default2
472default:default8@Z8-638
ø
%done synthesizing module '%s' (%s#%s)256*oasys2
	SyncPulse2default:default2
322default:default2
12default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncPulse.v2default:default2
472default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
30012default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
30042default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
30492default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
30522default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
30622default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
30652default:default8@Z8-4446
Å
synthesizing module '%s'638*oasys2*
FIFO2__parameterized112default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 19 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2*
FIFO2__parameterized112default:default2
322default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
30922default:default8@Z8-4446
¼
synthesizing module '%s'638*oasys2
	ProbeHook2default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v2default:default2
392default:default8@Z8-638
ø
%done synthesizing module '%s' (%s#%s)256*oasys2
	ProbeHook2default:default2
332default:default2
12default:default2N
8/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/ProbeHook.v2default:default2
392default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
31382default:default8@Z8-4446
è
synthesizing module '%s'638*oasys2:
&mkSceMiUInt32Parameter__parameterized32default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-638
M
%s*synth2>
*	Parameter n bound to: 1 - type: integer 
2default:default
¤
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mkSceMiUInt32Parameter__parameterized32default:default2
332default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
31412default:default8@Z8-4446
Ê
synthesizing module '%s'638*oasys2,
SyncFIFO__parameterized02default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-638
U
%s*synth2F
2	Parameter dataWidth bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter depth bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter indxWidth bound to: 1 - type: integer 
2default:default
†
%done synthesizing module '%s' (%s#%s)256*oasys2,
SyncFIFO__parameterized02default:default2
332default:default2
12default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
31992default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
32022default:default8@Z8-4446
Î
synthesizing module '%s'638*oasys2.
SyncResetA__parameterized32default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 3 - type: integer 
2default:default
Š
%done synthesizing module '%s' (%s#%s)256*oasys2.
SyncResetA__parameterized32default:default2
332default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2
FIFOL12default:default2K
5/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v2default:default2
532default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 32 - type: integer 
2default:default
ò
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFOL12default:default2
342default:default2
12default:default2K
5/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFOL1.v2default:default2
532default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2,
SyncFIFO__parameterized12default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-638
V
%s*synth2G
3	Parameter dataWidth bound to: 74 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter depth bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter indxWidth bound to: 3 - type: integer 
2default:default
†
%done synthesizing module '%s' (%s#%s)256*oasys2,
SyncFIFO__parameterized12default:default2
342default:default2
12default:default2M
7/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncFIFO.v2default:default2
532default:default8@Z8-256
Î
synthesizing module '%s'638*oasys2.
MakeResetA__parameterized12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v2default:default2
402default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 4 - type: integer 
2default:default
C
%s*synth24
 	Parameter init bound to: 1'b0 
2default:default
Î
synthesizing module '%s'638*oasys2.
SyncResetA__parameterized42default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 4 - type: integer 
2default:default
Š
%done synthesizing module '%s' (%s#%s)256*oasys2.
SyncResetA__parameterized42default:default2
342default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-256
Š
%done synthesizing module '%s' (%s#%s)256*oasys2.
MakeResetA__parameterized12default:default2
342default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/MakeResetA.v2default:default2
402default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
32982default:default8@Z8-4446
Ž
synthesizing module '%s'638*oasys2*
xilinx_v7_pcie_wrapper2default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v2default:default2
82default:default8@Z8-638
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
2default:default
“
synthesizing module '%s'638*oasys2,
pcie_7x_v1_10_pipe_clock2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v2default:default2
662default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter PCIE_LANE bound to: 6'b001000 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
2default:default
I
%s*synth2:
&	Parameter REFCLK_SEL bound to: 1'b0 
2default:default
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v2default:default2
1332default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v2default:default2
1342default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v2default:default2
1362default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v2default:default2
1372default:default8@Z8-4472
Ü
synthesizing module '%s'638*oasys2.
MMCME2_ADV__parameterized02default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
a
%s*synth2R
>	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
˜
%done synthesizing module '%s' (%s#%s)256*oasys2.
MMCME2_ADV__parameterized02default:default2
342default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256

Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
mmcm_i2default:default2

MMCME2_ADV2default:default2
332default:default2
322default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v2default:default2
2642default:default8@Z8-350
È
synthesizing module '%s'638*oasys2
BUFGCTRL2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6602default:default8@Z8-638
[
%s*synth2L
8	Parameter PRESELECT_I0 bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PRESELECT_I1 bound to: FALSE - type: string 
2default:default
N
%s*synth2?
+	Parameter IS_CE0_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CE1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_I0_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_I1_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_S0_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_S1_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter INIT_OUT bound to: 0 - type: integer 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFGCTRL2default:default2
352default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6602default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2,
pcie_7x_v1_10_pipe_clock2default:default2
362default:default2
12default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_clock.v2default:default2
662default:default8@Z8-256
ý
synthesizing module '%s'638*oasys2!
pcie_7x_v1_102default:default2Š
t/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v2default:default2
632default:default8@Z8-638
Z
%s*synth2K
7	Parameter CFG_VEND_ID bound to: 16'b0001101111100111 
2default:default
Y
%s*synth2J
6	Parameter CFG_DEV_ID bound to: 16'b1011000100000000 
2default:default
P
%s*synth2A
-	Parameter CFG_REV_ID bound to: 8'b00000000 
2default:default
a
%s*synth2R
>	Parameter CFG_SUBSYS_VEND_ID bound to: 16'b0001101111100111 
2default:default
\
%s*synth2M
9	Parameter CFG_SUBSYS_ID bound to: 16'b1010011100000111 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -32768 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR1 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR2 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR3 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
2default:default
c
%s*synth2T
@	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
d
%s*synth2U
A	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
2default:default
[
%s*synth2L
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
Z
%s*synth2K
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
l
%s*synth2]
I	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MSI_CAP_ON bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
I
%s*synth2:
&	Parameter RBAR_NUM bound to: 3'b000 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter TRN_NP_FC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_INV_REQ bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
K
%s*synth2<
(	Parameter INFER_EI bound to: 5'b00000 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
T
%s*synth2E
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
K
%s*synth2<
(	Parameter RP_AUTO_SPD bound to: 2'b01 
2default:default
V
%s*synth2G
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default

synthesizing module '%s'638*oasys2*
pcie_7x_v1_10_pcie_top2default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v2default:default2
612default:default8@Z8-638
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -32768 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR1 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR2 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR3 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
T
%s*synth2E
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
d
%s*synth2U
A	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
2default:default
[
%s*synth2L
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
K
%s*synth2<
(	Parameter INFER_EI bound to: 5'b00000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
l
%s*synth2]
I	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
2default:default
Y
%s*synth2J
6	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
Y
%s*synth2J
6	Parameter MSI_CAP_ON bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
I
%s*synth2:
&	Parameter RBAR_NUM bound to: 3'b000 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
K
%s*synth2<
(	Parameter RP_AUTO_SPD bound to: 2'b01 
2default:default
V
%s*synth2G
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter TRN_NP_FC bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_INV_REQ bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
š
synthesizing module '%s'638*oasys2/
pcie_7x_v1_10_axi_basic_top2default:default2™
‚/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v2default:default2
672default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
˜
synthesizing module '%s'638*oasys2.
pcie_7x_v1_10_axi_basic_rx2default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v2default:default2
692default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
ª
synthesizing module '%s'638*oasys27
#pcie_7x_v1_10_axi_basic_rx_pipeline2default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v2default:default2
692default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
æ
%done synthesizing module '%s' (%s#%s)256*oasys27
#pcie_7x_v1_10_axi_basic_rx_pipeline2default:default2
372default:default2
12default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_pipeline.v2default:default2
692default:default8@Z8-256
ª
synthesizing module '%s'638*oasys27
#pcie_7x_v1_10_axi_basic_rx_null_gen2default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v2default:default2
702default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter INTERFACE_WIDTH_DWORDS bound to: 11'b00000000010 
2default:default
P
%s*synth2A
-	Parameter IDLE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN_PACKET bound to: 1 - type: integer 
2default:default
õ
default block is never used226*oasys2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v2default:default2
2452default:default8@Z8-226
æ
%done synthesizing module '%s' (%s#%s)256*oasys27
#pcie_7x_v1_10_axi_basic_rx_null_gen2default:default2
382default:default2
12default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx_null_gen.v2default:default2
702default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2.
pcie_7x_v1_10_axi_basic_rx2default:default2
392default:default2
12default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_rx.v2default:default2
692default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2.
pcie_7x_v1_10_axi_basic_tx2default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v2default:default2
692default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
ª
synthesizing module '%s'638*oasys27
#pcie_7x_v1_10_axi_basic_tx_pipeline2default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v2default:default2
702default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
æ
%done synthesizing module '%s' (%s#%s)256*oasys27
#pcie_7x_v1_10_axi_basic_tx_pipeline2default:default2
402default:default2
12default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_pipeline.v2default:default2
702default:default8@Z8-256
¬
synthesizing module '%s'638*oasys28
$pcie_7x_v1_10_axi_basic_tx_thrtl_ctl2default:default2¢
‹/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v2default:default2
702default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter TBUF_AV_MIN bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter TBUF_AV_GAP bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter TBUF_GAP_TIME bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter TCFG_LATENCY_TIME bound to: 2'b10 
2default:default
`
%s*synth2Q
=	Parameter TCFG_GNT_PIPE_STAGES bound to: 3 - type: integer 
2default:default
M
%s*synth2>
*	Parameter LINKSTATE_L0 bound to: 3'b000 
2default:default
Q
%s*synth2B
.	Parameter LINKSTATE_PPM_L1 bound to: 3'b001 
2default:default
W
%s*synth2H
4	Parameter LINKSTATE_PPM_L1_TRANS bound to: 3'b101 
2default:default
Y
%s*synth2J
6	Parameter LINKSTATE_PPM_L23R_TRANS bound to: 3'b110 
2default:default
Q
%s*synth2B
.	Parameter PM_ENTER_L1 bound to: 8'b00100000 
2default:default
M
%s*synth2>
*	Parameter POWERSTATE_D0 bound to: 2'b00 
2default:default
P
%s*synth2A
-	Parameter IDLE bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter THROTTLE bound to: 1 - type: integer 
2default:default
ö
default block is never used226*oasys2¢
‹/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v2default:default2
5702default:default8@Z8-226
è
%done synthesizing module '%s' (%s#%s)256*oasys28
$pcie_7x_v1_10_axi_basic_tx_thrtl_ctl2default:default2
412default:default2
12default:default2¢
‹/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.v2default:default2
702default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2.
pcie_7x_v1_10_axi_basic_tx2default:default2
422default:default2
12default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_tx.v2default:default2
692default:default8@Z8-256
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2/
pcie_7x_v1_10_axi_basic_top2default:default2
432default:default2
12default:default2™
‚/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_axi_basic_top.v2default:default2
672default:default8@Z8-256

synthesizing module '%s'638*oasys2)
pcie_7x_v1_10_pcie_7x2default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v2default:default2
622default:default8@Z8-638
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -32768 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR1 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR2 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR3 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
2default:default
c
%s*synth2T
@	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
T
%s*synth2E
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
d
%s*synth2U
A	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
2default:default
[
%s*synth2L
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
K
%s*synth2<
(	Parameter INFER_EI bound to: 5'b00000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
l
%s*synth2]
I	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
2default:default
Y
%s*synth2J
6	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
Y
%s*synth2J
6	Parameter MSI_CAP_ON bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
I
%s*synth2:
&	Parameter RBAR_NUM bound to: 3'b000 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
K
%s*synth2<
(	Parameter RP_AUTO_SPD bound to: 2'b01 
2default:default
V
%s*synth2G
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter TRN_NP_FC bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_INV_REQ bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
 
synthesizing module '%s'638*oasys22
pcie_7x_v1_10_pcie_bram_top_7x2default:default2œ
…/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v2default:default2
712default:default8@Z8-638
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
\
%s*synth2M
9	Parameter TLM_TX_OVERHEAD bound to: 24 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter MPS_BYTES bound to: 512 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BYTES_TX bound to: 16080 - type: integer 
2default:default
S
%s*synth2D
0	Parameter ROWS_TX bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter COLS_TX bound to: 4 - type: integer 
2default:default
S
%s*synth2D
0	Parameter ROWS_RX bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter COLS_RX bound to: 4 - type: integer 
2default:default
š
synthesizing module '%s'638*oasys2/
pcie_7x_v1_10_pcie_brams_7x2default:default2™
‚/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v2default:default2
642default:default8@Z8-638
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
U
%s*synth2F
2	Parameter NUM_BRAMS bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
J
%s*synth2;
'	Parameter WIDTH bound to: 7'b0010010 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
˜
synthesizing module '%s'638*oasys2.
pcie_7x_v1_10_pcie_bram_7x2default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
J
%s*synth2;
'	Parameter WIDTH bound to: 7'b0010010 
2default:default
U
%s*synth2F
2	Parameter ADDR_MSB bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter ADDR_LO_BITS bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter D_MSB bound to: 15 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DP_LSB bound to: 16 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DP_MSB bound to: 17 - type: integer 
2default:default
O
%s*synth2@
,	Parameter DPW bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter WRITE_MODE bound to: NO_CHANGE - type: string 
2default:default
W
%s*synth2H
4	Parameter DEVICE bound to: 7SERIES - type: string 
2default:default
W
%s*synth2H
4	Parameter BRAM_SIZE bound to: 36Kb - type: string 
2default:default
T
%s*synth2E
1	Parameter WE_WIDTH bound to: 2 - type: integer 
2default:default
Ú
synthesizing module '%s'638*oasys2"
BRAM_TDP_MACRO2default:default2g
Q/opt/xilinx/vivado2014.1/Vivado/2014.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v2default:default2
282default:default8@Z8-638
W
%s*synth2H
4	Parameter BRAM_SIZE bound to: 36Kb - type: string 
2default:default
W
%s*synth2H
4	Parameter DEVICE bound to: 7SERIES - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
Q
%s*synth2B
.	Parameter READ_WIDTH_A bound to: 7'b0010010 
2default:default
Q
%s*synth2B
.	Parameter READ_WIDTH_B bound to: 7'b0010010 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
V
%s*synth2G
3	Parameter SIM_MODE bound to: FAST - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
R
%s*synth2C
/	Parameter WRITE_WIDTH_A bound to: 7'b0010010 
2default:default
R
%s*synth2C
/	Parameter WRITE_WIDTH_B bound to: 7'b0010010 
2default:default
V
%s*synth2G
3	Parameter WRITEA_P bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter WRITEB_P bound to: TRUE - type: string 
2default:default
U
%s*synth2F
2	Parameter READA_P bound to: TRUE - type: string 
2default:default
U
%s*synth2F
2	Parameter READB_P bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter valid_width_a bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter valid_width_b bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter rd_width_a bound to: 18 - type: integer 
2default:default
W
%s*synth2H
4	Parameter rd_width_b bound to: 18 - type: integer 
2default:default
W
%s*synth2H
4	Parameter wr_width_a bound to: 18 - type: integer 
2default:default
W
%s*synth2H
4	Parameter wr_width_b bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DIA_WIDTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DIB_WIDTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DOA_WIDTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DOB_WIDTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DIPA_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DIPB_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DOPA_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DOPB_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter WEA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter WEB_WIDTH bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter least_width_A bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter least_width_B bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter ADDRA_WIDTH bound to: 11 - type: integer 
2default:default
X
%s*synth2I
5	Parameter ADDRB_WIDTH bound to: 11 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MAX_ADDRA_SIZE bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MAX_ADDRB_SIZE bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DIA_SIZE bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DIB_SIZE bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DIPA_SIZE bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DIPB_SIZE bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DOA_SIZE bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DOB_SIZE bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DOPA_SIZE bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DOPB_SIZE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter MAX_WEA_SIZE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter MAX_WEB_SIZE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter fin_rd_widtha bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter fin_rd_widthb bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter fin_wr_widtha bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter fin_wr_widthb bound to: 18 - type: integer 
2default:default
^
%s*synth2O
;	Parameter sim_device_pm bound to: 7SERIES - type: string 
2default:default
Ê
synthesizing module '%s'638*oasys2
RAMB36E12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
333542default:default8@Z8-638
Z
%s*synth2K
7	Parameter EN_ECC_READ bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
a
%s*synth2R
>	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
2default:default
a
%s*synth2R
>	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 18 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_B bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
2default:default
†
%done synthesizing module '%s' (%s#%s)256*oasys2
RAMB36E12default:default2
442default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
333542default:default8@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys2"
BRAM_TDP_MACRO2default:default2
452default:default2
12default:default2g
Q/opt/xilinx/vivado2014.1/Vivado/2014.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v2default:default2
282default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2.
pcie_7x_v1_10_pcie_bram_7x2default:default2
462default:default2
12default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_7x.v2default:default2
622default:default8@Z8-256
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2/
pcie_7x_v1_10_pcie_brams_7x2default:default2
472default:default2
12default:default2™
‚/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_brams_7x.v2default:default2
642default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys22
pcie_7x_v1_10_pcie_bram_top_7x2default:default2
482default:default2
12default:default2œ
…/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_bram_top_7x.v2default:default2
712default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2
PCIE_2_12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
213832default:default8@Z8-638
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_EN bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter MSI_CAP_ON bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter TRN_NP_FC bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_INV_REQ bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000011 
2default:default
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
f
%s*synth2W
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
\
%s*synth2M
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
2default:default
_
%s*synth2P
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000100110 
2default:default
`
%s*synth2Q
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 
2default:default
K
%s*synth2<
(	Parameter RP_AUTO_SPD bound to: 2'b01 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000101000000000 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000100000000000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
2default:default
I
%s*synth2:
&	Parameter RBAR_NUM bound to: 3'b000 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -32768 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR1 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR2 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR3 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
K
%s*synth2<
(	Parameter INFER_EI bound to: 5'b00000 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
2default:default
V
%s*synth2G
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
2default:default
S
%s*synth2D
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
X
%s*synth2I
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
T
%s*synth2E
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b11111100 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
[
%s*synth2L
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
2default:default
Z
%s*synth2K
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
†
%done synthesizing module '%s' (%s#%s)256*oasys2
PCIE_2_12default:default2
492default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
213832default:default8@Z8-256
†
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2
TRNTD2default:default2
1282default:default2
PCIE_2_12default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v2default:default2
11442default:default8@Z8-689
…
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
TRNTREM2default:default2
22default:default2
PCIE_2_12default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v2default:default2
11452default:default8@Z8-689
†
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
642default:default2
TRNRD2default:default2
1282default:default2
PCIE_2_12default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v2default:default2
13602default:default8@Z8-689
…
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
TRNRREM2default:default2
22default:default2
PCIE_2_12default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v2default:default2
13612default:default8@Z8-689
É
%done synthesizing module '%s' (%s#%s)256*oasys2)
pcie_7x_v1_10_pcie_7x2default:default2
502default:default2
12default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_7x.v2default:default2
622default:default8@Z8-256
¤
synthesizing module '%s'638*oasys24
 pcie_7x_v1_10_pcie_pipe_pipeline2default:default2ž
‡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v2default:default2
622default:default8@Z8-638
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
2default:default
œ
synthesizing module '%s'638*oasys20
pcie_7x_v1_10_pcie_pipe_misc2default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v2default:default2
622default:default8@Z8-638
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
Ø
%done synthesizing module '%s' (%s#%s)256*oasys20
pcie_7x_v1_10_pcie_pipe_misc2default:default2
512default:default2
12default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_misc.v2default:default2
622default:default8@Z8-256
œ
synthesizing module '%s'638*oasys20
pcie_7x_v1_10_pcie_pipe_lane2default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v2default:default2
622default:default8@Z8-638
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
Ø
%done synthesizing module '%s' (%s#%s)256*oasys20
pcie_7x_v1_10_pcie_pipe_lane2default:default2
522default:default2
12default:default2š
ƒ/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_lane.v2default:default2
622default:default8@Z8-256
à
%done synthesizing module '%s' (%s#%s)256*oasys24
 pcie_7x_v1_10_pcie_pipe_pipeline2default:default2
532default:default2
12default:default2ž
‡/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_pipe_pipeline.v2default:default2
622default:default8@Z8-256
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2*
pcie_7x_v1_10_pcie_top2default:default2
542default:default2
12default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pcie_top.v2default:default2
612default:default8@Z8-256
‹
synthesizing module '%s'638*oasys2(
pcie_7x_v1_10_gt_top2default:default2‘
{/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v2default:default2
612default:default8@Z8-638
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b001000 
2default:default
X
%s*synth2I
5	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PCIE_OOBCLK_MODE_ENABLE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
2default:default
ª
synthesizing module '%s'638*oasys27
#pcie_7x_v1_10_gt_rx_valid_filter_7x2default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v2default:default2
612default:default8@Z8-638
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter EIOS_DET_IDL bound to: 5'b00001 
2default:default
S
%s*synth2D
0	Parameter EIOS_DET_NO_STR0 bound to: 5'b00010 
2default:default
P
%s*synth2A
-	Parameter EIOS_DET_STR0 bound to: 5'b00100 
2default:default
P
%s*synth2A
-	Parameter EIOS_DET_STR1 bound to: 5'b01000 
2default:default
P
%s*synth2A
-	Parameter EIOS_DET_DONE bound to: 5'b10000 
2default:default
N
%s*synth2?
+	Parameter EIOS_COM bound to: 8'b10111100 
2default:default
N
%s*synth2?
+	Parameter EIOS_IDL bound to: 8'b01111100 
2default:default
O
%s*synth2@
,	Parameter FTSOS_COM bound to: 8'b10111100 
2default:default
O
%s*synth2@
,	Parameter FTSOS_FTS bound to: 8'b00111100 
2default:default
P
%s*synth2A
-	Parameter USER_RXVLD_IDL bound to: 4'b0001 
2default:default
O
%s*synth2@
,	Parameter USER_RXVLD_EI bound to: 4'b0010 
2default:default
S
%s*synth2D
0	Parameter USER_RXVLD_EI_DB0 bound to: 4'b0100 
2default:default
S
%s*synth2D
0	Parameter USER_RXVLD_EI_DB1 bound to: 4'b1000 
2default:default
‡
-case statement is not full and has no default155*oasys2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v2default:default2
1892default:default8@Z8-155
æ
%done synthesizing module '%s' (%s#%s)256*oasys27
#pcie_7x_v1_10_gt_rx_valid_filter_7x2default:default2
552default:default2
12default:default2¡
Š/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_rx_valid_filter_7x.v2default:default2
612default:default8@Z8-256
™
synthesizing module '%s'638*oasys2.
pcie_7x_v1_10_pipe_wrapper2default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v2default:default2
1572default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
b
%s*synth2S
?	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
2default:default
^
%s*synth2O
;	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
2default:default
M
%s*synth2>
*	Parameter PCIE_LANE bound to: 6'b001000 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_JTAG_MODE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
K
%s*synth2<
(	Parameter TXEQ_FS bound to: 6'b101000 
2default:default
K
%s*synth2<
(	Parameter TXEQ_LF bound to: 6'b001111 
2default:default
a
%s*synth2R
>	Parameter GC_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
2default:default
²
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v2default:default2
3412default:default8@Z8-4472
²
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v2default:default2
3422default:default8@Z8-4472
“
synthesizing module '%s'638*oasys2,
pcie_7x_v1_10_pipe_reset2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
662default:default8@Z8-638
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter PCIE_LANE bound to: 6'b001000 
2default:default
P
%s*synth2A
-	Parameter CFG_WAIT_MAX bound to: 6'b111111 
2default:default
\
%s*synth2M
9	Parameter BYPASS_RXCDRLOCK bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter FSM_IDLE bound to: 5'b00000 
2default:default
O
%s*synth2@
,	Parameter FSM_CFG_WAIT bound to: 5'b00001 
2default:default
P
%s*synth2A
-	Parameter FSM_CPLLRESET bound to: 5'b00010 
2default:default
T
%s*synth2E
1	Parameter FSM_DRP_X16_START bound to: 5'b00011 
2default:default
S
%s*synth2D
0	Parameter FSM_DRP_X16_DONE bound to: 5'b00100 
2default:default
O
%s*synth2@
,	Parameter FSM_CPLLLOCK bound to: 5'b00101 
2default:default
J
%s*synth2;
'	Parameter FSM_DRP bound to: 5'b00110 
2default:default
N
%s*synth2?
+	Parameter FSM_GTRESET bound to: 5'b00111 
2default:default
W
%s*synth2H
4	Parameter FSM_RXPMARESETDONE_1 bound to: 5'b01000 
2default:default
W
%s*synth2H
4	Parameter FSM_RXPMARESETDONE_2 bound to: 5'b01001 
2default:default
T
%s*synth2E
1	Parameter FSM_DRP_X20_START bound to: 5'b01010 
2default:default
S
%s*synth2D
0	Parameter FSM_DRP_X20_DONE bound to: 5'b01011 
2default:default
P
%s*synth2A
-	Parameter FSM_MMCM_LOCK bound to: 5'b01100 
2default:default
P
%s*synth2A
-	Parameter FSM_RESETDONE bound to: 5'b01101 
2default:default
N
%s*synth2?
+	Parameter FSM_CPLL_PD bound to: 5'b01110 
2default:default
S
%s*synth2D
0	Parameter FSM_TXSYNC_START bound to: 5'b01111 
2default:default
R
%s*synth2C
/	Parameter FSM_TXSYNC_DONE bound to: 5'b10000 
2default:default
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1172default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1182default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1192default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1202default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1212default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1222default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1232default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1242default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1252default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1262default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1282default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1292default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1302default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1312default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1322default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1332default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1342default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1352default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1362default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1372default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1452default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1462default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1472default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
1482default:default8@Z8-4472
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2,
pcie_7x_v1_10_pipe_reset2default:default2
562default:default2
12default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_reset.v2default:default2
662default:default8@Z8-256
“
synthesizing module '%s'638*oasys2,
pcie_7x_v1_10_qpll_reset2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
652default:default8@Z8-638
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
2default:default
M
%s*synth2>
*	Parameter PCIE_LANE bound to: 6'b001000 
2default:default
^
%s*synth2O
;	Parameter BYPASS_COARSE_OVRD bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_IDLE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_WAIT_LOCK bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_MMCM_LOCK bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_START_NOM bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_DRP_DONE_NOM bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FSM_QPLLLOCK bound to: 6 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_START_OPT bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_DRP_DONE_OPT bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter FSM_QPLL_RESET bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter FSM_QPLLLOCK2 bound to: 10 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_QPLL_PDRESET bound to: 11 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FSM_QPLL_PD bound to: 12 - type: integer 
2default:default
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1002default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1012default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1022default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1032default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1042default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1052default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1062default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1082default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1092default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1102default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1112default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1122default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1132default:default8@Z8-4472
¯
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
1142default:default8@Z8-4472
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2,
pcie_7x_v1_10_qpll_reset2default:default2
572default:default2
12default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_reset.v2default:default2
652default:default8@Z8-256
‘
synthesizing module '%s'638*oasys2+
pcie_7x_v1_10_pipe_user2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
662default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter RXCDRLOCK_MAX bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter RXVALID_MAX bound to: 4'b1111 
2default:default
a
%s*synth2R
>	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
2default:default
H
%s*synth29
%	Parameter FSM_IDLE bound to: 2'b00 
2default:default
M
%s*synth2>
*	Parameter FSM_RESETOVRD bound to: 2'b01 
2default:default
N
%s*synth2?
+	Parameter FSM_RESET_INIT bound to: 2'b10 
2default:default
I
%s*synth2:
&	Parameter FSM_RESET bound to: 2'b11 
2default:default
e
%s*synth2V
B	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
2default:default
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1282default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1292default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1302default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1312default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1322default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1332default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1342default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1352default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1362default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1372default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1382default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1392default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1402default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1412default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1422default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1442default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1452default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1462default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1472default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1482default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1492default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1502default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1512default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1522default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1532default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1542default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1552default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1562default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1572default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
1582default:default8@Z8-4472
Í
%done synthesizing module '%s' (%s#%s)256*oasys2+
pcie_7x_v1_10_pipe_user2default:default2
582default:default2
12default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_user.v2default:default2
662default:default8@Z8-256
‘
synthesizing module '%s'638*oasys2+
pcie_7x_v1_10_pipe_rate2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
662default:default8@Z8-638
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
2default:default
Q
%s*synth2B
.	Parameter TXDATA_WAIT_MAX bound to: 4'b1111 
2default:default
T
%s*synth2E
1	Parameter FSM_IDLE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter FSM_PLL_PU bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter FSM_PLL_PURESET bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FSM_PLL_LOCK bound to: 3 - type: integer 
2default:default
b
%s*synth2S
?	Parameter FSM_DRP_X16_GEN3_START bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter FSM_DRP_X16_GEN3_DONE bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_PMARESET_HOLD bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter FSM_PLL_SEL bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_MMCM_LOCK bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_DRP_START bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_DRP_DONE bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter FSM_PMARESET_RELEASE bound to: 11 - type: integer 
2default:default
^
%s*synth2O
;	Parameter FSM_PMARESET_DONE bound to: 12 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_TXDATA_WAIT bound to: 13 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_PCLK_SEL bound to: 14 - type: integer 
2default:default
^
%s*synth2O
;	Parameter FSM_DRP_X16_START bound to: 15 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_X16_DONE bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_RATE_SEL bound to: 17 - type: integer 
2default:default
_
%s*synth2P
<	Parameter FSM_RXPMARESETDONE bound to: 18 - type: integer 
2default:default
^
%s*synth2O
;	Parameter FSM_DRP_X20_START bound to: 19 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_X20_DONE bound to: 20 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter FSM_RATE_DONE bound to: 21 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter FSM_RESETOVRD_START bound to: 22 - type: integer 
2default:default
_
%s*synth2P
<	Parameter FSM_RESETOVRD_DONE bound to: 23 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_PLL_PDRESET bound to: 24 - type: integer 
2default:default
W
%s*synth2H
4	Parameter FSM_PLL_PD bound to: 25 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_TXSYNC_START bound to: 26 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_TXSYNC_DONE bound to: 27 - type: integer 
2default:default
U
%s*synth2F
2	Parameter FSM_DONE bound to: 28 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_RXSYNC_START bound to: 29 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_RXSYNC_DONE bound to: 30 - type: integer 
2default:default
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1282default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1292default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1302default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1312default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1322default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1332default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1342default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1352default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1362default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1372default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1382default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1392default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1402default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1412default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1422default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1442default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1452default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1462default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1472default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1482default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1492default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1502default:default8@Z8-4472
®
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
1512default:default8@Z8-4472
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44722default:default2
1002default:defaultZ17-14
‰
found unpartitioned %s node3665*oasys2
	construct2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
4362default:default8@Z8-4512
Í
%done synthesizing module '%s' (%s#%s)256*oasys2+
pcie_7x_v1_10_pipe_rate2default:default2
592default:default2
12default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
662default:default8@Z8-256
‘
synthesizing module '%s'638*oasys2+
pcie_7x_v1_10_pipe_sync2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v2default:default2
712default:default8@Z8-638
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter PCIE_LANE bound to: 6'b001000 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter BYPASS_TXDELAY_ALIGN bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter BYPASS_RXDELAY_ALIGN bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter FSM_TXSYNC_IDLE bound to: 6'b000001 
2default:default
Q
%s*synth2B
.	Parameter FSM_MMCM_LOCK bound to: 6'b000010 
2default:default
T
%s*synth2E
1	Parameter FSM_TXSYNC_START bound to: 6'b000100 
2default:default
T
%s*synth2E
1	Parameter FSM_TXPHINITDONE bound to: 6'b001000 
2default:default
T
%s*synth2E
1	Parameter FSM_TXSYNC_DONE1 bound to: 6'b010000 
2default:default
T
%s*synth2E
1	Parameter FSM_TXSYNC_DONE2 bound to: 6'b100000 
2default:default
T
%s*synth2E
1	Parameter FSM_RXSYNC_IDLE bound to: 7'b0000001 
2default:default
R
%s*synth2C
/	Parameter FSM_RXCDRLOCK bound to: 7'b0000010 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_START bound to: 7'b0000100 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONE1 bound to: 7'b0001000 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONE2 bound to: 7'b0010000 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONES bound to: 7'b0100000 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONEM bound to: 7'b1000000 
2default:default
Ú
merging register '%s' into '%s'3619*oasys26
"rxsync_fsm_disable.rxsync_done_reg2default:default22
rxsync_fsm_disable.rxdlyen_reg2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v2default:default2
6122default:default8@Z8-4471
Í
%done synthesizing module '%s' (%s#%s)256*oasys2+
pcie_7x_v1_10_pipe_sync2default:default2
602default:default2
12default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_sync.v2default:default2
712default:default8@Z8-256

synthesizing module '%s'638*oasys2*
pcie_7x_v1_10_pipe_drp2default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v2default:default2
662default:default8@Z8-638
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
b
%s*synth2S
?	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
2default:default
L
%s*synth2=
)	Parameter LOAD_CNT_MAX bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter INDEX_MAX bound to: 5'b10101 
2default:default
Y
%s*synth2J
6	Parameter ADDR_PCS_RSVD_ATTR bound to: 9'b001101111 
2default:default
U
%s*synth2F
2	Parameter ADDR_TXOUT_DIV bound to: 9'b010001000 
2default:default
U
%s*synth2F
2	Parameter ADDR_RXOUT_DIV bound to: 9'b010001000 
2default:default
Y
%s*synth2J
6	Parameter ADDR_TX_DATA_WIDTH bound to: 9'b001101011 
2default:default
\
%s*synth2M
9	Parameter ADDR_TX_INT_DATAWIDTH bound to: 9'b001101011 
2default:default
Y
%s*synth2J
6	Parameter ADDR_RX_DATA_WIDTH bound to: 9'b000010001 
2default:default
\
%s*synth2M
9	Parameter ADDR_RX_INT_DATAWIDTH bound to: 9'b000010001 
2default:default
T
%s*synth2E
1	Parameter ADDR_TXBUF_EN bound to: 9'b000011100 
2default:default
T
%s*synth2E
1	Parameter ADDR_RXBUF_EN bound to: 9'b010011101 
2default:default
W
%s*synth2H
4	Parameter ADDR_TX_XCLK_SEL bound to: 9'b001011001 
2default:default
W
%s*synth2H
4	Parameter ADDR_RX_XCLK_SEL bound to: 9'b001011001 
2default:default
[
%s*synth2L
8	Parameter ADDR_CLK_CORRECT_USE bound to: 9'b001000100 
2default:default
Y
%s*synth2J
6	Parameter ADDR_TX_DRIVE_MODE bound to: 9'b000011001 
2default:default
W
%s*synth2H
4	Parameter ADDR_RXCDR_EIDLE bound to: 9'b010100111 
2default:default
\
%s*synth2M
9	Parameter ADDR_RX_DFE_LPM_EIDLE bound to: 9'b000011110 
2default:default
U
%s*synth2F
2	Parameter ADDR_PMA_RSV_A bound to: 9'b010011001 
2default:default
U
%s*synth2F
2	Parameter ADDR_PMA_RSV_B bound to: 9'b010011010 
2default:default
W
%s*synth2H
4	Parameter ADDR_RXCDR_CFG_A bound to: 9'b010101000 
2default:default
W
%s*synth2H
4	Parameter ADDR_RXCDR_CFG_B bound to: 9'b010101001 
2default:default
W
%s*synth2H
4	Parameter ADDR_RXCDR_CFG_C bound to: 9'b010101010 
2default:default
W
%s*synth2H
4	Parameter ADDR_RXCDR_CFG_D bound to: 9'b010101011 
2default:default
W
%s*synth2H
4	Parameter ADDR_RXCDR_CFG_E bound to: 9'b010101100 
2default:default
W
%s*synth2H
4	Parameter ADDR_RXCDR_CFG_F bound to: 9'b010101101 
2default:default
a
%s*synth2R
>	Parameter MASK_PCS_RSVD_ATTR bound to: 16'b1111111111111001 
2default:default
]
%s*synth2N
:	Parameter MASK_TXOUT_DIV bound to: 16'b1111111110001111 
2default:default
]
%s*synth2N
:	Parameter MASK_RXOUT_DIV bound to: 16'b1111111111111000 
2default:default
a
%s*synth2R
>	Parameter MASK_TX_DATA_WIDTH bound to: 16'b1111111111111000 
2default:default
d
%s*synth2U
A	Parameter MASK_TX_INT_DATAWIDTH bound to: 16'b1111111111101111 
2default:default
a
%s*synth2R
>	Parameter MASK_RX_DATA_WIDTH bound to: 16'b1100011111111111 
2default:default
h
%s*synth2Y
E	Parameter MASK_X16X20_RX_DATA_WIDTH bound to: 16'b1111011111111111 
2default:default
d
%s*synth2U
A	Parameter MASK_RX_INT_DATAWIDTH bound to: 16'b1011111111111111 
2default:default
\
%s*synth2M
9	Parameter MASK_TXBUF_EN bound to: 16'b1011111111111111 
2default:default
\
%s*synth2M
9	Parameter MASK_RXBUF_EN bound to: 16'b1111111111111101 
2default:default
_
%s*synth2P
<	Parameter MASK_TX_XCLK_SEL bound to: 16'b1111111101111111 
2default:default
_
%s*synth2P
<	Parameter MASK_RX_XCLK_SEL bound to: 16'b1111111110111111 
2default:default
c
%s*synth2T
@	Parameter MASK_CLK_CORRECT_USE bound to: 16'b1011111111111111 
2default:default
a
%s*synth2R
>	Parameter MASK_TX_DRIVE_MODE bound to: 16'b1111111111100000 
2default:default
_
%s*synth2P
<	Parameter MASK_RXCDR_EIDLE bound to: 16'b1111011111111111 
2default:default
d
%s*synth2U
A	Parameter MASK_RX_DFE_LPM_EIDLE bound to: 16'b1011111111111111 
2default:default
]
%s*synth2N
:	Parameter MASK_PMA_RSV_A bound to: 16'b0000000000000000 
2default:default
]
%s*synth2N
:	Parameter MASK_PMA_RSV_B bound to: 16'b0000000000000000 
2default:default
_
%s*synth2P
<	Parameter MASK_RXCDR_CFG_A bound to: 16'b0000000000000000 
2default:default
_
%s*synth2P
<	Parameter MASK_RXCDR_CFG_B bound to: 16'b0000000000000000 
2default:default
_
%s*synth2P
<	Parameter MASK_RXCDR_CFG_C bound to: 16'b0000000000000000 
2default:default
_
%s*synth2P
<	Parameter MASK_RXCDR_CFG_D bound to: 16'b0000000000000000 
2default:default
c
%s*synth2T
@	Parameter MASK_RXCDR_CFG_E_GTX bound to: 16'b1111111100000000 
2default:default
c
%s*synth2T
@	Parameter MASK_RXCDR_CFG_E_GTH bound to: 16'b0000000000000000 
2default:default
c
%s*synth2T
@	Parameter MASK_RXCDR_CFG_F_GTX bound to: 16'b1111111111111111 
2default:default
c
%s*synth2T
@	Parameter MASK_RXCDR_CFG_F_GTH bound to: 16'b1111111111111000 
2default:default
^
%s*synth2O
;	Parameter GEN12_TXOUT_DIV bound to: 16'b0000000000010000 
2default:default
^
%s*synth2O
;	Parameter GEN12_RXOUT_DIV bound to: 16'b0000000000000001 
2default:default
b
%s*synth2S
?	Parameter GEN12_TX_DATA_WIDTH bound to: 16'b0000000000000011 
2default:default
e
%s*synth2V
B	Parameter GEN12_TX_INT_DATAWIDTH bound to: 16'b0000000000000000 
2default:default
b
%s*synth2S
?	Parameter GEN12_RX_DATA_WIDTH bound to: 16'b0001100000000000 
2default:default
e
%s*synth2V
B	Parameter GEN12_RX_INT_DATAWIDTH bound to: 16'b0000000000000000 
2default:default
]
%s*synth2N
:	Parameter GEN12_TXBUF_EN bound to: 16'b0100000000000000 
2default:default
]
%s*synth2N
:	Parameter GEN12_RXBUF_EN bound to: 16'b0000000000000010 
2default:default
`
%s*synth2Q
=	Parameter GEN12_TX_XCLK_SEL bound to: 16'b0000000000000000 
2default:default
`
%s*synth2Q
=	Parameter GEN12_RX_XCLK_SEL bound to: 16'b0000000000000000 
2default:default
d
%s*synth2U
A	Parameter GEN12_CLK_CORRECT_USE bound to: 16'b0100000000000000 
2default:default
b
%s*synth2S
?	Parameter GEN12_TX_DRIVE_MODE bound to: 16'b0000000000000001 
2default:default
`
%s*synth2Q
=	Parameter GEN12_RXCDR_EIDLE bound to: 16'b0000100000000000 
2default:default
e
%s*synth2V
B	Parameter GEN12_RX_DFE_LPM_EIDLE bound to: 16'b0100000000000000 
2default:default
b
%s*synth2S
?	Parameter GEN12_PMA_RSV_A_GTX bound to: 16'b1000010010000000 
2default:default
b
%s*synth2S
?	Parameter GEN12_PMA_RSV_B_GTX bound to: 16'b0000000000000001 
2default:default
b
%s*synth2S
?	Parameter GEN12_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
2default:default
b
%s*synth2S
?	Parameter GEN12_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_A_GTX bound to: 16'b0000000000100000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_B_GTX bound to: 16'b0001000000100000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_C_GTX bound to: 16'b0010001111111111 
2default:default
f
%s*synth2W
C	Parameter GEN12_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
2default:default
f
%s*synth2W
C	Parameter GEN12_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_E_GTX bound to: 16'b0000000000000011 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
2default:default
f
%s*synth2W
C	Parameter GEN12_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
2default:default
f
%s*synth2W
C	Parameter GEN12_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_B_GTH bound to: 16'b1100001000001000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_C_GTH bound to: 16'b0010000000000000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_E_GTH bound to: 16'b0000000000100000 
2default:default
d
%s*synth2U
A	Parameter GEN12_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
2default:default
]
%s*synth2N
:	Parameter GEN3_TXOUT_DIV bound to: 16'b0000000000000000 
2default:default
]
%s*synth2N
:	Parameter GEN3_RXOUT_DIV bound to: 16'b0000000000000000 
2default:default
a
%s*synth2R
>	Parameter GEN3_TX_DATA_WIDTH bound to: 16'b0000000000000100 
2default:default
d
%s*synth2U
A	Parameter GEN3_TX_INT_DATAWIDTH bound to: 16'b0000000000010000 
2default:default
a
%s*synth2R
>	Parameter GEN3_RX_DATA_WIDTH bound to: 16'b0010000000000000 
2default:default
d
%s*synth2U
A	Parameter GEN3_RX_INT_DATAWIDTH bound to: 16'b0100000000000000 
2default:default
\
%s*synth2M
9	Parameter GEN3_TXBUF_EN bound to: 16'b0000000000000000 
2default:default
\
%s*synth2M
9	Parameter GEN3_RXBUF_EN bound to: 16'b0000000000000000 
2default:default
_
%s*synth2P
<	Parameter GEN3_TX_XCLK_SEL bound to: 16'b0000000010000000 
2default:default
_
%s*synth2P
<	Parameter GEN3_RX_XCLK_SEL bound to: 16'b0000000001000000 
2default:default
c
%s*synth2T
@	Parameter GEN3_CLK_CORRECT_USE bound to: 16'b0000000000000000 
2default:default
a
%s*synth2R
>	Parameter GEN3_TX_DRIVE_MODE bound to: 16'b0000000000000010 
2default:default
_
%s*synth2P
<	Parameter GEN3_RXCDR_EIDLE bound to: 16'b0000000000000000 
2default:default
d
%s*synth2U
A	Parameter GEN3_RX_DFE_LPM_EIDLE bound to: 16'b0000000000000000 
2default:default
a
%s*synth2R
>	Parameter GEN3_PMA_RSV_A_GTX bound to: 16'b0111000010000000 
2default:default
a
%s*synth2R
>	Parameter GEN3_PMA_RSV_B_GTX bound to: 16'b0000000000011110 
2default:default
a
%s*synth2R
>	Parameter GEN3_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
2default:default
a
%s*synth2R
>	Parameter GEN3_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_A_GTX bound to: 16'b0000000010000000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_B_GTX bound to: 16'b0001000000010000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_C_GTX bound to: 16'b0000101111111111 
2default:default
e
%s*synth2V
B	Parameter GEN3_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
2default:default
e
%s*synth2V
B	Parameter GEN3_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_E_GTX bound to: 16'b0000000000001011 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
2default:default
e
%s*synth2V
B	Parameter GEN3_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
2default:default
e
%s*synth2V
B	Parameter GEN3_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_B_GTH bound to: 16'b1100100001001000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_C_GTH bound to: 16'b0001000000000000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
2default:default
g
%s*synth2X
D	Parameter GEN3_RXCDR_CFG_D_GTH_AUX bound to: 16'b0000111111111110 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_E_GTH bound to: 16'b0000000000010000 
2default:default
c
%s*synth2T
@	Parameter GEN3_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
2default:default
g
%s*synth2X
D	Parameter GEN3_RXCDR_CFG_F_GTH_AUX bound to: 16'b0000000000000010 
2default:default
e
%s*synth2V
B	Parameter GEN123_PCS_RSVD_ATTR_A bound to: 16'b0000000000000000 
2default:default
h
%s*synth2Y
E	Parameter GEN123_PCS_RSVD_ATTR_M_TX bound to: 16'b0000000000000010 
2default:default
h
%s*synth2Y
E	Parameter GEN123_PCS_RSVD_ATTR_M_RX bound to: 16'b0000000000000100 
2default:default
_
%s*synth2P
<	Parameter X16_RX_DATAWIDTH bound to: 16'b0000000000000000 
2default:default
_
%s*synth2P
<	Parameter X20_RX_DATAWIDTH bound to: 16'b0000100000000000 
2default:default
T
%s*synth2E
1	Parameter FSM_IDLE bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_LOAD bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_READ bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_RRDY bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter FSM_WRITE bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_WRDY bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_DONE bound to: 6 - type: integer 
2default:default
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2*
pcie_7x_v1_10_pipe_drp2default:default2
612default:default2
12default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_drp.v2default:default2
662default:default8@Z8-256

synthesizing module '%s'638*oasys2)
pcie_7x_v1_10_pipe_eq2default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v2default:default2
662default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter FSM_TXEQ_IDLE bound to: 6'b000001 
2default:default
S
%s*synth2D
0	Parameter FSM_TXEQ_PRESET bound to: 6'b000010 
2default:default
T
%s*synth2E
1	Parameter FSM_TXEQ_TXCOEFF bound to: 6'b000100 
2default:default
R
%s*synth2C
/	Parameter FSM_TXEQ_REMAP bound to: 6'b001000 
2default:default
R
%s*synth2C
/	Parameter FSM_TXEQ_QUERY bound to: 6'b010000 
2default:default
Q
%s*synth2B
.	Parameter FSM_TXEQ_DONE bound to: 6'b100000 
2default:default
Q
%s*synth2B
.	Parameter FSM_RXEQ_IDLE bound to: 6'b000001 
2default:default
S
%s*synth2D
0	Parameter FSM_RXEQ_PRESET bound to: 6'b000010 
2default:default
T
%s*synth2E
1	Parameter FSM_RXEQ_TXCOEFF bound to: 6'b000100 
2default:default
O
%s*synth2@
,	Parameter FSM_RXEQ_LF bound to: 6'b001000 
2default:default
\
%s*synth2M
9	Parameter FSM_RXEQ_NEW_TXCOEFF_REQ bound to: 6'b010000 
2default:default
Q
%s*synth2B
.	Parameter FSM_RXEQ_DONE bound to: 6'b100000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_00 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_01 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_01 bound to: 7'b1000100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_01 bound to: 6'b001101 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_02 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_03 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_04 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_05 bound to: 6'b001000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_06 bound to: 6'b001010 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_07 bound to: 6'b001000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_08 bound to: 6'b001010 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_09 bound to: 6'b001101 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_10 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_10 bound to: 7'b0111000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_10 bound to: 6'b011001 
2default:default
‘
synthesizing module '%s'638*oasys2+
pcie_7x_v1_10_rxeq_scan2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v2default:default2
652default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
2default:default
h
%s*synth2Y
E	Parameter CONVERGE_MAX_BYPASS bound to: 22'b0111111100101000000101 
2default:default
J
%s*synth2;
'	Parameter FSM_IDLE bound to: 4'b0001 
2default:default
L
%s*synth2=
)	Parameter FSM_PRESET bound to: 4'b0010 
2default:default
N
%s*synth2?
+	Parameter FSM_CONVERGE bound to: 4'b0100 
2default:default
U
%s*synth2F
2	Parameter FSM_NEW_TXCOEFF_REQ bound to: 4'b1000 
2default:default
e
%s*synth2V
B	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
2default:default
l
%s*synth2]
I	Parameter converge_max_bypass_cnt bound to: 22'b0111111100101000000101 
2default:default
Í
%done synthesizing module '%s' (%s#%s)256*oasys2+
pcie_7x_v1_10_rxeq_scan2default:default2
622default:default2
12default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_rxeq_scan.v2default:default2
652default:default8@Z8-256
æ
default block is never used226*oasys2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v2default:default2
4002default:default8@Z8-226
É
%done synthesizing module '%s' (%s#%s)256*oasys2)
pcie_7x_v1_10_pipe_eq2default:default2
632default:default2
12default:default2’
|/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_eq.v2default:default2
662default:default8@Z8-256

synthesizing module '%s'638*oasys2*
pcie_7x_v1_10_qpll_drp2default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v2default:default2
662default:default8@Z8-638
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
L
%s*synth2=
)	Parameter LOAD_CNT_MAX bound to: 2'b11 
2default:default
J
%s*synth2;
'	Parameter INDEX_MAX bound to: 3'b110 
2default:default
U
%s*synth2F
2	Parameter ADDR_QPLL_FBDIV bound to: 8'b00110110 
2default:default
S
%s*synth2D
0	Parameter ADDR_QPLL_CFG bound to: 8'b00110010 
2default:default
S
%s*synth2D
0	Parameter ADDR_QPLL_LPF bound to: 8'b00110001 
2default:default
R
%s*synth2C
/	Parameter ADDR_CRSCODE bound to: 8'b10001000 
2default:default
`
%s*synth2Q
=	Parameter ADDR_QPLL_COARSE_FREQ_OVRD bound to: 8'b00110101 
2default:default
c
%s*synth2T
@	Parameter ADDR_QPLL_COARSE_FREQ_OVRD_EN bound to: 8'b00110110 
2default:default
X
%s*synth2I
5	Parameter ADDR_QPLL_LOCK_CFG bound to: 8'b00110100 
2default:default
^
%s*synth2O
;	Parameter MASK_QPLL_FBDIV bound to: 16'b1111110000000000 
2default:default
\
%s*synth2M
9	Parameter MASK_QPLL_CFG bound to: 16'b1111111110111111 
2default:default
\
%s*synth2M
9	Parameter MASK_QPLL_LPF bound to: 16'b1000011111111111 
2default:default
i
%s*synth2Z
F	Parameter MASK_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000001111111111 
2default:default
l
%s*synth2]
I	Parameter MASK_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b1111011111111111 
2default:default
a
%s*synth2R
>	Parameter MASK_QPLL_LOCK_CFG bound to: 16'b1110011111111111 
2default:default
i
%s*synth2Z
F	Parameter NORM_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
2default:default
l
%s*synth2]
I	Parameter NORM_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000000000000000 
2default:default
a
%s*synth2R
>	Parameter NORM_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
2default:default
i
%s*synth2Z
F	Parameter OVRD_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
2default:default
l
%s*synth2]
I	Parameter OVRD_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000100000000000 
2default:default
a
%s*synth2R
>	Parameter OVRD_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
2default:default
Y
%s*synth2J
6	Parameter QPLL_FBDIV bound to: 16'b0000000100100000 
2default:default
_
%s*synth2P
<	Parameter GEN12_QPLL_FBDIV bound to: 16'b0000000101110000 
2default:default
^
%s*synth2O
;	Parameter GEN3_QPLL_FBDIV bound to: 16'b0000000100100000 
2default:default
]
%s*synth2N
:	Parameter GEN12_QPLL_CFG bound to: 16'b0000000001000000 
2default:default
\
%s*synth2M
9	Parameter GEN3_QPLL_CFG bound to: 16'b0000000001000000 
2default:default
]
%s*synth2N
:	Parameter GEN12_QPLL_LPF bound to: 16'b0110100000000000 
2default:default
\
%s*synth2M
9	Parameter GEN3_QPLL_LPF bound to: 16'b0110100000000000 
2default:default
O
%s*synth2@
,	Parameter FSM_IDLE bound to: 9'b000000001 
2default:default
O
%s*synth2@
,	Parameter FSM_LOAD bound to: 9'b000000010 
2default:default
O
%s*synth2@
,	Parameter FSM_READ bound to: 9'b000000100 
2default:default
O
%s*synth2@
,	Parameter FSM_RRDY bound to: 9'b000001000 
2default:default
P
%s*synth2A
-	Parameter FSM_WRITE bound to: 9'b000010000 
2default:default
O
%s*synth2@
,	Parameter FSM_WRDY bound to: 9'b000100000 
2default:default
O
%s*synth2@
,	Parameter FSM_DONE bound to: 9'b001000000 
2default:default
T
%s*synth2E
1	Parameter FSM_QPLLRESET bound to: 9'b010000000 
2default:default
S
%s*synth2D
0	Parameter FSM_QPLLLOCK bound to: 9'b100000000 
2default:default
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2*
pcie_7x_v1_10_qpll_drp2default:default2
642default:default2
12default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_drp.v2default:default2
662default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2.
pcie_7x_v1_10_qpll_wrapper2default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v2default:default2
662default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter QPLL_FBDIV bound to: 10'b0100100000 
2default:default
O
%s*synth2@
,	Parameter GTP_QPLL_FBDIV bound to: 3'b101 
2default:default
‡
%s*synth2x
d	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
2default:default
Í
synthesizing module '%s'638*oasys2 
GTXE2_COMMON2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
87692default:default8@Z8-638
`
%s*synth2Q
=	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 3.0 - type: string 
2default:default
Q
%s*synth2B
.	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
2default:default
W
%s*synth2H
4	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
2default:default
\
%s*synth2M
9	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
2default:default
d
%s*synth2U
A	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
2default:default
b
%s*synth2S
?	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
2default:default
S
%s*synth2D
0	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
2default:default
V
%s*synth2G
3	Parameter COMMON_CFG bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
2default:default
J
%s*synth2;
'	Parameter QPLL_LPF bound to: 4'b1101 
2default:default
Y
%s*synth2J
6	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
2default:default
‡
%s*synth2x
d	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
2default:default
P
%s*synth2A
-	Parameter QPLL_CP bound to: 10'b0000011111 
2default:default
S
%s*synth2D
0	Parameter QPLL_FBDIV bound to: 10'b0100100000 
2default:default
[
%s*synth2L
8	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
2default:default
‰
%done synthesizing module '%s' (%s#%s)256*oasys2 
GTXE2_COMMON2default:default2
652default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
87692default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2.
pcie_7x_v1_10_qpll_wrapper2default:default2
662default:default2
12default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_qpll_wrapper.v2default:default2
662default:default8@Z8-256
“
synthesizing module '%s'638*oasys2,
pcie_7x_v1_10_gt_wrapper2default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v2default:default2
662default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
2default:default
^
%s*synth2O
;	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
2default:default
M
%s*synth2>
*	Parameter PCIE_LANE bound to: 6'b001000 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CPLL_FBDIV bound to: 5 - type: integer 
2default:default
S
%s*synth2D
0	Parameter OUT_DIV bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CLK25_DIV bound to: 4 - type: integer 
2default:default
H
%s*synth29
%	Parameter CLKMUX_PD bound to: 1'b1 
2default:default
_
%s*synth2P
<	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
2default:default
Z
%s*synth2K
7	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
2default:default
\
%s*synth2M
9	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
2default:default
P
%s*synth2A
-	Parameter TX_RXDETECT_REF bound to: 3'b011 
2default:default
I
%s*synth2:
&	Parameter OOBCLK_SEL bound to: 1'b1 
2default:default
]
%s*synth2N
:	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 
2default:default
|
%s*synth2m
Y	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
2default:default
•
%s*synth2…
q	Parameter RXCDR_CFG_GTX bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
2default:default
 
%s*synth2
|	Parameter RXCDR_CFG_GTH bound to: 83'b00000000000001000000000011111111110001000000000000011000010000010000000000000011000 
2default:default
 
%s*synth2
|	Parameter RXCDR_CFG_GTP bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
2default:default
J
%s*synth2;
'	Parameter TXSYNC_OVRD bound to: 1'b1 
2default:default
J
%s*synth2;
'	Parameter RXSYNC_OVRD bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter TXSYNC_MULTILANE bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter RXSYNC_MULTILANE bound to: 1'b1 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
2default:default
Î
synthesizing module '%s'638*oasys2!
GTXE2_CHANNEL2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
80962default:default8@Z8-638
a
%s*synth2R
>	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
2default:default
b
%s*synth2S
?	Parameter CHAN_BOND_KEEP_ALIGN bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter CHAN_BOND_SEQ_2_USE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
2default:default
V
%s*synth2G
3	Parameter RXBUF_EN bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RXSLIDE_MODE bound to: PMA - type: string 
2default:default
c
%s*synth2T
@	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
2default:default
b
%s*synth2S
?	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
2default:default
a
%s*synth2R
>	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 3.0 - type: string 
2default:default
W
%s*synth2H
4	Parameter TXBUF_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
2default:default
d
%s*synth2U
A	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
2default:default
Y
%s*synth2J
6	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
2default:default
V
%s*synth2G
3	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
2default:default
K
%s*synth2<
(	Parameter RX_CLKMUX_PD bound to: 1'b1 
2default:default
[
%s*synth2L
8	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter TERM_RCAL_OVRD bound to: 1'b0 
2default:default
K
%s*synth2<
(	Parameter TX_CLKMUX_PD bound to: 1'b1 
2default:default
P
%s*synth2A
-	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
2default:default
J
%s*synth2;
'	Parameter UCODEER_CLR bound to: 1'b0 
2default:default
W
%s*synth2H
4	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
2default:default
W
%s*synth2H
4	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
2default:default
Y
%s*synth2J
6	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
2default:default
`
%s*synth2Q
=	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
2default:default
V
%s*synth2G
3	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
2default:default
W
%s*synth2H
4	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
2default:default
Y
%s*synth2J
6	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
2default:default
Z
%s*synth2K
7	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
2default:default
U
%s*synth2F
2	Parameter RX_OS_CFG bound to: 13'b0000010000000 
2default:default
Y
%s*synth2J
6	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
2default:default
Y
%s*synth2J
6	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
2default:default
\
%s*synth2M
9	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
2default:default
\
%s*synth2M
9	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
2default:default
W
%s*synth2H
4	Parameter PMA_RSV2 bound to: 16'b0010000001110000 
2default:default
X
%s*synth2I
5	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
2default:default
\
%s*synth2M
9	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
2default:default
]
%s*synth2N
:	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
2default:default
X
%s*synth2I
5	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
2default:default
\
%s*synth2M
9	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
2default:default
W
%s*synth2H
4	Parameter TXPH_CFG bound to: 16'b0000011110000000 
2default:default
]
%s*synth2N
:	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
2default:default
]
%s*synth2N
:	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
2default:default
Q
%s*synth2B
.	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
2default:default
H
%s*synth29
%	Parameter PMA_RSV3 bound to: 2'b00 
2default:default
I
%s*synth2:
&	Parameter RX_CM_SEL bound to: 2'b11 
2default:default
e
%s*synth2V
B	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
2default:default
_
%s*synth2P
<	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
2default:default
d
%s*synth2U
A	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
2default:default
c
%s*synth2T
@	Parameter DMONITOR_CFG bound to: 24'b000000000000101100000001 
2default:default
b
%s*synth2S
?	Parameter RXPHDLY_CFG bound to: 24'b000000000100000000100000 
2default:default
_
%s*synth2P
<	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
2default:default
b
%s*synth2S
?	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
2default:default
M
%s*synth2>
*	Parameter GEARBOX_MODE bound to: 3'b000 
2default:default
K
%s*synth2<
(	Parameter RX_CM_TRIM bound to: 3'b010 
2default:default
O
%s*synth2@
,	Parameter SATA_BURST_VAL bound to: 3'b100 
2default:default
O
%s*synth2@
,	Parameter SATA_EIDLE_VAL bound to: 3'b100 
2default:default
S
%s*synth2D
0	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
2default:default
a
%s*synth2R
>	Parameter TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
2default:default
P
%s*synth2A
-	Parameter TX_RXDETECT_REF bound to: 3'b011 
2default:default
W
%s*synth2H
4	Parameter PMA_RSV bound to: 99456 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PMA_RSV4 bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter RX_DFE_KL_CFG2 bound to: 848353388 - type: integer 
2default:default
S
%s*synth2D
0	Parameter TST_RSV bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
2default:default
X
%s*synth2I
5	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
2default:default
V
%s*synth2G
3	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
2default:default
V
%s*synth2G
3	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b0000 
2default:default
W
%s*synth2H
4	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
2default:default
U
%s*synth2F
2	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
2default:default
T
%s*synth2E
1	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
2default:default
T
%s*synth2E
1	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
2default:default
T
%s*synth2E
1	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
2default:default
|
%s*synth2m
Y	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
2default:default
N
%s*synth2?
+	Parameter ES_PRESCALE bound to: 5'b00000 
2default:default
R
%s*synth2C
/	Parameter RXBUFRESET_TIME bound to: 5'b00001 
2default:default
V
%s*synth2G
3	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
2default:default
T
%s*synth2E
1	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
2default:default
T
%s*synth2E
1	Parameter RXISCANRESET_TIME bound to: 5'b00001 
2default:default
R
%s*synth2C
/	Parameter RXPCSRESET_TIME bound to: 5'b00001 
2default:default
S
%s*synth2D
0	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
2default:default
R
%s*synth2C
/	Parameter RXPMARESET_TIME bound to: 5'b00011 
2default:default
P
%s*synth2A
-	Parameter TERM_RCAL_CFG bound to: 5'b10000 
2default:default
R
%s*synth2C
/	Parameter TXPCSRESET_TIME bound to: 5'b00001 
2default:default
S
%s*synth2D
0	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
2default:default
R
%s*synth2C
/	Parameter TXPMARESET_TIME bound to: 5'b00011 
2default:default
M
%s*synth2>
*	Parameter TX_DEEMPH0 bound to: 5'b10100 
2default:default
M
%s*synth2>
*	Parameter TX_DEEMPH1 bound to: 5'b01011 
2default:default
N
%s*synth2?
+	Parameter ES_CONTROL bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
2default:default
Q
%s*synth2B
.	Parameter RX_BUFFER_CFG bound to: 6'b000000 
2default:default
N
%s*synth2?
+	Parameter RX_DDI_SEL bound to: 6'b000000 
2default:default
W
%s*synth2H
4	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
2default:default
N
%s*synth2?
+	Parameter RXOOB_CFG bound to: 7'b0000110 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
2default:default
‘
%s*synth2
m	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
2default:default
œ
%s*synth2Œ
x	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
œ
%s*synth2Œ
x	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default

%s*synth2
y	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00001001 
2default:default
Y
%s*synth2J
6	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
2default:default
U
%s*synth2F
2	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
2default:default
U
%s*synth2F
2	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
2default:default
Q
%s*synth2B
.	Parameter RXDLY_LCFG bound to: 9'b000110000 
2default:default
Q
%s*synth2B
.	Parameter TXDLY_LCFG bound to: 9'b000110000 
2default:default
[
%s*synth2L
8	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
2default:default
[
%s*synth2L
8	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
2default:default
[
%s*synth2L
8	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0001001010 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0001001010 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0001001010 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0110111100 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0001000101 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0001000101 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0001000101 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0110111100 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
2default:default
S
%s*synth2D
0	Parameter ES_PMA_CFG bound to: 10'b0000000000 
2default:default
\
%s*synth2M
9	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CHAN_BOND_SEQ_LEN bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CPLL_FBDIV bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
2default:default
_
%s*synth2P
<	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter RXOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter SAS_MAX_COM bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter SAS_MIN_COM bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TXOUT_DIV bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
2default:default
\
%s*synth2M
9	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
2default:default
Š
%done synthesizing module '%s' (%s#%s)256*oasys2!
GTXE2_CHANNEL2default:default2
672default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
80962default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2,
pcie_7x_v1_10_gt_wrapper2default:default2
682default:default2
12default:default2•
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_wrapper.v2default:default2
662default:default8@Z8-256
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pcie_7x_v1_10_pipe_wrapper2default:default2
692default:default2
12default:default2˜
/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_wrapper.v2default:default2
1572default:default8@Z8-256
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2(
pcie_7x_v1_10_gt_top2default:default2
702default:default2
12default:default2‘
{/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_gt_top.v2default:default2
612default:default8@Z8-256
¹
%done synthesizing module '%s' (%s#%s)256*oasys2!
pcie_7x_v1_102default:default2
712default:default2
12default:default2Š
t/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v2default:default2
632default:default8@Z8-256

Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2#
pcie_7x_v1_10_i2default:default2!
pcie_7x_v1_102default:default2
1682default:default2
1652default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v2default:default2
2842default:default8@Z8-350
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2*
xilinx_v7_pcie_wrapper2default:default2
722default:default2
12default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v2default:default2
82default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
34622default:default8@Z8-4446
è
synthesizing module '%s'638*oasys2:
&mkSceMiUInt32Parameter__parameterized42default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-638
M
%s*synth2>
*	Parameter n bound to: 2 - type: integer 
2default:default
¤
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mkSceMiUInt32Parameter__parameterized42default:default2
722default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
34652default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
35232default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
35262default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
35872default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
35912default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
35952default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
35992default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
36032default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
36072default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
36112default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
36152default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
36192default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
36232default:default8@Z8-4446
Å
synthesizing module '%s'638*oasys2*
FIFO2__parameterized122default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-638
R
%s*synth2C
/	Parameter width bound to: 22 - type: integer 
2default:default
S
%s*synth2D
0	Parameter guarded bound to: 1 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2*
FIFO2__parameterized122default:default2
722default:default2
12default:default2J
4/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/FIFO2.v2default:default2
512default:default8@Z8-256
Ü
synthesizing module '%s'638*oasys2.
MMCME2_ADV__parameterized12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
[
%s*synth2L
8	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
˜
%done synthesizing module '%s' (%s#%s)256*oasys2.
MMCME2_ADV__parameterized12default:default2
722default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256
Ö
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2+
scemi_scemi_clkgen_mmcm2default:default2

MMCME2_ADV2default:default2
332default:default2
302default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
36902default:default8@Z8-350
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
37572default:default8@Z8-4446
è
synthesizing module '%s'638*oasys2:
&mkSceMiUInt32Parameter__parameterized52default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-638
M
%s*synth2>
*	Parameter n bound to: 3 - type: integer 
2default:default
¤
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mkSceMiUInt32Parameter__parameterized52default:default2
722default:default2
12default:default2]
G/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkSceMiUInt32Parameter.v2default:default2
282default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
37602default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
38052default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
38082default:default8@Z8-4446
Í
synthesizing module '%s'638*oasys2
IBUFDS_GTE22default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
103822default:default8@Z8-638
W
%s*synth2H
4	Parameter CLKCM_CFG bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter CLKRCV_TRST bound to: TRUE - type: string 
2default:default
L
%s*synth2=
)	Parameter CLKSWING_CFG bound to: 2'b11 
2default:default
‰
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS_GTE22default:default2
732default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
103822default:default8@Z8-256
Î
synthesizing module '%s'638*oasys2.
SyncResetA__parameterized52default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-638
T
%s*synth2E
1	Parameter RSTDELAY bound to: 0 - type: integer 
2default:default
Š
%done synthesizing module '%s' (%s#%s)256*oasys2.
SyncResetA__parameterized52default:default2
732default:default2
12default:default2O
9/opt/bluespec/Bluespec-2014.07.A/lib/Verilog/SyncResetA.v2default:default2
432default:default8@Z8-256
È
synthesizing module '%s'638*oasys2
IBUFDS2default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102652default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
X
%s*synth2I
5	Parameter DIFF_TERM bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DQS_BIAS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS2default:default2
742default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102652default:default8@Z8-256
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
38682default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
38712default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
38742default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
38772default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
38802default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
38832default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
38862default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
38892default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
38922default:default8@Z8-4446
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
38952default:default8@Z8-4446
Ü
synthesizing module '%s'638*oasys2.
MMCME2_ADV__parameterized22default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
[
%s*synth2L
8	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_DIVIDE_F bound to: 15.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
˜
%done synthesizing module '%s' (%s#%s)256*oasys2.
MMCME2_ADV__parameterized22default:default2
742default:default2
12default:default2Z
D/opt/xilinx/vivado2014.1/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256
Î
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2#
usrClk_mmcm_pll2default:default2

MMCME2_ADV2default:default2
332default:default2
282default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
39372default:default8@Z8-350
Ú
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
39752default:default8@Z8-4446
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
61312default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
61542default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
61772default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
65032default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
65362default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
66052default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
68382default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
71642default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
71872default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
72102default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
72422default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
72662default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
72912default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
73162default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
74152default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
74872default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
75182default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
75382default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
75652default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
77032default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
77712default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
77962default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
78192default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
78422default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
79102default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
81252default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
82202default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
84862default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
86232default:default8@Z8-3536
ö
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
86682default:default8@Z8-3536
¿
merging register '%s' into '%s'3619*oasys2@
,scemi_dut_softrst_req_inport_requestF_rv_reg2default:default2H
4scemi_dut_dut_prb_control_control_in_requestF_rv_reg2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
47722default:default8@Z8-4471
½
merging register '%s' into '%s'3619*oasys2>
*scemi_processor_req_inport_requestF_rv_reg2default:default2H
4scemi_dut_dut_prb_control_control_in_requestF_rv_reg2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
49452default:default8@Z8-4471
¹
merging register '%s' into '%s'3619*oasys2:
&scemi_shutdown_ctrl_in_requestF_rv_reg2default:default2H
4scemi_dut_dut_prb_control_control_in_requestF_rv_reg2default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
51252default:default8@Z8-4471
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
mkBridge2default:default2
752default:default2
12default:default2Y
C/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkBridge.v2default:default2
372default:default8@Z8-256
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[7]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[6]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[5]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[4]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[3]2default:default2
02default:defaultZ8-3917

%s*synth2
yFinished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 1028.133 ; gain = 401.910
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
¿
'tying undriven pin %s:%s to constant 0
3295*oasys2#
pcie_7x_v1_10_i2default:default2#
PIPE_MMCM_RST_N2default:default2“
}/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/xilinx_v7_pcie_wrapper.v2default:default2
2842default:default8@Z8-3295
]
-Analyzing %s Unisim elements for replacement
17*netlist2
132default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
­
Loading clock regions from %s
13*device2v
b/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml2default:defaultZ21-13
®
Loading clock buffers from %s
11*device2w
c/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml2default:defaultZ21-11
©
&Loading clock placement rules from %s
318*place2i
U/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml2default:defaultZ30-318
§
)Loading package pin functions from %s...
17*device2e
Q/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/PinFunctions.xml2default:defaultZ21-17
«
Loading package from %s
16*device2z
f/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml2default:defaultZ21-16
œ
Loading io standards from %s
15*device2f
R/opt/xilinx/vivado2014.1/Vivado/2014.1/data/./parts/xilinx/virtex7/IOStandards.xml2default:defaultZ21-15
¨
+Loading device configuration modes from %s
14*device2d
P/opt/xilinx/vivado2014.1/Vivado/2014.1/data/parts/xilinx/virtex7/ConfigModes.xml2default:defaultZ21-14
5

Processing XDC Constraints
244*projectZ1-262
Œ
Parsing XDC File [%s]
179*designutils2V
B/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/xilinx/default.xdc2default:defaultZ20-179
Ò
zUser defined clock exists on pin %s and will prevent any subsequent automatic derivation of generated clocks on that pin.
3*timing2H
scemi_clkgen_pll/CLKOUT0scemi_clkgen_pll/CLKOUT02default:default2X
B/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/xilinx/default.xdc2default:default2
2032default:default8@Z38-3
à
zUser defined clock exists on pin %s and will prevent any subsequent automatic derivation of generated clocks on that pin.
3*timing2V
scemi_scemi_clkgen_mmcm/CLKOUT0scemi_scemi_clkgen_mmcm/CLKOUT02default:default2X
B/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/xilinx/default.xdc2default:default2
2032default:default8@Z38-3
¨
Deriving generated clocks
2*timing2X
B/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/xilinx/default.xdc2default:default2
2032default:default8@Z38-2
ú
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:00:062default:default2
00:00:062default:default2
1728.1412default:default2
20.0082default:defaultZ17-268
•
Finished Parsing XDC File [%s]
178*designutils2V
B/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/xilinx/default.xdc2default:defaultZ20-178
Û
zUser defined clock exists on pin %s and will prevent any subsequent automatic derivation of generated clocks on that pin.
3*timing2H
scemi_clkgen_pll/CLKOUT0scemi_clkgen_pll/CLKOUT02default:default8Z38-3
é
zUser defined clock exists on pin %s and will prevent any subsequent automatic derivation of generated clocks on that pin.
3*timing2V
scemi_scemi_clkgen_mmcm/CLKOUT0scemi_scemi_clkgen_mmcm/CLKOUT02default:default8Z38-3
û
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2V
B/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/xilinx/default.xdc2default:default2.
.Xil/mkBridge_propImpl.xdc2default:defaultZ1-236
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
³
%s*synth2£
ŽFinished Loading Part and Timing Information : Time (s): cpu = 00:02:09 ; elapsed = 00:02:30 . Memory (MB): peak = 1729.141 ; gain = 1102.918
2default:default
x
%s*synth2i
Ucan't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT0": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
2default:default
·
%s*synth2§
’Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:17 ; elapsed = 00:02:38 . Memory (MB): peak = 1729.141 ; gain = 1102.918
2default:default
Ÿ
%s*synth2
{Finished RTL Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:38 . Memory (MB): peak = 1729.141 ; gain = 1102.918
2default:default
«
merging register '%s' into '%s'3619*oasys29
%pbb_dma_dma_read_req_tlp_valids_1_reg2default:default29
%pbb_dma_dma_read_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102052default:default8@Z8-4471
¬
merging register '%s' into '%s'3619*oasys2:
&pbb_dma_dma_read_req_tlp_valids_10_reg2default:default29
%pbb_dma_dma_read_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102312default:default8@Z8-4471
¬
merging register '%s' into '%s'3619*oasys2:
&pbb_dma_dma_read_req_tlp_valids_11_reg2default:default29
%pbb_dma_dma_read_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102322default:default8@Z8-4471
¬
merging register '%s' into '%s'3619*oasys2:
&pbb_dma_dma_read_req_tlp_valids_12_reg2default:default29
%pbb_dma_dma_read_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102332default:default8@Z8-4471
¬
merging register '%s' into '%s'3619*oasys2:
&pbb_dma_dma_read_req_tlp_valids_13_reg2default:default29
%pbb_dma_dma_read_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102342default:default8@Z8-4471
¬
merging register '%s' into '%s'3619*oasys2:
&pbb_dma_dma_read_req_tlp_valids_14_reg2default:default29
%pbb_dma_dma_read_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102352default:default8@Z8-4471
¬
merging register '%s' into '%s'3619*oasys2:
&pbb_dma_dma_read_req_tlp_valids_15_reg2default:default29
%pbb_dma_dma_read_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102362default:default8@Z8-4471
«
merging register '%s' into '%s'3619*oasys29
%pbb_dma_dma_read_req_tlp_valids_2_reg2default:default29
%pbb_dma_dma_read_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102062default:default8@Z8-4471
«
merging register '%s' into '%s'3619*oasys29
%pbb_dma_dma_read_req_tlp_valids_3_reg2default:default29
%pbb_dma_dma_read_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102142default:default8@Z8-4471
«
merging register '%s' into '%s'3619*oasys29
%pbb_dma_dma_read_req_tlp_valids_4_reg2default:default29
%pbb_dma_dma_read_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102152default:default8@Z8-4471
«
merging register '%s' into '%s'3619*oasys29
%pbb_dma_dma_read_req_tlp_valids_5_reg2default:default29
%pbb_dma_dma_read_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102162default:default8@Z8-4471
«
merging register '%s' into '%s'3619*oasys29
%pbb_dma_dma_read_req_tlp_valids_6_reg2default:default29
%pbb_dma_dma_read_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102172default:default8@Z8-4471
«
merging register '%s' into '%s'3619*oasys29
%pbb_dma_dma_read_req_tlp_valids_7_reg2default:default29
%pbb_dma_dma_read_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102182default:default8@Z8-4471
«
merging register '%s' into '%s'3619*oasys29
%pbb_dma_dma_read_req_tlp_valids_8_reg2default:default29
%pbb_dma_dma_read_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102192default:default8@Z8-4471
«
merging register '%s' into '%s'3619*oasys29
%pbb_dma_dma_read_req_tlp_valids_9_reg2default:default29
%pbb_dma_dma_read_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102302default:default8@Z8-4471
­
merging register '%s' into '%s'3619*oasys2:
&pbb_dma_dma_write_req_tlp_valids_1_reg2default:default2:
&pbb_dma_dma_write_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102532default:default8@Z8-4471
®
merging register '%s' into '%s'3619*oasys2;
'pbb_dma_dma_write_req_tlp_valids_10_reg2default:default2:
&pbb_dma_dma_write_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102792default:default8@Z8-4471
®
merging register '%s' into '%s'3619*oasys2;
'pbb_dma_dma_write_req_tlp_valids_11_reg2default:default2:
&pbb_dma_dma_write_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102802default:default8@Z8-4471
®
merging register '%s' into '%s'3619*oasys2;
'pbb_dma_dma_write_req_tlp_valids_12_reg2default:default2:
&pbb_dma_dma_write_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102812default:default8@Z8-4471
®
merging register '%s' into '%s'3619*oasys2;
'pbb_dma_dma_write_req_tlp_valids_13_reg2default:default2:
&pbb_dma_dma_write_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102822default:default8@Z8-4471
®
merging register '%s' into '%s'3619*oasys2;
'pbb_dma_dma_write_req_tlp_valids_14_reg2default:default2:
&pbb_dma_dma_write_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102832default:default8@Z8-4471
®
merging register '%s' into '%s'3619*oasys2;
'pbb_dma_dma_write_req_tlp_valids_15_reg2default:default2:
&pbb_dma_dma_write_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102842default:default8@Z8-4471
­
merging register '%s' into '%s'3619*oasys2:
&pbb_dma_dma_write_req_tlp_valids_2_reg2default:default2:
&pbb_dma_dma_write_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102542default:default8@Z8-4471
­
merging register '%s' into '%s'3619*oasys2:
&pbb_dma_dma_write_req_tlp_valids_3_reg2default:default2:
&pbb_dma_dma_write_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102622default:default8@Z8-4471
­
merging register '%s' into '%s'3619*oasys2:
&pbb_dma_dma_write_req_tlp_valids_4_reg2default:default2:
&pbb_dma_dma_write_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102632default:default8@Z8-4471
­
merging register '%s' into '%s'3619*oasys2:
&pbb_dma_dma_write_req_tlp_valids_5_reg2default:default2:
&pbb_dma_dma_write_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102642default:default8@Z8-4471
­
merging register '%s' into '%s'3619*oasys2:
&pbb_dma_dma_write_req_tlp_valids_6_reg2default:default2:
&pbb_dma_dma_write_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102652default:default8@Z8-4471
­
merging register '%s' into '%s'3619*oasys2:
&pbb_dma_dma_write_req_tlp_valids_7_reg2default:default2:
&pbb_dma_dma_write_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102662default:default8@Z8-4471
­
merging register '%s' into '%s'3619*oasys2:
&pbb_dma_dma_write_req_tlp_valids_8_reg2default:default2:
&pbb_dma_dma_write_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102672default:default8@Z8-4471
­
merging register '%s' into '%s'3619*oasys2:
&pbb_dma_dma_write_req_tlp_valids_9_reg2default:default2:
&pbb_dma_dma_write_req_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102782default:default8@Z8-4471
š
merging register '%s' into '%s'3619*oasys21
pbb_dma_intr_tlp_valids_1_reg2default:default21
pbb_dma_intr_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
31742default:default8@Z8-4471

merging register '%s' into '%s'3619*oasys22
pbb_dma_intr_tlp_valids_11_reg2default:default22
pbb_dma_intr_tlp_valids_10_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
103062default:default8@Z8-4471

merging register '%s' into '%s'3619*oasys22
pbb_dma_intr_tlp_valids_12_reg2default:default22
pbb_dma_intr_tlp_valids_10_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
103072default:default8@Z8-4471

merging register '%s' into '%s'3619*oasys22
pbb_dma_intr_tlp_valids_13_reg2default:default22
pbb_dma_intr_tlp_valids_10_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
103082default:default8@Z8-4471

merging register '%s' into '%s'3619*oasys22
pbb_dma_intr_tlp_valids_14_reg2default:default22
pbb_dma_intr_tlp_valids_10_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
103092default:default8@Z8-4471

merging register '%s' into '%s'3619*oasys22
pbb_dma_intr_tlp_valids_15_reg2default:default22
pbb_dma_intr_tlp_valids_10_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
103102default:default8@Z8-4471
š
merging register '%s' into '%s'3619*oasys21
pbb_dma_intr_tlp_valids_2_reg2default:default21
pbb_dma_intr_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
31752default:default8@Z8-4471
›
merging register '%s' into '%s'3619*oasys21
pbb_dma_intr_tlp_valids_3_reg2default:default21
pbb_dma_intr_tlp_valids_0_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102982default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys21
pbb_dma_intr_tlp_valids_4_reg2default:default22
pbb_dma_intr_tlp_valids_10_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102982default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys21
pbb_dma_intr_tlp_valids_5_reg2default:default22
pbb_dma_intr_tlp_valids_10_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
102992default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys21
pbb_dma_intr_tlp_valids_6_reg2default:default22
pbb_dma_intr_tlp_valids_10_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
103002default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys21
pbb_dma_intr_tlp_valids_7_reg2default:default22
pbb_dma_intr_tlp_valids_10_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
103012default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys21
pbb_dma_intr_tlp_valids_8_reg2default:default22
pbb_dma_intr_tlp_valids_10_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
103022default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys21
pbb_dma_intr_tlp_valids_9_reg2default:default22
pbb_dma_intr_tlp_valids_10_reg2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
103052default:default8@Z8-4471
­
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2Z
D/opt/bluespec/Bluespec-2014.07.A/lib/Libraries/mkPCIEtoBNoCSceMi_4.v2default:default2
42322default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
11432default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
11672default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
11772default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
12012default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
12112default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
12352default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
12452default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
12692default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
12792default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
13032default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
13132default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
13372default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
13472default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
13712default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
13812default:default8@Z8-3537
·
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2d
N/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedFromMP.v2default:default2
14052default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
12302default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
12652default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
12742default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
13092default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
13182default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
13532default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
13622default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
13972default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
14062default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
14412default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
14502default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
14852default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
14942default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
15292default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
15382default:default8@Z8-3537
µ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2b
L/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/vlog_dut/mkSynthesizedToMP.v2default:default2
15732default:default8@Z8-3537
¶
merging register '%s' into '%s'3619*oasys2"
rxpmareset_reg2default:default2"
txpmareset_reg2default:default2”
~/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10_pipe_rate.v2default:default2
4152default:default8@Z8-4471
¶
merging register '%s' into '%s'3619*oasys2(
bridge_reset_int_reg2default:default2&
user_reset_int_reg2default:default2Š
t/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v2default:default2
9072default:default8@Z8-4471
´
merging register '%s' into '%s'3619*oasys2&
bridge_reset_d_reg2default:default2&
user_reset_out_reg2default:default2Š
t/opt/bluespec/Bluespec-2014.07.A/lib/board_support/bluenoc/xilinx/VC707/verilog/pcie_7x_v1_10/source/pcie_7x_v1_10.v2default:default2
9172default:default8@Z8-4471

¿The signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
RAM_reg2default:default2
52default:defaultZ8-3969
u
?The signal %s was recognized as a true dual port RAM template.
3473*oasys2
RAM_reg2default:defaultZ8-3971
Ô
!inferring latch for variable '%s'327*oasys2$
current_gate_reg2default:default2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v2default:default2
1282default:default8@Z8-327
£
$decloning instance '%s' (%s) to '%s'223*oasys2
_unnamed__12default:default2
SyncWire2default:default2'
scemi_wIsOutOfReset2default:defaultZ8-223
Û
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default2G
3scemi_dut_dut_prb_control_control_in_nocResetUClock2default:defaultZ8-223
Ù
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default2E
1scemi_dut_dut_prb_control_data_out_nocResetUClock2default:defaultZ8-223
Ó
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default2?
+scemi_dut_softrst_req_inport_nocResetUClock2default:defaultZ8-223
Õ
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default2A
-scemi_dut_softrst_resp_outport_nocResetUClock2default:defaultZ8-223
Ç
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default23
scemi_fifoRxData_sCrosseddReset2default:defaultZ8-223
Ñ
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default2=
)scemi_processor_req_inport_nocResetUClock2default:defaultZ8-223
Ó
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default2?
+scemi_processor_resp_outport_nocResetUClock2default:defaultZ8-223
Í
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default29
%scemi_shutdown_ctrl_in_nocResetUClock2default:defaultZ8-223
Î
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_dCrossedsReset2default:default2

SyncReset02default:default2:
&scemi_shutdown_ctrl_out_nocResetUClock2default:defaultZ8-223
Ç
$decloning instance '%s' (%s) to '%s'223*oasys25
!scemi_1_fifoTxData_sCrosseddReset2default:default2

SyncReset02default:default23
scemi_fifoRxData_dCrossedsReset2default:defaultZ8-223
À
$decloning instance '%s' (%s) to '%s'223*oasys28
$scemi_clk_port_scemi_rstgen_inv_rstn2default:default2

SyncReset02default:default2)
scemi_rstgen_inv_rstn2default:defaultZ8-223
ç
$decloning instance '%s' (%s) to '%s'223*oasys27
#scemi_clk_port_scemi_param_clockNum2default:default2:
&mkSceMiUInt32Parameter__parameterized02default:default25
!scemi_clk_port_scemi_param_dutyHi2default:defaultZ8-223
æ
$decloning instance '%s' (%s) to '%s'223*oasys27
#scemi_clk_port_scemi_param_clockNum2default:default2:
&mkSceMiUInt32Parameter__parameterized02default:default24
 scemi_clk_port_scemi_param_phase2default:defaultZ8-223
ú
$decloning instance '%s' (%s) to '%s'223*oasys27
#scemi_clk_port_scemi_param_clockNum2default:default2:
&mkSceMiUInt32Parameter__parameterized02default:default2H
4scemi_dut_dut_prb_control_control_in_param_channelId2default:defaultZ8-223
ø
$decloning instance '%s' (%s) to '%s'223*oasys27
#scemi_clk_port_scemi_param_clockNum2default:default2:
&mkSceMiUInt32Parameter__parameterized02default:default2F
2scemi_dut_dut_prb_control_data_out_param_channelId2default:defaultZ8-223
ù
$decloning instance '%s' (%s) to '%s'223*oasys27
#scemi_clk_port_scemi_param_clockNum2default:default2:
&mkSceMiUInt32Parameter__parameterized02default:default2G
3scemi_dut_dut_prb_control_dutclkctrl_param_clockNum2default:defaultZ8-223
í
$decloning instance '%s' (%s) to '%s'223*oasys28
$scemi_clk_port_scemi_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2H
4scemi_dut_dut_prb_control_control_in_param_link_type2default:defaultZ8-223
ë
$decloning instance '%s' (%s) to '%s'223*oasys28
$scemi_clk_port_scemi_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2F
2scemi_dut_dut_prb_control_data_out_param_link_type2default:defaultZ8-223
í
$decloning instance '%s' (%s) to '%s'223*oasys28
$scemi_clk_port_scemi_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2H
4scemi_dut_dut_prb_control_dutclkctrl_param_link_type2default:defaultZ8-223
å
$decloning instance '%s' (%s) to '%s'223*oasys28
$scemi_clk_port_scemi_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2@
,scemi_dut_softrst_req_inport_param_link_type2default:defaultZ8-223
ç
$decloning instance '%s' (%s) to '%s'223*oasys28
$scemi_clk_port_scemi_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2B
.scemi_dut_softrst_resp_outport_param_link_type2default:defaultZ8-223
Î
$decloning instance '%s' (%s) to '%s'223*oasys28
$scemi_clk_port_scemi_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2)
scemi_param_link_type2default:defaultZ8-223
ã
$decloning instance '%s' (%s) to '%s'223*oasys28
$scemi_clk_port_scemi_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2>
*scemi_processor_req_inport_param_link_type2default:defaultZ8-223
å
$decloning instance '%s' (%s) to '%s'223*oasys28
$scemi_clk_port_scemi_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2@
,scemi_processor_resp_outport_param_link_type2default:defaultZ8-223
ß
$decloning instance '%s' (%s) to '%s'223*oasys28
$scemi_clk_port_scemi_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2:
&scemi_shutdown_ctrl_in_param_link_type2default:defaultZ8-223
à
$decloning instance '%s' (%s) to '%s'223*oasys28
$scemi_clk_port_scemi_param_link_type2default:default2,
mkSceMiLinkTypeParameter2default:default2;
'scemi_shutdown_ctrl_out_param_link_type2default:defaultZ8-223
Ù
$decloning instance '%s' (%s) to '%s'223*oasys27
#scemi_clk_port_scemi_param_ratioDen2default:default2*
mkSceMiUInt64Parameter2default:default27
#scemi_clk_port_scemi_param_ratioNum2default:defaultZ8-223
Á
$decloning instance '%s' (%s) to '%s'223*oasys27
#scemi_clk_port_scemi_rstgen_inv_clk2default:default2!
ClockInverter2default:default2(
scemi_rstgen_inv_clk2default:defaultZ8-223
¼
$decloning instance '%s' (%s) to '%s'223*oasys26
"scemi_clk_port_scemi_rstgen_rstgen2default:default2

MakeReset02default:default2'
scemi_rstgen_rstgen2default:defaultZ8-223
ý
$decloning instance '%s' (%s) to '%s'223*oasys2@
,scemi_dut_softrst_req_inport_param_channelId2default:default2:
&mkSceMiUInt32Parameter__parameterized32default:default2B
.scemi_dut_softrst_resp_outport_param_channelId2default:defaultZ8-223
ù
$decloning instance '%s' (%s) to '%s'223*oasys2>
*scemi_processor_req_inport_param_channelId2default:default2:
&mkSceMiUInt32Parameter__parameterized42default:default2@
,scemi_processor_resp_outport_param_channelId2default:defaultZ8-223
ð
$decloning instance '%s' (%s) to '%s'223*oasys2:
&scemi_shutdown_ctrl_in_param_channelId2default:default2:
&mkSceMiUInt32Parameter__parameterized52default:default2;
'scemi_shutdown_ctrl_out_param_channelId2default:defaultZ8-223
<
%s*synth2-

Report RTL Partitions: 
2default:default
d
%s*synth2U
A+------+-------------------------------+------------+----------+
2default:default
d
%s*synth2U
A|      |RTL Partition                  |Replication |Instances |
2default:default
d
%s*synth2U
A+------+-------------------------------+------------+----------+
2default:default
d
%s*synth2U
A|1     |mkPCIEtoBNoCSceMi_4__GB0       |           1|     39317|
2default:default
d
%s*synth2U
A|2     |mkPCIEtoBNoCSceMi_4__GB1       |           1|     14789|
2default:default
d
%s*synth2U
A|3     |mkPCIEtoBNoCSceMi_4__GB2       |           1|     11550|
2default:default
d
%s*synth2U
A|4     |mkSynthesizedFromMP__GB0       |           1|     26979|
2default:default
d
%s*synth2U
A|5     |mkSynthesizedFromMP__GB1       |           1|      3557|
2default:default
d
%s*synth2U
A|6     |FIFO2__parameterized10__1__GU  |           1|      2713|
2default:default
d
%s*synth2U
A|7     |mkSynthesizedFromMP__GB3       |           1|      7297|
2default:default
d
%s*synth2U
A|8     |mkSynthesizedFromMP__GB4       |           1|      5193|
2default:default
d
%s*synth2U
A|9     |mkSynthesizedFromMP__GB5       |           1|      2445|
2default:default
d
%s*synth2U
A|10    |mkSynthesizedToMP__GB0         |           1|     29625|
2default:default
d
%s*synth2U
A|11    |mkSynthesizedToMP__GB1         |           1|      2171|
2default:default
d
%s*synth2U
A|12    |mkSynthesizedToMP__GB2         |           1|      1103|
2default:default
d
%s*synth2U
A|13    |mkSynthesizedToMP__GB3         |           1|        49|
2default:default
d
%s*synth2U
A|14    |mkSynthesizedToMP__GB4         |           1|        32|
2default:default
d
%s*synth2U
A|15    |logic__1755__GD                |           1|         2|
2default:default
d
%s*synth2U
A|16    |mkSynthesizedToMP__GB6         |           1|       690|
2default:default
d
%s*synth2U
A|17    |mkSynthesizedToMP__GB7         |           1|      3366|
2default:default
d
%s*synth2U
A|18    |mkSynthesizedToMP__GB8         |           1|      3306|
2default:default
d
%s*synth2U
A|19    |mkSynthesizedToMP__GB9         |           1|     10656|
2default:default
d
%s*synth2U
A|20    |mkDutWrapper__GCB0             |           1|     35745|
2default:default
d
%s*synth2U
A|21    |mkSynthesizedFIRFilter         |           1|     13975|
2default:default
d
%s*synth2U
A|22    |mkDutWrapper__GCB3             |           1|       127|
2default:default
d
%s*synth2U
A|23    |mkDutWrapper__GCB4             |           1|        12|
2default:default
d
%s*synth2U
A|24    |datapath__322__GD              |           1|         4|
2default:default
d
%s*synth2U
A|25    |mkDutWrapper__GCB7             |           1|         4|
2default:default
d
%s*synth2U
A|26    |mkBridge__GCB0                 |           1|     40548|
2default:default
d
%s*synth2U
A|27    |mkBridge__GCB1                 |           1|     39496|
2default:default
d
%s*synth2U
A|28    |mkBridge__GCB2                 |           1|        87|
2default:default
d
%s*synth2U
A|29    |mkBridge__GCB4                 |           1|        62|
2default:default
d
%s*synth2U
A|30    |mkBridge__GCB5                 |           1|        20|
2default:default
d
%s*synth2U
A|31    |mkBridge__GCB6                 |           1|        13|
2default:default
d
%s*synth2U
A|32    |SyncResetA__parameterized3__GU |           1|         8|
2default:default
d
%s*synth2U
A|33    |mkBridge__GCB21                |           1|        14|
2default:default
d
%s*synth2U
A+------+-------------------------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 10    
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit       Adders := 25    
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   9 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit       Adders := 16    
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 24    
2default:default
Q
%s*synth2B
.	   3 Input     15 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit       Adders := 12    
2default:default
Q
%s*synth2B
.	   3 Input     13 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   4 Input     12 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   3 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   3 Input      9 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 10    
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 14    
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  16 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 16    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 16    
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 27    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 13    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit         XORs := 8     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit         XORs := 16    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 24    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	              384 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	              256 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	              216 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	              162 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	              160 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	              153 Bit    Registers := 12    
2default:default
Q
%s*synth2B
.	              105 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               98 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               96 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               81 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               74 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 41    
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 32    
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 50    
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 65    
2default:default
Q
%s*synth2B
.	               17 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 113   
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 119   
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 14    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 123   
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 36    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 116   
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 110   
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 178   
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1974  
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                16x32  Multipliers := 16    
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               3K Bit         RAMs := 2     
2default:default
Q
%s*synth2B
.	              592 Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.	               32 Bit         RAMs := 4     
2default:default
Q
%s*synth2B
.	                2 Bit         RAMs := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input    144 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input    128 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input    128 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input    105 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     98 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input     74 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 45    
2default:default
Q
%s*synth2B
.	   4 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 250   
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  37 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   4 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 33    
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   4 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 234   
2default:default
Q
%s*synth2B
.	   8 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 28    
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 17    
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	  10 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 27    
2default:default
Q
%s*synth2B
.	   6 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2267  
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  37 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 147   
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 167   
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   5 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 175   
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 103   
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 54    
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 33    
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 151   
2default:default
Q
%s*synth2B
.	  13 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1336  
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 28    
2default:default
Q
%s*synth2B
.	  18 Input      1 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 152   
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 24    
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 66    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
4
%s*synth2%
Module mkBridge 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              256 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	              162 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	              160 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               96 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               81 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               74 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               17 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 24    
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 96    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input    128 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input     74 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 23    
2default:default
4
%s*synth2%
Module SyncWire 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module FIFO2__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              153 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              153 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
A
%s*synth22
Module FIFO2__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              153 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
8
%s*synth2)
Module mkTLPArbiter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
D
%s*synth25
!Module FIFO2__parameterized2__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               96 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
A
%s*synth22
Module FIFO2__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              153 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              153 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              153 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
;
%s*synth2,
Module mkTLPDispatcher 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
A
%s*synth22
Module FIFO2__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               96 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
5
%s*synth2&
Module SizedFIFO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 7     
2default:default
4
%s*synth2%
Module BRAM2__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               98 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               3K Bit         RAMs := 1     
2default:default
1
%s*synth2"
Module BRAM2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               98 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               3K Bit         RAMs := 1     
2default:default
A
%s*synth22
Module FIFO2__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized4__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
?
%s*synth20
Module mkPCIEtoBNoCSceMi_4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit       Adders := 12    
2default:default
Q
%s*synth2B
.	   3 Input     13 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   3 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input     12 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      9 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  16 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              216 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	              105 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 15    
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 66    
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 57    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input    144 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input    128 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input    105 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     98 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 123   
2default:default
Q
%s*synth2B
.	  37 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   4 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2221  
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  37 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 33    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 790   
2default:default
B
%s*synth23
Module mkSceMiUInt32Parameter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module mkSceMiUInt32Parameter__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module mkSceMiUInt32Parameter__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module mkSceMiLinkTypeParameter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module mkSceMiUInt64Parameter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module mkSceMiUInt32Parameter__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module ResetInverter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module FIFO2__parameterized8__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized1__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
;
%s*synth2,
Module mkMultiplier__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit       Adders := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
D
%s*synth25
!Module FIFO2__parameterized1__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
;
%s*synth2,
Module mkMultiplier__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit       Adders := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
D
%s*synth25
!Module FIFO2__parameterized1__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
;
%s*synth2,
Module mkMultiplier__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit       Adders := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
D
%s*synth25
!Module FIFO2__parameterized1__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
;
%s*synth2,
Module mkMultiplier__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit       Adders := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
D
%s*synth25
!Module FIFO2__parameterized1__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
;
%s*synth2,
Module mkMultiplier__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit       Adders := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
D
%s*synth25
!Module FIFO2__parameterized1__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
;
%s*synth2,
Module mkMultiplier__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit       Adders := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
D
%s*synth25
!Module FIFO2__parameterized1__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
;
%s*synth2,
Module mkMultiplier__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit       Adders := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
E
%s*synth26
"Module FIFO2__parameterized1__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
;
%s*synth2,
Module mkMultiplier__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit       Adders := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
E
%s*synth26
"Module FIFO2__parameterized1__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
8
%s*synth2)
Module mkMultiplier 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit       Adders := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
D
%s*synth25
!Module FIFO2__parameterized8__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
B
%s*synth23
Module mkSynthesizedFIRFilter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   9 Input     32 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 8     
2default:default
I
%s*synth2:
&Module FIFO2__parameterized10__1__GU 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              384 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized6__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized6__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized6__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized9__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized6__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized9__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized6__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized9__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized6__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized9__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized6__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized9__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized9__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized9__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized9__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized6__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized7__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
?
%s*synth20
Module mkSynthesizedFromMP 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 16    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit         XORs := 16    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              384 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                16x32  Multipliers := 8     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 32    
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 24    
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
D
%s*synth25
!Module FIFO2__parameterized6__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized9__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module FIFO2__parameterized6__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module FIFO2__parameterized9__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module FIFO2__parameterized6__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module FIFO2__parameterized9__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module FIFO2__parameterized6__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module FIFO2__parameterized9__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module FIFO2__parameterized9__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module FIFO2__parameterized9__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized7__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module FIFO2__parameterized10__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              384 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module FIFO2__parameterized6__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module FIFO2__parameterized6__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module FIFO2__parameterized9__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module FIFO2__parameterized6__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
A
%s*synth22
Module FIFO2__parameterized9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module FIFO2__parameterized6__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
=
%s*synth2.
Module mkSynthesizedToMP 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit         XORs := 8     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              384 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                16x32  Multipliers := 8     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 24    
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 56    
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 160   
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
7
%s*synth2(
Module SyncFIFO__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               32 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
E
%s*synth26
"Module FIFO2__parameterized6__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized7__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized7__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized7__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
<
%s*synth2-
Module mkSynthesizedFFT 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module FIFO2__parameterized7__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized7__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module FIFO2__parameterized7__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
=
%s*synth2.
Module mkSynthesizedIFFT 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module FIFO2__parameterized10__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              384 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
B
%s*synth23
Module FIFO2__parameterized10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              384 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module mkSynthesizedPitchAdjust 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   3 Input     15 Bit       Adders := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               17 Bit    Registers := 8     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
A
%s*synth22
Module FIFO2__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
A
%s*synth22
Module FIFO2__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module SyncResetA__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
7
%s*synth2(
Module SyncFIFO__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               32 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
8
%s*synth2)
Module mkDutWrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
R
%s*synth2C
/Module mkSceMiUInt32Parameter__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module SyncResetA__parameterized3__GU 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
R
%s*synth2C
/Module mkSceMiUInt32Parameter__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module mkSceMiUInt32Parameter__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module SyncReset0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module ResetEither__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module SyncReset0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module ResetEither__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
Module FIFO2__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               81 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
8
%s*synth2)
Module MakeClock__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
:
%s*synth2+
Module ResetEither__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module ClockInverter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module SyncResetA__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
9
%s*synth2*
Module MakeResetA__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
9
%s*synth2*
Module SyncReset0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module MakeReset0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
8
%s*synth2)
Module SyncBit05__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
8
%s*synth2)
Module SyncBit05__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
8
%s*synth2)
Module SyncBit05__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
5
%s*synth2&
Module SyncBit05 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
A
%s*synth22
Module FIFO2__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module SyncResetA__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
F
%s*synth27
#Module MakeResetA__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
E
%s*synth26
"Module FIFO2__parameterized1__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
<
%s*synth2-
Module SyncHandshake__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
<
%s*synth2-
Module SyncHandshake__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
8
%s*synth2)
Module SyncPulse__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
<
%s*synth2-
Module SyncHandshake__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
8
%s*synth2)
Module SyncPulse__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
<
%s*synth2-
Module SyncHandshake__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
8
%s*synth2)
Module SyncPulse__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
<
%s*synth2-
Module SyncHandshake__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
<
%s*synth2-
Module SyncHandshake__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
8
%s*synth2)
Module SyncPulse__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
B
%s*synth23
Module FIFO2__parameterized11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
A
%s*synth22
Module FIFO2__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
5
%s*synth2&
Module ProbeHook 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
<
%s*synth2-
Module SyncHandshake__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
<
%s*synth2-
Module SyncHandshake__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
8
%s*synth2)
Module SyncPulse__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
<
%s*synth2-
Module SyncHandshake__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
8
%s*synth2)
Module SyncPulse__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
=
%s*synth2.
Module SyncHandshake__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
G
%s*synth28
$Module SyncFIFO__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	                2 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
8
%s*synth2)
Module SyncPulse__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
=
%s*synth2.
Module SyncHandshake__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
8
%s*synth2)
Module SyncPulse__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
D
%s*synth25
!Module SyncFIFO__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	                2 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
2
%s*synth2#
Module FIFOL1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
:
%s*synth2+
Module ResetEither__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module ResetEither__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
Module FIFO2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               81 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module SyncFIFO__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               74 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              592 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
F
%s*synth27
#Module SyncResetA__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
F
%s*synth27
#Module MakeResetA__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
=
%s*synth2.
Module SyncHandshake__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
8
%s*synth2)
Module SyncPulse__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
=
%s*synth2.
Module SyncHandshake__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
9
%s*synth2*
Module SyncPulse__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
=
%s*synth2.
Module SyncHandshake__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
7
%s*synth2(
Module SyncFIFO__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               32 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
9
%s*synth2*
Module SyncPulse__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
=
%s*synth2.
Module SyncHandshake__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
9
%s*synth2*
Module SyncPulse__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
4
%s*synth2%
Module SyncFIFO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               32 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
7
%s*synth2(
Module ResetEither 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module SyncResetA 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
6
%s*synth2'
Module MakeResetA 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
B
%s*synth23
Module FIFO2__parameterized12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
A
%s*synth22
Module FIFO2__parameterized8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
=
%s*synth2.
Module SyncHandshake__19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
=
%s*synth2.
Module SyncHandshake__20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
9
%s*synth2*
Module SyncPulse__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
=
%s*synth2.
Module SyncHandshake__21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
9
%s*synth2*
Module SyncPulse__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
=
%s*synth2.
Module SyncHandshake__22 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
9
%s*synth2*
Module SyncPulse__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
=
%s*synth2.
Module SyncHandshake__23 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
9
%s*synth2*
Module SyncHandshake 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
5
%s*synth2&
Module SyncPulse 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
5
%s*synth2&
Module MakeClock 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
7
%s*synth2(
Module SyncWire__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_clock 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
O
%s*synth2@
,Module pcie_7x_v1_10_axi_basic_rx_pipeline 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 14    
2default:default
O
%s*synth2@
,Module pcie_7x_v1_10_axi_basic_rx_null_gen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_axi_basic_rx 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module pcie_7x_v1_10_axi_basic_tx_pipeline 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
P
%s*synth2A
-Module pcie_7x_v1_10_axi_basic_tx_thrtl_ctl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 17    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 18    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_axi_basic_tx 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_axi_basic_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_pcie_bram_7x__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_pcie_bram_7x__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_pcie_bram_7x__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_pcie_bram_7x__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module pcie_7x_v1_10_pcie_brams_7x__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_pcie_bram_7x__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_pcie_bram_7x__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_pcie_bram_7x__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module BRAM_TDP_MACRO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pcie_bram_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_pcie_brams_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module pcie_7x_v1_10_pcie_bram_top_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module pcie_7x_v1_10_pcie_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module pcie_7x_v1_10_pcie_pipe_misc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
K
%s*synth2<
(Module pcie_7x_v1_10_pcie_pipe_lane__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
K
%s*synth2<
(Module pcie_7x_v1_10_pcie_pipe_lane__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
K
%s*synth2<
(Module pcie_7x_v1_10_pcie_pipe_lane__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
K
%s*synth2<
(Module pcie_7x_v1_10_pcie_pipe_lane__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
K
%s*synth2<
(Module pcie_7x_v1_10_pcie_pipe_lane__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
K
%s*synth2<
(Module pcie_7x_v1_10_pcie_pipe_lane__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
K
%s*synth2<
(Module pcie_7x_v1_10_pcie_pipe_lane__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
H
%s*synth29
%Module pcie_7x_v1_10_pcie_pipe_lane 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
L
%s*synth2=
)Module pcie_7x_v1_10_pcie_pipe_pipeline 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module pcie_7x_v1_10_pcie_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 16    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  18 Input      1 Bit        Muxes := 7     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_qpll_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  13 Input      1 Bit        Muxes := 6     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_user__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_rate__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_sync__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_pipe_drp__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_rxeq_scan__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_eq__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_qpll_drp__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
I
%s*synth2:
&Module pcie_7x_v1_10_qpll_wrapper__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_gt_wrapper__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_user__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_rate__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_sync__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_pipe_drp__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_rxeq_scan__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_eq__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_gt_wrapper__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_user__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_pipe_rate__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_sync__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_pipe_drp__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_rxeq_scan__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_eq__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_gt_wrapper__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_user__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_pipe_rate__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_sync__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_pipe_drp__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_rxeq_scan__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_eq__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_gt_wrapper__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_user__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_pipe_rate__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_sync__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_pipe_drp__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_rxeq_scan__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_eq__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
B
%s*synth23
Module pcie_7x_v1_10_qpll_drp 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_qpll_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_gt_wrapper__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_user__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_pipe_rate__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_sync__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_pipe_drp__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_rxeq_scan__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_eq__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_gt_wrapper__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_user__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_pipe_rate__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_sync__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module pcie_7x_v1_10_pipe_drp__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_rxeq_scan__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_pipe_eq__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module pcie_7x_v1_10_gt_wrapper__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module pcie_7x_v1_10_pipe_user 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
C
%s*synth24
 Module pcie_7x_v1_10_pipe_rate 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 43    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  32 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  32 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
C
%s*synth24
 Module pcie_7x_v1_10_pipe_sync 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
B
%s*synth23
Module pcie_7x_v1_10_pipe_drp 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 3     
2default:default
C
%s*synth24
 Module pcie_7x_v1_10_rxeq_scan 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
A
%s*synth22
Module pcie_7x_v1_10_pipe_eq 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
D
%s*synth25
!Module pcie_7x_v1_10_gt_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_7x_v1_10_pipe_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 8     
2default:default
R
%s*synth2C
/Module pcie_7x_v1_10_gt_rx_valid_filter_7x__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
R
%s*synth2C
/Module pcie_7x_v1_10_gt_rx_valid_filter_7x__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
R
%s*synth2C
/Module pcie_7x_v1_10_gt_rx_valid_filter_7x__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
R
%s*synth2C
/Module pcie_7x_v1_10_gt_rx_valid_filter_7x__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
R
%s*synth2C
/Module pcie_7x_v1_10_gt_rx_valid_filter_7x__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
R
%s*synth2C
/Module pcie_7x_v1_10_gt_rx_valid_filter_7x__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
R
%s*synth2C
/Module pcie_7x_v1_10_gt_rx_valid_filter_7x__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
O
%s*synth2@
,Module pcie_7x_v1_10_gt_rx_valid_filter_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
@
%s*synth21
Module pcie_7x_v1_10_gt_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
9
%s*synth2*
Module pcie_7x_v1_10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 8     
2default:default
B
%s*synth23
Module xilinx_v7_pcie_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module SyncReset0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module SyncResetA__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
<
%s*synth2-
Module ResetInverter__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
<
%s*synth2-
Module ResetInverter__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module SyncResetA__parameterized3__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
F
%s*synth27
#Module SyncResetA__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
<
%s*synth2-
Module ResetInverter__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
~
%s*synth2o
[Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
2default:default
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncBit05__12default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncBit05__12default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncBit05__22default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncBit05__22default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncBit05__32default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncBit05__32default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2
	SyncBit052default:defaultZ8-3332
Ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2
	SyncBit052default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncPulse__32default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncPulse__32default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2 
SyncPulse__32default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2 
SyncPulse__32default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncPulse__42default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncPulse__42default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2 
SyncPulse__42default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2 
SyncPulse__42default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncPulse__72default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncPulse__72default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2 
SyncPulse__72default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2 
SyncPulse__72default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2 
SyncPulse__82default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2 
SyncPulse__82default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2 
SyncPulse__82default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2 
SyncPulse__82default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2!
SyncPulse__112default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2!
SyncPulse__112default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2!
SyncPulse__112default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2!
SyncPulse__112default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2!
SyncPulse__122default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2!
SyncPulse__122default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2!
SyncPulse__122default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2!
SyncPulse__122default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2!
SyncPulse__152default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2!
SyncPulse__152default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2!
SyncPulse__152default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2!
SyncPulse__152default:defaultZ8-3332
Ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
sSyncReg_reg2default:default2
	SyncPulse2default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg1_reg2default:default2
	SyncPulse2default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
dSyncReg2_reg2default:default2
	SyncPulse2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
dSyncPulse_reg2default:default2
	SyncPulse2default:defaultZ8-3332
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\reset_hold_reg[2] 2default:default2.
SyncResetA__parameterized02default:defaultZ8-3332
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\reset_hold_reg[1] 2default:default2.
SyncResetA__parameterized02default:defaultZ8-3332
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\reset_hold_reg[0] 2default:default2.
SyncResetA__parameterized02default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[29] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[28] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[27] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[26] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[25] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[24] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[23] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[22] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[21] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[20] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[19] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[18] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[17] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[16] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[15] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[14] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[13] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[29] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[28] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[27] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[26] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[25] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[24] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[23] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[22] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[21] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[20] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[19] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[18] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[17] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[16] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[15] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[14] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[13] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[29] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[28] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[27] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[26] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[25] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[24] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[23] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[22] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[21] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[20] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[19] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[18] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[17] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[16] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[15] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[14] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data1_reg_reg[13] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[29] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[28] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[27] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[26] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[25] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data0_reg_reg[24] 2default:default2)
FIFO2__parameterized32default:defaultZ8-3332
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
‘
%s*synth2
mDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
%s*synth2Œ
xDSP Report: Generating DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13, operation Mode is: (PCIN>>17)+A*B.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
Â
%s*synth2²
DSP Report: operator IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13 is absorbed into DSP IF_putOperands_coeff_BIT_31_THEN_NEG_putOperan_ETC___d13.
2default:default
œ
merging register '%s' into '%s'3619*oasys2.
scemi_uclkgen/new_gate_reg2default:default2<
(scemi_clk_port_scemi_clkgen/new_gate_reg2default:default2U
?/opt/bluespec/Bluespec-2014.07.A/lib/Verilog.Vivado/MakeClock.v2default:default2
1102default:default8@Z8-4471
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[7]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[6]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[5]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[4]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
mkBridge2default:default2
leds[3]2default:default2
02default:defaultZ8-3917
«
%s*synth2›
†Finished Cross Boundary Optimization : Time (s): cpu = 00:04:14 ; elapsed = 00:04:46 . Memory (MB): peak = 1729.141 ; gain = 1102.918
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
/
%s*synth2 

Block RAM:
2default:default
¸
%s*synth2¨
“+------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
2default:default
¹
%s*synth2©
”|Module Name | RTL Object | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name | 
2default:default
¸
%s*synth2¨
“+------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
2default:default
¹
%s*synth2©
”|BRAM2       | RAM_reg    | 32 X 98(WRITE_FIRST)   | W | R | 32 X 98(WRITE_FIRST)   | W | R | Port A and B | 0      | 3      | BRAM2/extram      | 
2default:default
¹
%s*synth2©
”+------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+

2default:default
Ë
%s*synth2»
¦Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
Distributed RAM: 
2default:default
¦
%s*synth2–
+-------------------+-------------------------+--------------------+----------------------+----------------+-------------------+
2default:default
§
%s*synth2—
‚|Module Name        | RTL Object              | Inference Criteria | Size (depth X width) | Primitives     | Hierarchical Name | 
2default:default
¦
%s*synth2–
+-------------------+-------------------------+--------------------+----------------------+----------------+-------------------+
2default:default
§
%s*synth2—
‚|SizedFIFO          | arr_reg                 | User Attribute     | 32 X 5               | RAM32M x 1     | SizedFIFO/ram__9  | 
2default:default
§
%s*synth2—
‚|mkDutWrapper__GCB0 | fromApSyncQ/fifoMem_reg | Implied            | 2 X 16               | RAM32M x 3     | ram__10           | 
2default:default
§
%s*synth2—
‚|mkDutWrapper__GCB3 | toApSyncQ/fifoMem_reg   | Implied            | 2 X 16               | RAM32M x 3     | ram__11           | 
2default:default
§
%s*synth2—
‚|SyncFIFO           | fifoMem_reg             | Implied            | 2 X 1                | RAM16X1D x 1   | SyncFIFO/ram__12  | 
2default:default
§
%s*synth2—
‚|SyncFIFO           | fifoMem_reg             | Implied            | 8 X 74               | RAM32M x 13    | SyncFIFO/ram__13  | 
2default:default
§
%s*synth2—
‚|SyncFIFO           | fifoMem_reg             | Implied            | 2 X 16               | RAM32M x 3     | SyncFIFO/ram__14  | 
2default:default
§
%s*synth2—
‚|SyncFIFO           | fifoMem_reg             | Implied            | 2 X 16               | RAM32M x 3     | SyncFIFO/ram__15  | 
2default:default
§
%s*synth2—
‚+-------------------+-------------------------+--------------------+----------------------+----------------+-------------------+

2default:default
¾
%s*synth2®
™Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
DSP:
2default:default
¯
%s*synth2Ÿ
Š+-------------+----------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
2default:default
°
%s*synth2 
‹|Module Name  | OP MODE        | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
2default:default
¯
%s*synth2Ÿ
Š+-------------+----------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 16 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 16 (N)           | 16 (N) | 30 (Y) | 25 (N) | 30 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 18 (N)           | 16 (N) | 47 (Y) | 25 (N) | 47 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 16 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 16 (N)           | 16 (N) | 30 (Y) | 25 (N) | 30 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 18 (N)           | 16 (N) | 47 (Y) | 25 (N) | 47 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 16 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 16 (N)           | 16 (N) | 30 (Y) | 25 (N) | 30 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 18 (N)           | 16 (N) | 47 (Y) | 25 (N) | 47 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 16 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 16 (N)           | 16 (N) | 30 (Y) | 25 (N) | 30 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 18 (N)           | 16 (N) | 47 (Y) | 25 (N) | 47 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 16 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 16 (N)           | 16 (N) | 30 (Y) | 25 (N) | 30 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 18 (N)           | 16 (N) | 47 (Y) | 25 (N) | 47 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 16 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 16 (N)           | 16 (N) | 30 (Y) | 25 (N) | 30 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 18 (N)           | 16 (N) | 47 (Y) | 25 (N) | 47 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 16 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 16 (N)           | 16 (N) | 30 (Y) | 25 (N) | 30 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 18 (N)           | 16 (N) | 47 (Y) | 25 (N) | 47 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 16 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 16 (N)           | 16 (N) | 30 (Y) | 25 (N) | 30 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 18 (N)           | 16 (N) | 47 (Y) | 25 (N) | 47 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 16 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 16 (N)           | 16 (N) | 30 (Y) | 25 (N) | 30 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | A*B            | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹|mkMultiplier | (PCIN>>17)+A*B | No           | 18 (N)           | 16 (N) | 47 (Y) | 25 (N) | 47 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
°
%s*synth2 
‹+-------------+----------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

2default:default
Ð
%s*synth2À
«Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Mutiple instantiated DSPs are reported only once.
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_0_reg[0] 2default:defaultZ8-3333
¶
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_0_reg[1] 2default:defaultZ8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2F
2scemi_bridgei_0/\pbb_dma_intr_tlp_values_8_reg[3] 2default:defaultZ8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2scemi_bridgei_0/\pbb_dma_intr_tlp_values_9_reg[6] 2default:defaultZ8-3333
¶
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_9_reg[7] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[0] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[1] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[2] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[3] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[4] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[5] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[6] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_14_reg[7] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[0] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[1] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[2] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[3] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[4] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[5] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[6] 2default:defaultZ8-3333
·
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2O
;scemi_bridgei_0/\pbb_dma_dma_read_req_tlp_values_15_reg[7] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2U
Ascemi_bridgei_0/pbb_arbiter/\tlp_out_cfg_fifo/data1_reg_reg[143] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2U
Ascemi_bridgei_0/pbb_arbiter/\tlp_out_dma_fifo/data1_reg_reg[143] 2default:defaultZ8-3333
½
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
Ascemi_bridgei_0/pbb_arbiter/\tlp_out_dma_fifo/data1_reg_reg[150] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2L
8scemi_bridgei_0/\pbb_dma_wr_buffer_queue_rCache_reg[94] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2L
8scemi_bridgei_0/\pbb_dma_rd_buffer_queue_rCache_reg[94] 2default:defaultZ8-3333
±
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2I
5scemi_bridgei_2/\pbb_dma_msg_parse_header_pos_reg[1] 2default:defaultZ8-3333
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2L
8scemi_bridgei_2/pbb_csr_clock_status/\data1_reg_reg[31] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02default:default25
!i_26/\scemi_max_rd_req_cr_reg[6] 2default:defaultZ8-3333
ž
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default26
"i_25/\scemi_max_payload_cr_reg[6] 2default:defaultZ8-3333
å
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2}
ii_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\qpll_reset.qpll_reset_i /\rate_reg1_reg[1] 2default:defaultZ8-3333
ð
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‡
si_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_reset.pipe_reset_i /\rxpmaresetdone_reg1_reg[7] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Œ
xi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_eq.pipe_eq_i /\txeq_control_reg1_reg[1] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_drp.pipe_drp_i /\rate_reg1_reg[1] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Œ
xi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_eq.pipe_eq_i /\txeq_control_reg1_reg[1] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_drp.pipe_drp_i /\rate_reg1_reg[1] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Œ
xi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_eq.pipe_eq_i /\txeq_control_reg1_reg[1] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_drp.pipe_drp_i /\rate_reg1_reg[1] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Œ
xi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_eq.pipe_eq_i /\txeq_control_reg1_reg[1] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_drp.pipe_drp_i /\rate_reg1_reg[1] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Œ
xi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[4].pipe_eq.pipe_eq_i /\txeq_control_reg1_reg[1] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[4].pipe_drp.pipe_drp_i /\rate_reg1_reg[1] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Œ
xi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[5].pipe_eq.pipe_eq_i /\txeq_control_reg1_reg[1] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[5].pipe_drp.pipe_drp_i /\rate_reg1_reg[1] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Œ
xi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[6].pipe_eq.pipe_eq_i /\txeq_control_reg1_reg[1] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[6].pipe_drp.pipe_drp_i /\rate_reg1_reg[1] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Œ
xi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[7].pipe_eq.pipe_eq_i /\txeq_control_reg1_reg[1] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[7].pipe_drp.pipe_drp_i /\rate_reg1_reg[1] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‹
wi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_rate.pipe_rate_i /\rate_in_reg1_reg[1] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‹
wi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_rate.pipe_rate_i /\rate_in_reg1_reg[1] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‹
wi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_rate.pipe_rate_i /\rate_in_reg1_reg[1] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‹
wi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_rate.pipe_rate_i /\rate_in_reg1_reg[1] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‹
wi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[4].pipe_rate.pipe_rate_i /\rate_in_reg1_reg[1] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‹
wi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[5].pipe_rate.pipe_rate_i /\rate_in_reg1_reg[1] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‹
wi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[6].pipe_rate.pipe_rate_i /\rate_in_reg1_reg[1] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‹
wi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[7].pipe_rate.pipe_rate_i /\rate_in_reg1_reg[1] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_eq.pipe_eq_i /\txeq_preset_reg[4] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_eq.pipe_eq_i /\txeq_preset_reg[4] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_eq.pipe_eq_i /\txeq_preset_reg[4] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_eq.pipe_eq_i /\txeq_preset_reg[4] 2default:defaultZ8-3333
÷
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ž
zi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i /\addr_reg[6] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[4].pipe_eq.pipe_eq_i /\txeq_preset_reg[4] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[5].pipe_eq.pipe_eq_i /\txeq_preset_reg[4] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[6].pipe_eq.pipe_eq_i /\txeq_preset_reg[4] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
ri_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[7].pipe_eq.pipe_eq_i /\txeq_preset_reg[4] 2default:defaultZ8-3333
÷
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ž
zi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i /\addr_reg[6] 2default:defaultZ8-3333
†
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2
ˆi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.reg_turnoff_ok_reg 2default:defaultZ8-3333
ð
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‡
si_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_rate.pipe_rate_i /\rate_out_reg[2] 2default:defaultZ8-3333
ñ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ˆ
ti_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_rate.pipe_rate_i /\sysclksel_reg[1] 2default:defaultZ8-3333
÷
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2Ž
zi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_sync_i /\rxsync_fsm_disable.fsm_rx_reg[0] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Œ
xi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_sync_i /\rxsync_fsm_disable.rxdlyen_reg 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‹
wi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_user_i /\resetovrd_disble.reset_reg[4] 2default:defaultZ8-3333
ð
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‡
si_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_rate.pipe_rate_i /\rate_out_reg[2] 2default:defaultZ8-3333
ñ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ˆ
ti_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_rate.pipe_rate_i /\sysclksel_reg[1] 2default:defaultZ8-3333
í
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2„
pi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_sync_i /\txsync_fsm.txdlyen_reg 2default:defaultZ8-3333
÷
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2Ž
zi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_sync_i /\rxsync_fsm_disable.fsm_rx_reg[0] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Œ
xi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_sync_i /\rxsync_fsm_disable.rxdlyen_reg 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‹
wi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_user_i /\resetovrd_disble.reset_reg[4] 2default:defaultZ8-3333
ð
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‡
si_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_rate.pipe_rate_i /\rate_out_reg[2] 2default:defaultZ8-3333
ñ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ˆ
ti_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_rate.pipe_rate_i /\sysclksel_reg[1] 2default:defaultZ8-3333
í
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2„
pi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_sync_i /\txsync_fsm.txdlyen_reg 2default:defaultZ8-3333
÷
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2Ž
zi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_sync_i /\rxsync_fsm_disable.fsm_rx_reg[0] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Œ
xi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_sync_i /\rxsync_fsm_disable.rxdlyen_reg 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‹
wi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_user_i /\resetovrd_disble.reset_reg[4] 2default:defaultZ8-3333
ð
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‡
si_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_rate.pipe_rate_i /\rate_out_reg[2] 2default:defaultZ8-3333
ñ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ˆ
ti_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_rate.pipe_rate_i /\sysclksel_reg[1] 2default:defaultZ8-3333
í
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2„
pi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_sync_i /\txsync_fsm.txdlyen_reg 2default:defaultZ8-3333
÷
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2Ž
zi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_sync_i /\rxsync_fsm_disable.fsm_rx_reg[0] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Œ
xi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_sync_i /\rxsync_fsm_disable.rxdlyen_reg 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‹
wi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_user_i /\resetovrd_disble.reset_reg[4] 2default:defaultZ8-3333
ð
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‡
si_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[4].pipe_rate.pipe_rate_i /\rate_out_reg[2] 2default:defaultZ8-3333
ñ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ˆ
ti_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[4].pipe_rate.pipe_rate_i /\sysclksel_reg[1] 2default:defaultZ8-3333
í
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2„
pi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[4].pipe_sync_i /\txsync_fsm.txdlyen_reg 2default:defaultZ8-3333
÷
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2Ž
zi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[4].pipe_sync_i /\rxsync_fsm_disable.fsm_rx_reg[0] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Œ
xi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[4].pipe_sync_i /\rxsync_fsm_disable.rxdlyen_reg 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‹
wi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[4].pipe_user_i /\resetovrd_disble.reset_reg[4] 2default:defaultZ8-3333
ð
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‡
si_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[5].pipe_rate.pipe_rate_i /\rate_out_reg[2] 2default:defaultZ8-3333
ñ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ˆ
ti_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[5].pipe_rate.pipe_rate_i /\sysclksel_reg[1] 2default:defaultZ8-3333
í
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2„
pi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[5].pipe_sync_i /\txsync_fsm.txdlyen_reg 2default:defaultZ8-3333
÷
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2Ž
zi_24/\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i /\pipe_lane[5].pipe_sync_i /\rxsync_fsm_disable.fsm_rx_reg[0] 2default:defaultZ8-3333
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33332default:default2
1002default:defaultZ17-14
 
%s*synth2
|Finished Area Optimization : Time (s): cpu = 00:17:03 ; elapsed = 00:19:19 . Memory (MB): peak = 2529.531 ; gain = 1903.309
2default:default
Ï
$%s for constraint at line %s of %s.
3321*oasys2&
Empty through list2default:default2
1862default:default2V
B/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/xilinx/default.xdc2default:default2X
B/mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/xilinx/default.xdc2default:default2
1862default:default8@Z8-3321
x
%s*synth2i
Ucan't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT0": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKFBOUT": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT0B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT1": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT1B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT2": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT2B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT3": no such variable at line NOLINE of file NONE (auto generated)
2default:default
x
%s*synth2i
Ucan't read "CLKOUT3B": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT4": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT5": no such variable at line NOLINE of file NONE (auto generated)
2default:default
w
%s*synth2h
Tcan't read "CLKOUT6": no such variable at line NOLINE of file NONE (auto generated)
2default:default
¾
%s*synth2®
™incorrect set of required parameters for "create_generated_clock" at line 217 of file /mnt/nfs/var/nfs/ccross/ccross/audio/scemi/fpga/xilinx/default.xdc
2default:default
i
%s*synth2Z
F---------------------------------------------------------------------
2default:default
*
%s*synth2
Usage:
2default:default
<
%s*synth2-
  create_generated_clock
2default:default
/
%s*synth2 
    [-help]
2default:default
8
%s*synth2)
    [-name <String>]
2default:default
8
%s*synth2)
    [-source <List>]
2default:default
7
%s*synth2(
    [-edges <List>]
2default:default
:
%s*synth2+
    [-divide_by <Int>]
2default:default
<
%s*synth2-
    [-multiply_by <Int>]
2default:default
<
%s*synth2-
    [-edge_shift <List>]
2default:default
=
%s*synth2.
    [-duty_cycle <Float>]
2default:default
1
%s*synth2"
    [-invert]
2default:default
5
%s*synth2&
    port_pin_list
2default:default
.
%s*synth2
    [-add]
2default:default
>
%s*synth2/
    [-master_clock <List>]
2default:default
8
%s*synth2)
    [-combinational]
2default:default
=
%s*synth2.
    [{>|>>} <stdoutFile>]
2default:default
i
%s*synth2Z
F---------------------------------------------------------------------
2default:default
¯
%s*synth2Ÿ
ŠFinished Applying XDC Timing Constraints : Time (s): cpu = 00:17:25 ; elapsed = 00:19:44 . Memory (MB): peak = 2618.531 ; gain = 1992.309
2default:default
¢
%s*synth2’
~Finished Timing Optimization : Time (s): cpu = 00:18:16 ; elapsed = 00:20:42 . Memory (MB): peak = 2689.539 ; gain = 2063.316
2default:default
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_401392default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_397212default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_393032default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_388232default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_384052default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_379872default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_375692default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_370832default:default2
output2default:default2
O2default:defaultZ8-620
Æ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys23
\scemi_uclkgen/CLK_VAL_OUT_reg 2default:default23
\scemi_uclkgen/current_clk_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rxresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rxresetdone_reg1_reg 2default:defaultZ8-139
Ý
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2y
e\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/txresetdone_reg1_reg 2default:default2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txresetdone_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ä
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ù
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2
m\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/mmcm_lock_reg1_reg 2default:default2w
c\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
Ó
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-1392default:default2
1002default:defaultZ17-14
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_401392default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_397212default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_393032default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_388232default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_384052default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_379872default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_375692default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_370832default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_401392default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_397212default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_393032default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_388232default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_384052default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_379872default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_375692default:default2
output2default:default2
O2default:defaultZ8-620
Ø
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_370832default:default2
output2default:default2
O2default:defaultZ8-620
¾
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2K
7\scemi_bridge/pbb_dma_rd_buffer_queue_memory/RAM_reg_0 2default:defaultZ8-4480
¾
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2K
7\scemi_bridge/pbb_dma_rd_buffer_queue_memory/RAM_reg_1 2default:defaultZ8-4480
¾
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2K
7\scemi_bridge/pbb_dma_rd_buffer_queue_memory/RAM_reg_2 2default:defaultZ8-4480
¾
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2K
7\scemi_bridge/pbb_dma_wr_buffer_queue_memory/RAM_reg_0 2default:defaultZ8-4480
¾
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2K
7\scemi_bridge/pbb_dma_wr_buffer_queue_memory/RAM_reg_1 2default:defaultZ8-4480
¾
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2K
7\scemi_bridge/pbb_dma_wr_buffer_queue_memory/RAM_reg_2 2default:defaultZ8-4480
¡
%s*synth2‘
}Finished Technology Mapping : Time (s): cpu = 00:21:57 ; elapsed = 00:24:43 . Memory (MB): peak = 2821.391 ; gain = 2195.168
2default:default

@Design %s has %s max_fanout violations that cannot be satisfied.3743*oasys2
mkBridge2default:default2
202default:defaultZ8-4617
ß
'tying undriven pin %s:%s to constant 0
3295*oasys2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxsync_donem_reg2_reg_inferred 2default:default2
in02default:defaultZ8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2‰
u\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_en_reg1_reg_inferred 2default:default2
in02default:defaultZ8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2‰
u\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_en_reg2_reg_inferred 2default:default2
in02default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[17]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[16]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[15]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[14]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[13]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[12]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[11]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[10]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[9]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[8]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[7]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[6]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[5]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[4]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[3]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[2]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[1]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[0]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[17]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[16]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[15]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[14]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[13]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[12]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[11]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[10]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[9]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[8]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[7]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[6]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[5]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[4]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[3]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[2]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[1]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[0]2default:defaultZ8-3295
ç
'tying undriven pin %s:%s to constant 0
3295*oasys2‹
w\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_mode_reg1_reg_inferred 2default:default2
in02default:defaultZ8-3295
ç
'tying undriven pin %s:%s to constant 0
3295*oasys2‹
w\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_mode_reg2_reg_inferred 2default:default2
in02default:defaultZ8-3295
ì
'tying undriven pin %s:%s to constant 0
3295*oasys2
|\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/gen3_reg1_reg_inferred 2default:default2
in02default:defaultZ8-3295
ì
'tying undriven pin %s:%s to constant 0
3295*oasys2
|\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/gen3_reg2_reg_inferred 2default:default2
in02default:defaultZ8-3295
ñ
'tying undriven pin %s:%s to constant 0
3295*oasys2•
€\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/qplllock_reg1_reg_inferred 2default:default2
in02default:defaultZ8-3295
ñ
'tying undriven pin %s:%s to constant 0
3295*oasys2•
€\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/qplllock_reg2_reg_inferred 2default:default2
in02default:defaultZ8-3295
ß
'tying undriven pin %s:%s to constant 0
3295*oasys2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/rxsync_donem_reg2_reg_inferred 2default:default2
in02default:defaultZ8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2‰
u\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_en_reg1_reg_inferred 2default:default2
in02default:defaultZ8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2‰
u\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_en_reg2_reg_inferred 2default:default2
in02default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[17]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[16]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[15]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[14]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[13]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[12]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[11]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[10]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[9]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[8]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[7]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[6]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[5]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[4]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[3]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[2]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[1]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[0]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[17]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[16]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[15]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[14]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[13]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[12]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[11]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[10]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[9]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[8]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[7]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[6]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[5]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[4]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[3]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[2]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[1]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg_inferred 2default:default2
in0[0]2default:defaultZ8-3295
ç
'tying undriven pin %s:%s to constant 0
3295*oasys2‹
w\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_mode_reg1_reg_inferred 2default:default2
in02default:defaultZ8-3295
ç
'tying undriven pin %s:%s to constant 0
3295*oasys2‹
w\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_mode_reg2_reg_inferred 2default:default2
in02default:defaultZ8-3295
ß
'tying undriven pin %s:%s to constant 0
3295*oasys2ƒ
o\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/rxsync_donem_reg2_reg_inferred 2default:default2
in02default:defaultZ8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2‰
u\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_en_reg1_reg_inferred 2default:default2
in02default:defaultZ8-3295
å
'tying undriven pin %s:%s to constant 0
3295*oasys2‰
u\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_en_reg2_reg_inferred 2default:default2
in02default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[17]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[16]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[15]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[14]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[13]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[12]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[11]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[10]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[9]2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2Ž
z\scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg_inferred 2default:default2
in0[8]2default:defaultZ8-3295
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-32952default:default2
1002default:defaultZ17-14
º
4design has %s instantiated BUFGs while the %s is %s
3703*oasys2
132default:default2;
'limit set by the -bufg synthesis option2default:default2
122default:defaultZ8-4560
›
%s*synth2‹
wFinished IO Insertion : Time (s): cpu = 00:22:09 ; elapsed = 00:24:56 . Memory (MB): peak = 2821.391 ; gain = 2195.168
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
¬
%s*synth2œ
‡Finished Renaming Generated Instances : Time (s): cpu = 00:22:10 ; elapsed = 00:24:56 . Memory (MB): peak = 2821.391 ; gain = 2195.168
2default:default
©
%s*synth2™
„Finished Rebuilding User Hierarchy : Time (s): cpu = 00:22:21 ; elapsed = 00:25:08 . Memory (MB): peak = 2821.391 ; gain = 2195.168
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
;
%s*synth2,

Static Shift Register:
2default:default
Ç
%s*synth2·
¢+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
È
%s*synth2¸
£|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
2default:default
Ç
%s*synth2·
¢+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
È
%s*synth2¸
£|mkBridge    | scemi_dut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5] | 6      | 1     | YES          | NO                 | NO                | 1      | 0       | 
2default:default
È
%s*synth2¸
£+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
B
%s*synth23
+------+--------------+------+
2default:default
B
%s*synth23
|      |Cell          |Count |
2default:default
B
%s*synth23
+------+--------------+------+
2default:default
B
%s*synth23
|1     |BUFG          |    41|
2default:default
B
%s*synth23
|2     |BUFGCTRL      |     1|
2default:default
B
%s*synth23
|3     |CARRY4        |   438|
2default:default
B
%s*synth23
|4     |GTXE2_CHANNEL |     8|
2default:default
B
%s*synth23
|5     |GTXE2_COMMON  |     2|
2default:default
B
%s*synth23
|6     |IBUFDS_GTE2   |     1|
2default:default
B
%s*synth23
|7     |INV           |     9|
2default:default
B
%s*synth23
|8     |LUT1          |  1699|
2default:default
B
%s*synth23
|9     |LUT2          |  1635|
2default:default
B
%s*synth23
|10    |LUT3          |  2227|
2default:default
B
%s*synth23
|11    |LUT4          |  2463|
2default:default
B
%s*synth23
|12    |LUT5          |  5818|
2default:default
B
%s*synth23
|13    |LUT6          | 10736|
2default:default
B
%s*synth23
|14    |MMCME2_ADV    |     4|
2default:default
B
%s*synth23
|15    |MUXF7         |   344|
2default:default
B
%s*synth23
|16    |MUXF8         |    30|
2default:default
B
%s*synth23
|17    |PCIE_2_1      |     1|
2default:default
B
%s*synth23
|18    |RAM16X1D      |     1|
2default:default
B
%s*synth23
|19    |RAM32M        |    20|
2default:default
B
%s*synth23
|20    |RAMB36E1      |     6|
2default:default
B
%s*synth23
|21    |RAMB36E1_1    |     8|
2default:default
B
%s*synth23
|22    |SRL16E        |     1|
2default:default
B
%s*synth23
|23    |FDCE          |   312|
2default:default
B
%s*synth23
|24    |FDPE          |    80|
2default:default
B
%s*synth23
|25    |FDRE          | 14861|
2default:default
B
%s*synth23
|26    |FDSE          |   700|
2default:default
B
%s*synth23
|27    |IBUF          |    19|
2default:default
B
%s*synth23
|28    |IBUFDS        |     1|
2default:default
B
%s*synth23
|29    |OBUF          |    24|
2default:default
B
%s*synth23
+------+--------------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
›
%s*synth2‹
w+------+--------------------------------------------------------------+---------------------------------------+------+
2default:default
›
%s*synth2‹
w|      |Instance                                                      |Module                                 |Cells |
2default:default
›
%s*synth2‹
w+------+--------------------------------------------------------------+---------------------------------------+------+
2default:default
›
%s*synth2‹
w|1     |top                                                           |                                       | 41490|
2default:default
›
%s*synth2‹
w|2     |  scemi_1_outFifo                                             |FIFO2                                  |   526|
2default:default
›
%s*synth2‹
w|3     |  scemi_bridge                                                |mkPCIEtoBNoCSceMi_4                    | 19271|
2default:default
›
%s*synth2‹
w|4     |    pbb_arbiter                                               |mkTLPArbiter                           |  1803|
2default:default
›
%s*synth2‹
w|5     |      tlp_out_cfg_fifo                                        |FIFO2__parameterized0_188              |   637|
2default:default
›
%s*synth2‹
w|6     |      tlp_out_dma_fifo                                        |FIFO2__parameterized0_189              |   704|
2default:default
›
%s*synth2‹
w|7     |      tlp_out_fifo                                            |FIFO2__parameterized0_190              |   458|
2default:default
›
%s*synth2‹
w|8     |    pbb_csr_clock_control                                     |FIFO2__parameterized1_181              |    67|
2default:default
›
%s*synth2‹
w|9     |    pbb_csr_clock_status                                      |FIFO2__parameterized1_182              |    94|
2default:default
›
%s*synth2‹
w|10    |    pbb_csr_intr_info                                         |FIFO2__parameterized2                  |   337|
2default:default
›
%s*synth2‹
w|11    |    pbb_csr_rd_addr_queue                                     |FIFO2__parameterized3                  |   836|
2default:default
›
%s*synth2‹
w|12    |    pbb_dispatcher                                            |mkTLPDispatcher                        |  4335|
2default:default
›
%s*synth2‹
w|13    |      tlp_in_cfg_fifo                                         |FIFO2__parameterized0                  |  1924|
2default:default
›
%s*synth2‹
w|14    |      tlp_in_dma_fifo                                         |FIFO2__parameterized0_186              |  1817|
2default:default
›
%s*synth2‹
w|15    |      tlp_in_fifo                                             |FIFO2__parameterized0_187              |   592|
2default:default
›
%s*synth2‹
w|16    |    pbb_dma_dont_wait_out                                     |FIFO2__parameterized4_183              |    11|
2default:default
›
%s*synth2‹
w|17    |    pbb_dma_intr_info                                         |FIFO2__parameterized2_184              |   291|
2default:default
›
%s*synth2‹
w|18    |    pbb_dma_last_tag_queue                                    |SizedFIFO                              |   134|
2default:default
›
%s*synth2‹
w|19    |    pbb_dma_msg_len_out                                       |FIFO2__parameterized5                  |  1648|
2default:default
›
%s*synth2‹
w|20    |    pbb_dma_rd_buffer_queue_memory                            |BRAM2                                  |   176|
2default:default
›
%s*synth2‹
w|21    |    pbb_dma_wr_buffer_queue_memory                            |BRAM2_185                              |   221|
2default:default
›
%s*synth2‹
w|22    |  scemi_clk_port_scemi_clkgen                                 |MakeClock                              |     2|
2default:default
›
%s*synth2‹
w|23    |  scemi_clk_port_scemi_rstgen_inv_rstgen                      |MakeResetA                             |     2|
2default:default
›
%s*synth2‹
w|24    |    rstSync                                                   |SyncResetA_180                         |     2|
2default:default
›
%s*synth2‹
w|25    |  scemi_clk_port_scemi_rstgen_rstgen                          |MakeReset0                             |    19|
2default:default
›
%s*synth2‹
w|26    |  scemi_dut_dut_dutIfc_didreset                               |FIFO2__parameterized4                  |     7|
2default:default
›
%s*synth2‹
w|27    |  scemi_dut_dut_dutIfc_m_dut                                  |mkDutWrapper                           |  4884|
2default:default
›
%s*synth2‹
w|28    |    fromApSyncQ                                               |SyncFIFO_116                           |    53|
2default:default
›
%s*synth2‹
w|29    |    p_chunker_infifo                                          |FIFO2__parameterized6                  |     6|
2default:default
›
%s*synth2‹
w|30    |    p_chunker_outfifo                                         |FIFO2__parameterized7                  |     7|
2default:default
›
%s*synth2‹
w|31    |    p_fft                                                     |mkSynthesizedFFT                       |    12|
2default:default
›
%s*synth2‹
w|32    |      fft_fft_inputFIFO                                       |FIFO2__parameterized7_178              |     4|
2default:default
›
%s*synth2‹
w|33    |      fft_fft_outputFIFO                                      |FIFO2__parameterized7_179              |     8|
2default:default
›
%s*synth2‹
w|34    |    p_fir                                                     |mkSynthesizedFIRFilter                 |    48|
2default:default
›
%s*synth2‹
w|35    |      fir_infifo                                              |FIFO2__parameterized8_159              |     4|
2default:default
›
%s*synth2‹
w|36    |      fir_m_0                                                 |mkMultiplier                           |     4|
2default:default
›
%s*synth2‹
w|37    |        results                                               |FIFO2__parameterized1_177              |     4|
2default:default
›
%s*synth2‹
w|38    |      fir_m_1                                                 |mkMultiplier_160                       |     4|
2default:default
›
%s*synth2‹
w|39    |        results                                               |FIFO2__parameterized1_176              |     4|
2default:default
›
%s*synth2‹
w|40    |      fir_m_2                                                 |mkMultiplier_161                       |     6|
2default:default
›
%s*synth2‹
w|41    |        results                                               |FIFO2__parameterized1_175              |     6|
2default:default
›
%s*synth2‹
w|42    |      fir_m_3                                                 |mkMultiplier_162                       |     4|
2default:default
›
%s*synth2‹
w|43    |        results                                               |FIFO2__parameterized1_174              |     4|
2default:default
›
%s*synth2‹
w|44    |      fir_m_4                                                 |mkMultiplier_163                       |     4|
2default:default
›
%s*synth2‹
w|45    |        results                                               |FIFO2__parameterized1_173              |     4|
2default:default
›
%s*synth2‹
w|46    |      fir_m_5                                                 |mkMultiplier_164                       |     5|
2default:default
›
%s*synth2‹
w|47    |        results                                               |FIFO2__parameterized1_172              |     5|
2default:default
›
%s*synth2‹
w|48    |      fir_m_6                                                 |mkMultiplier_165                       |     4|
2default:default
›
%s*synth2‹
w|49    |        results                                               |FIFO2__parameterized1_171              |     4|
2default:default
›
%s*synth2‹
w|50    |      fir_m_7                                                 |mkMultiplier_166                       |     5|
2default:default
›
%s*synth2‹
w|51    |        results                                               |FIFO2__parameterized1_170              |     5|
2default:default
›
%s*synth2‹
w|52    |      fir_m_8                                                 |mkMultiplier_167                       |     4|
2default:default
›
%s*synth2‹
w|53    |        results                                               |FIFO2__parameterized1_169              |     4|
2default:default
›
%s*synth2‹
w|54    |      fir_outfifo                                             |FIFO2__parameterized8_168              |     4|
2default:default
›
%s*synth2‹
w|55    |    p_from_mp                                                 |mkSynthesizedFromMP                    |   200|
2default:default
›
%s*synth2‹
w|56    |      from_mp_cordicFromMP_0_infifo                           |FIFO2__parameterized9_141              |     7|
2default:default
›
%s*synth2‹
w|57    |      from_mp_cordicFromMP_0_outfifo                          |FIFO2__parameterized6_142              |     6|
2default:default
›
%s*synth2‹
w|58    |      from_mp_cordicFromMP_1_infifo                           |FIFO2__parameterized9_143              |     7|
2default:default
›
%s*synth2‹
w|59    |      from_mp_cordicFromMP_1_outfifo                          |FIFO2__parameterized6_144              |     8|
2default:default
›
%s*synth2‹
w|60    |      from_mp_cordicFromMP_2_infifo                           |FIFO2__parameterized9_145              |    10|
2default:default
›
%s*synth2‹
w|61    |      from_mp_cordicFromMP_2_outfifo                          |FIFO2__parameterized6_146              |    12|
2default:default
›
%s*synth2‹
w|62    |      from_mp_cordicFromMP_3_infifo                           |FIFO2__parameterized9_147              |     7|
2default:default
›
%s*synth2‹
w|63    |      from_mp_cordicFromMP_3_outfifo                          |FIFO2__parameterized6_148              |     6|
2default:default
›
%s*synth2‹
w|64    |      from_mp_cordicFromMP_4_infifo                           |FIFO2__parameterized9_149              |     7|
2default:default
›
%s*synth2‹
w|65    |      from_mp_cordicFromMP_4_outfifo                          |FIFO2__parameterized6_150              |     6|
2default:default
›
%s*synth2‹
w|66    |      from_mp_cordicFromMP_5_infifo                           |FIFO2__parameterized9_151              |     7|
2default:default
›
%s*synth2‹
w|67    |      from_mp_cordicFromMP_5_outfifo                          |FIFO2__parameterized6_152              |     6|
2default:default
›
%s*synth2‹
w|68    |      from_mp_cordicFromMP_6_infifo                           |FIFO2__parameterized9_153              |     7|
2default:default
›
%s*synth2‹
w|69    |      from_mp_cordicFromMP_6_outfifo                          |FIFO2__parameterized6_154              |     5|
2default:default
›
%s*synth2‹
w|70    |      from_mp_cordicFromMP_7_infifo                           |FIFO2__parameterized9_155              |     7|
2default:default
›
%s*synth2‹
w|71    |      from_mp_cordicFromMP_7_outfifo                          |FIFO2__parameterized6_156              |     6|
2default:default
›
%s*synth2‹
w|72    |      from_mp_inputFIFO                                       |FIFO2__parameterized10_157             |     5|
2default:default
›
%s*synth2‹
w|73    |      from_mp_outputFIFO                                      |FIFO2__parameterized7_158              |     4|
2default:default
›
%s*synth2‹
w|74    |    p_ifft                                                    |mkSynthesizedIFFT                      |   353|
2default:default
›
%s*synth2‹
w|75    |      ifft_fft_fft_inputFIFO                                  |FIFO2__parameterized7_138              |     4|
2default:default
›
%s*synth2‹
w|76    |      ifft_fft_fft_outputFIFO                                 |FIFO2__parameterized7_139              |   116|
2default:default
›
%s*synth2‹
w|77    |      ifft_outfifo                                            |FIFO2__parameterized7_140              |   232|
2default:default
›
%s*synth2‹
w|78    |    p_pitchadjust                                             |mkSynthesizedPitchAdjust               |     9|
2default:default
›
%s*synth2‹
w|79    |      pitchadjust_inputFIFO                                   |FIFO2__parameterized10_136             |     4|
2default:default
›
%s*synth2‹
w|80    |      pitchadjust_outputFIFO                                  |FIFO2__parameterized10_137             |     5|
2default:default
›
%s*synth2‹
w|81    |    p_splitter_infifo                                         |FIFO2__parameterized7_117              |   278|
2default:default
›
%s*synth2‹
w|82    |    p_splitter_outfifo                                        |FIFO2__parameterized6_118              |    42|
2default:default
›
%s*synth2‹
w|83    |    p_to_mp                                                   |mkSynthesizedToMP                      |  3829|
2default:default
›
%s*synth2‹
w|84    |      to_mp_cordictomp_0_infifo                               |FIFO2__parameterized6_120              |   265|
2default:default
›
%s*synth2‹
w|85    |      to_mp_cordictomp_0_outfifo                              |FIFO2__parameterized9                  |     6|
2default:default
›
%s*synth2‹
w|86    |      to_mp_cordictomp_1_infifo                               |FIFO2__parameterized6_121              |   265|
2default:default
›
%s*synth2‹
w|87    |      to_mp_cordictomp_1_outfifo                              |FIFO2__parameterized9_122              |     6|
2default:default
›
%s*synth2‹
w|88    |      to_mp_cordictomp_2_infifo                               |FIFO2__parameterized6_123              |   274|
2default:default
›
%s*synth2‹
w|89    |      to_mp_cordictomp_2_outfifo                              |FIFO2__parameterized9_124              |     6|
2default:default
›
%s*synth2‹
w|90    |      to_mp_cordictomp_3_infifo                               |FIFO2__parameterized6_125              |   265|
2default:default
›
%s*synth2‹
w|91    |      to_mp_cordictomp_3_outfifo                              |FIFO2__parameterized9_126              |     6|
2default:default
›
%s*synth2‹
w|92    |      to_mp_cordictomp_4_infifo                               |FIFO2__parameterized6_127              |   262|
2default:default
›
%s*synth2‹
w|93    |      to_mp_cordictomp_4_outfifo                              |FIFO2__parameterized9_128              |    11|
2default:default
›
%s*synth2‹
w|94    |      to_mp_cordictomp_5_infifo                               |FIFO2__parameterized6_129              |   260|
2default:default
›
%s*synth2‹
w|95    |      to_mp_cordictomp_5_outfifo                              |FIFO2__parameterized9_130              |    11|
2default:default
›
%s*synth2‹
w|96    |      to_mp_cordictomp_6_infifo                               |FIFO2__parameterized6_131              |   267|
2default:default
›
%s*synth2‹
w|97    |      to_mp_cordictomp_6_outfifo                              |FIFO2__parameterized9_132              |    15|
2default:default
›
%s*synth2‹
w|98    |      to_mp_cordictomp_7_infifo                               |FIFO2__parameterized6_133              |   268|
2default:default
›
%s*synth2‹
w|99    |      to_mp_cordictomp_7_outfifo                              |FIFO2__parameterized9_134              |    12|
2default:default
›
%s*synth2‹
w|100   |      to_mp_inputFIFO                                         |FIFO2__parameterized7_135              |  1036|
2default:default
›
%s*synth2‹
w|101   |      to_mp_outputFIFO                                        |FIFO2__parameterized10                 |     5|
2default:default
›
%s*synth2‹
w|102   |    rst_usr                                                   |SyncResetA__parameterized1             |    10|
2default:default
›
%s*synth2‹
w|103   |    toApSyncQ                                                 |SyncFIFO_119                           |    31|
2default:default
›
%s*synth2‹
w|104   |  scemi_dut_dut_dutIfc_myrst                                  |MakeResetA__parameterized0             |    10|
2default:default
›
%s*synth2‹
w|105   |    rstSync                                                   |SyncResetA__parameterized2             |     9|
2default:default
›
%s*synth2‹
w|106   |  scemi_dut_dut_prb_control_ackFifo                           |FIFO2__parameterized1                  |   215|
2default:default
›
%s*synth2‹
w|107   |  scemi_dut_dut_prb_control_control_in_buffer_empty_sp        |SyncHandshake                          |    13|
2default:default
›
%s*synth2‹
w|108   |  scemi_dut_dut_prb_control_control_in_buffer_full_sp         |SyncHandshake_0                        |     9|
2default:default
›
%s*synth2‹
w|109   |  scemi_dut_dut_prb_control_control_in_ending_reset           |SyncPulse                              |     6|
2default:default
›
%s*synth2‹
w|110   |  scemi_dut_dut_prb_control_control_in_next_sp                |SyncHandshake_1                        |    12|
2default:default
›
%s*synth2‹
w|111   |  scemi_dut_dut_prb_control_control_in_starting_reset         |SyncPulse_2                            |     5|
2default:default
›
%s*synth2‹
w|112   |  scemi_dut_dut_prb_control_control_in_wait_sp                |SyncHandshake_3                        |    10|
2default:default
›
%s*synth2‹
w|113   |  scemi_dut_dut_prb_control_data_out_finished                 |SyncHandshake_4                        |    19|
2default:default
›
%s*synth2‹
w|114   |  scemi_dut_dut_prb_control_data_out_next                     |SyncHandshake_5                        |     8|
2default:default
›
%s*synth2‹
w|115   |  scemi_dut_dut_prb_control_enff                              |FIFO2__parameterized11                 |   105|
2default:default
›
%s*synth2‹
w|116   |  scemi_dut_softrst_req_inport_buffer_empty_sp                |SyncHandshake_6                        |    16|
2default:default
›
%s*synth2‹
w|117   |  scemi_dut_softrst_req_inport_buffer_full_sp                 |SyncHandshake_7                        |    10|
2default:default
›
%s*synth2‹
w|118   |  scemi_dut_softrst_req_inport_ending_reset                   |SyncPulse_8                            |     6|
2default:default
›
%s*synth2‹
w|119   |  scemi_dut_softrst_req_inport_next_sp                        |SyncHandshake_9                        |    11|
2default:default
›
%s*synth2‹
w|120   |  scemi_dut_softrst_req_inport_starting_reset                 |SyncPulse_10                           |     5|
2default:default
›
%s*synth2‹
w|121   |  scemi_dut_softrst_req_inport_wait_sp                        |SyncHandshake_11                       |    13|
2default:default
›
%s*synth2‹
w|122   |  scemi_dut_softrst_req_res_fifo                              |SyncFIFO__parameterized0               |    33|
2default:default
›
%s*synth2‹
w|123   |  scemi_dut_softrst_resp_outport_finished                     |SyncHandshake_12                       |   691|
2default:default
›
%s*synth2‹
w|124   |  scemi_dut_softrst_resp_outport_next                         |SyncHandshake_13                       |     6|
2default:default
›
%s*synth2‹
w|125   |  scemi_dut_softrst_resp_res_fifo                             |SyncFIFO__parameterized0_14            |    39|
2default:default
›
%s*synth2‹
w|126   |  scemi_epReset125                                            |SyncResetA__parameterized3             |    11|
2default:default
›
%s*synth2‹
w|127   |  scemi_epReset250                                            |SyncResetA__parameterized3_15          |     6|
2default:default
›
%s*synth2‹
w|128   |  scemi_fToBridgeBeat                                         |FIFOL1                                 |    44|
2default:default
›
%s*synth2‹
w|129   |  scemi_inFifo                                                |FIFO2_16                               |   519|
2default:default
›
%s*synth2‹
w|130   |  scemi_init_state_msgFIFO                                    |SyncFIFO__parameterized1               |   158|
2default:default
›
%s*synth2‹
w|131   |  scemi_network_status                                        |MakeResetA__parameterized1             |     8|
2default:default
›
%s*synth2‹
w|132   |    rstSync                                                   |SyncResetA__parameterized4             |     7|
2default:default
›
%s*synth2‹
w|133   |  scemi_pcie_ep                                               |xilinx_v7_pcie_wrapper                 | 10318|
2default:default
›
%s*synth2‹
w|134   |    \ext_clk.pipe_clock_i                                     |pcie_7x_v1_10_pipe_clock               |    29|
2default:default
›
%s*synth2‹
w|135   |    pcie_7x_v1_10_i                                           |pcie_7x_v1_10                          | 10289|
2default:default
›
%s*synth2‹
w|136   |      gt_top_i                                                |pcie_7x_v1_10_gt_top                   |  9235|
2default:default
›
%s*synth2‹
w|137   |        \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst     |pcie_7x_v1_10_gt_rx_valid_filter_7x    |    52|
2default:default
›
%s*synth2‹
w|138   |        \gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst     |pcie_7x_v1_10_gt_rx_valid_filter_7x_58 |    51|
2default:default
›
%s*synth2‹
w|139   |        \gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst     |pcie_7x_v1_10_gt_rx_valid_filter_7x_59 |    51|
2default:default
›
%s*synth2‹
w|140   |        \gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst     |pcie_7x_v1_10_gt_rx_valid_filter_7x_60 |    52|
2default:default
›
%s*synth2‹
w|141   |        \gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst     |pcie_7x_v1_10_gt_rx_valid_filter_7x_61 |    52|
2default:default
›
%s*synth2‹
w|142   |        \gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst     |pcie_7x_v1_10_gt_rx_valid_filter_7x_62 |    51|
2default:default
›
%s*synth2‹
w|143   |        \gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst     |pcie_7x_v1_10_gt_rx_valid_filter_7x_63 |    51|
2default:default
›
%s*synth2‹
w|144   |        \gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst     |pcie_7x_v1_10_gt_rx_valid_filter_7x_64 |    53|
2default:default
›
%s*synth2‹
w|145   |        pipe_wrapper_i                                        |pcie_7x_v1_10_pipe_wrapper             |  8811|
2default:default
›
%s*synth2‹
w|146   |          \pipe_lane[0].gt_wrapper_i                          |pcie_7x_v1_10_gt_wrapper               |     4|
2default:default
›
%s*synth2‹
w|147   |          \pipe_lane[0].pipe_drp.pipe_drp_i                   |pcie_7x_v1_10_pipe_drp                 |   152|
2default:default
›
%s*synth2‹
w|148   |          \pipe_lane[0].pipe_eq.pipe_eq_i                     |pcie_7x_v1_10_pipe_eq                  |   535|
2default:default
›
%s*synth2‹
w|149   |            rxeq_scan_i                                       |pcie_7x_v1_10_rxeq_scan_115            |   192|
2default:default
›
%s*synth2‹
w|150   |          \pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i      |pcie_7x_v1_10_qpll_drp                 |   142|
2default:default
›
%s*synth2‹
w|151   |          \pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i  |pcie_7x_v1_10_qpll_wrapper             |     1|
2default:default
›
%s*synth2‹
w|152   |          \pipe_lane[0].pipe_rate.pipe_rate_i                 |pcie_7x_v1_10_pipe_rate                |   150|
2default:default
›
%s*synth2‹
w|153   |          \pipe_lane[0].pipe_sync_i                           |pcie_7x_v1_10_pipe_sync                |    64|
2default:default
›
%s*synth2‹
w|154   |          \pipe_lane[0].pipe_user_i                           |pcie_7x_v1_10_pipe_user                |   119|
2default:default
›
%s*synth2‹
w|155   |          \pipe_lane[1].gt_wrapper_i                          |pcie_7x_v1_10_gt_wrapper_65            |     4|
2default:default
›
%s*synth2‹
w|156   |          \pipe_lane[1].pipe_drp.pipe_drp_i                   |pcie_7x_v1_10_pipe_drp_66              |   152|
2default:default
›
%s*synth2‹
w|157   |          \pipe_lane[1].pipe_eq.pipe_eq_i                     |pcie_7x_v1_10_pipe_eq_67               |   535|
2default:default
›
%s*synth2‹
w|158   |            rxeq_scan_i                                       |pcie_7x_v1_10_rxeq_scan_114            |   192|
2default:default
›
%s*synth2‹
w|159   |          \pipe_lane[1].pipe_rate.pipe_rate_i                 |pcie_7x_v1_10_pipe_rate_68             |   150|
2default:default
›
%s*synth2‹
w|160   |          \pipe_lane[1].pipe_sync_i                           |pcie_7x_v1_10_pipe_sync_69             |    57|
2default:default
›
%s*synth2‹
w|161   |          \pipe_lane[1].pipe_user_i                           |pcie_7x_v1_10_pipe_user_70             |   119|
2default:default
›
%s*synth2‹
w|162   |          \pipe_lane[2].gt_wrapper_i                          |pcie_7x_v1_10_gt_wrapper_71            |     6|
2default:default
›
%s*synth2‹
w|163   |          \pipe_lane[2].pipe_drp.pipe_drp_i                   |pcie_7x_v1_10_pipe_drp_72              |   152|
2default:default
›
%s*synth2‹
w|164   |          \pipe_lane[2].pipe_eq.pipe_eq_i                     |pcie_7x_v1_10_pipe_eq_73               |   535|
2default:default
›
%s*synth2‹
w|165   |            rxeq_scan_i                                       |pcie_7x_v1_10_rxeq_scan_113            |   192|
2default:default
›
%s*synth2‹
w|166   |          \pipe_lane[2].pipe_rate.pipe_rate_i                 |pcie_7x_v1_10_pipe_rate_74             |   150|
2default:default
›
%s*synth2‹
w|167   |          \pipe_lane[2].pipe_sync_i                           |pcie_7x_v1_10_pipe_sync_75             |    57|
2default:default
›
%s*synth2‹
w|168   |          \pipe_lane[2].pipe_user_i                           |pcie_7x_v1_10_pipe_user_76             |   119|
2default:default
›
%s*synth2‹
w|169   |          \pipe_lane[3].gt_wrapper_i                          |pcie_7x_v1_10_gt_wrapper_77            |     4|
2default:default
›
%s*synth2‹
w|170   |          \pipe_lane[3].pipe_drp.pipe_drp_i                   |pcie_7x_v1_10_pipe_drp_78              |   152|
2default:default
›
%s*synth2‹
w|171   |          \pipe_lane[3].pipe_eq.pipe_eq_i                     |pcie_7x_v1_10_pipe_eq_79               |   535|
2default:default
›
%s*synth2‹
w|172   |            rxeq_scan_i                                       |pcie_7x_v1_10_rxeq_scan_112            |   192|
2default:default
›
%s*synth2‹
w|173   |          \pipe_lane[3].pipe_rate.pipe_rate_i                 |pcie_7x_v1_10_pipe_rate_80             |   150|
2default:default
›
%s*synth2‹
w|174   |          \pipe_lane[3].pipe_sync_i                           |pcie_7x_v1_10_pipe_sync_81             |    57|
2default:default
›
%s*synth2‹
w|175   |          \pipe_lane[3].pipe_user_i                           |pcie_7x_v1_10_pipe_user_82             |   119|
2default:default
›
%s*synth2‹
w|176   |          \pipe_lane[4].gt_wrapper_i                          |pcie_7x_v1_10_gt_wrapper_83            |     6|
2default:default
›
%s*synth2‹
w|177   |          \pipe_lane[4].pipe_drp.pipe_drp_i                   |pcie_7x_v1_10_pipe_drp_84              |   152|
2default:default
›
%s*synth2‹
w|178   |          \pipe_lane[4].pipe_eq.pipe_eq_i                     |pcie_7x_v1_10_pipe_eq_85               |   535|
2default:default
›
%s*synth2‹
w|179   |            rxeq_scan_i                                       |pcie_7x_v1_10_rxeq_scan_111            |   192|
2default:default
›
%s*synth2‹
w|180   |          \pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i      |pcie_7x_v1_10_qpll_drp_86              |   144|
2default:default
›
%s*synth2‹
w|181   |          \pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i  |pcie_7x_v1_10_qpll_wrapper_87          |     1|
2default:default
›
%s*synth2‹
w|182   |          \pipe_lane[4].pipe_rate.pipe_rate_i                 |pcie_7x_v1_10_pipe_rate_88             |   150|
2default:default
›
%s*synth2‹
w|183   |          \pipe_lane[4].pipe_sync_i                           |pcie_7x_v1_10_pipe_sync_89             |    57|
2default:default
›
%s*synth2‹
w|184   |          \pipe_lane[4].pipe_user_i                           |pcie_7x_v1_10_pipe_user_90             |   120|
2default:default
›
%s*synth2‹
w|185   |          \pipe_lane[5].gt_wrapper_i                          |pcie_7x_v1_10_gt_wrapper_91            |     6|
2default:default
›
%s*synth2‹
w|186   |          \pipe_lane[5].pipe_drp.pipe_drp_i                   |pcie_7x_v1_10_pipe_drp_92              |   152|
2default:default
›
%s*synth2‹
w|187   |          \pipe_lane[5].pipe_eq.pipe_eq_i                     |pcie_7x_v1_10_pipe_eq_93               |   535|
2default:default
›
%s*synth2‹
w|188   |            rxeq_scan_i                                       |pcie_7x_v1_10_rxeq_scan_110            |   192|
2default:default
›
%s*synth2‹
w|189   |          \pipe_lane[5].pipe_rate.pipe_rate_i                 |pcie_7x_v1_10_pipe_rate_94             |   150|
2default:default
›
%s*synth2‹
w|190   |          \pipe_lane[5].pipe_sync_i                           |pcie_7x_v1_10_pipe_sync_95             |    57|
2default:default
›
%s*synth2‹
w|191   |          \pipe_lane[5].pipe_user_i                           |pcie_7x_v1_10_pipe_user_96             |   120|
2default:default
›
%s*synth2‹
w|192   |          \pipe_lane[6].gt_wrapper_i                          |pcie_7x_v1_10_gt_wrapper_97            |    10|
2default:default
›
%s*synth2‹
w|193   |          \pipe_lane[6].pipe_drp.pipe_drp_i                   |pcie_7x_v1_10_pipe_drp_98              |   152|
2default:default
›
%s*synth2‹
w|194   |          \pipe_lane[6].pipe_eq.pipe_eq_i                     |pcie_7x_v1_10_pipe_eq_99               |   535|
2default:default
›
%s*synth2‹
w|195   |            rxeq_scan_i                                       |pcie_7x_v1_10_rxeq_scan_109            |   192|
2default:default
›
%s*synth2‹
w|196   |          \pipe_lane[6].pipe_rate.pipe_rate_i                 |pcie_7x_v1_10_pipe_rate_100            |   150|
2default:default
›
%s*synth2‹
w|197   |          \pipe_lane[6].pipe_sync_i                           |pcie_7x_v1_10_pipe_sync_101            |    57|
2default:default
›
%s*synth2‹
w|198   |          \pipe_lane[6].pipe_user_i                           |pcie_7x_v1_10_pipe_user_102            |   124|
2default:default
›
%s*synth2‹
w|199   |          \pipe_lane[7].gt_wrapper_i                          |pcie_7x_v1_10_gt_wrapper_103           |     6|
2default:default
›
%s*synth2‹
w|200   |          \pipe_lane[7].pipe_drp.pipe_drp_i                   |pcie_7x_v1_10_pipe_drp_104             |   153|
2default:default
›
%s*synth2‹
w|201   |          \pipe_lane[7].pipe_eq.pipe_eq_i                     |pcie_7x_v1_10_pipe_eq_105              |   535|
2default:default
›
%s*synth2‹
w|202   |            rxeq_scan_i                                       |pcie_7x_v1_10_rxeq_scan                |   192|
2default:default
›
%s*synth2‹
w|203   |          \pipe_lane[7].pipe_rate.pipe_rate_i                 |pcie_7x_v1_10_pipe_rate_106            |   150|
2default:default
›
%s*synth2‹
w|204   |          \pipe_lane[7].pipe_sync_i                           |pcie_7x_v1_10_pipe_sync_107            |    61|
2default:default
›
%s*synth2‹
w|205   |          \pipe_lane[7].pipe_user_i                           |pcie_7x_v1_10_pipe_user_108            |   119|
2default:default
›
%s*synth2‹
w|206   |          \pipe_reset.pipe_reset_i                            |pcie_7x_v1_10_pipe_reset               |   255|
2default:default
›
%s*synth2‹
w|207   |          \qpll_reset.qpll_reset_i                            |pcie_7x_v1_10_qpll_reset               |    97|
2default:default
›
%s*synth2‹
w|208   |      pcie_top_i                                              |pcie_7x_v1_10_pcie_top                 |  1045|
2default:default
›
%s*synth2‹
w|209   |        axi_basic_top                                         |pcie_7x_v1_10_axi_basic_top            |   582|
2default:default
›
%s*synth2‹
w|210   |          rx_inst                                             |pcie_7x_v1_10_axi_basic_rx             |   462|
2default:default
›
%s*synth2‹
w|211   |            rx_null_gen_inst                                  |pcie_7x_v1_10_axi_basic_rx_null_gen    |    60|
2default:default
›
%s*synth2‹
w|212   |            rx_pipeline_inst                                  |pcie_7x_v1_10_axi_basic_rx_pipeline    |   402|
2default:default
›
%s*synth2‹
w|213   |          tx_inst                                             |pcie_7x_v1_10_axi_basic_tx             |   120|
2default:default
›
%s*synth2‹
w|214   |            \thrtl_ctl_enabled.tx_thrl_ctl_inst               |pcie_7x_v1_10_axi_basic_tx_thrtl_ctl   |    45|
2default:default
›
%s*synth2‹
w|215   |            tx_pipeline_inst                                  |pcie_7x_v1_10_axi_basic_tx_pipeline    |    75|
2default:default
›
%s*synth2‹
w|216   |        pcie_7x_i                                             |pcie_7x_v1_10_pcie_7x                  |    37|
2default:default
›
%s*synth2‹
w|217   |          pcie_bram_top                                       |pcie_7x_v1_10_pcie_bram_top_7x         |     8|
2default:default
›
%s*synth2‹
w|218   |            pcie_brams_rx                                     |pcie_7x_v1_10_pcie_brams_7x            |     4|
2default:default
›
%s*synth2‹
w|219   |              \brams[0].ram                                   |pcie_7x_v1_10_pcie_bram_7x_50          |     1|
2default:default
›
%s*synth2‹
w|220   |                \use_tdp.ramb36                               |BRAM_TDP_MACRO_57                      |     1|
2default:default
›
%s*synth2‹
w|221   |              \brams[1].ram                                   |pcie_7x_v1_10_pcie_bram_7x_51          |     1|
2default:default
›
%s*synth2‹
w|222   |                \use_tdp.ramb36                               |BRAM_TDP_MACRO_56                      |     1|
2default:default
›
%s*synth2‹
w|223   |              \brams[2].ram                                   |pcie_7x_v1_10_pcie_bram_7x_52          |     1|
2default:default
›
%s*synth2‹
w|224   |                \use_tdp.ramb36                               |BRAM_TDP_MACRO_55                      |     1|
2default:default
›
%s*synth2‹
w|225   |              \brams[3].ram                                   |pcie_7x_v1_10_pcie_bram_7x_53          |     1|
2default:default
›
%s*synth2‹
w|226   |                \use_tdp.ramb36                               |BRAM_TDP_MACRO_54                      |     1|
2default:default
›
%s*synth2‹
w|227   |            pcie_brams_tx                                     |pcie_7x_v1_10_pcie_brams_7x_43         |     4|
2default:default
›
%s*synth2‹
w|228   |              \brams[0].ram                                   |pcie_7x_v1_10_pcie_bram_7x             |     1|
2default:default
›
%s*synth2‹
w|229   |                \use_tdp.ramb36                               |BRAM_TDP_MACRO_49                      |     1|
2default:default
›
%s*synth2‹
w|230   |              \brams[1].ram                                   |pcie_7x_v1_10_pcie_bram_7x_44          |     1|
2default:default
›
%s*synth2‹
w|231   |                \use_tdp.ramb36                               |BRAM_TDP_MACRO_48                      |     1|
2default:default
›
%s*synth2‹
w|232   |              \brams[2].ram                                   |pcie_7x_v1_10_pcie_bram_7x_45          |     1|
2default:default
›
%s*synth2‹
w|233   |                \use_tdp.ramb36                               |BRAM_TDP_MACRO_47                      |     1|
2default:default
›
%s*synth2‹
w|234   |              \brams[3].ram                                   |pcie_7x_v1_10_pcie_bram_7x_46          |     1|
2default:default
›
%s*synth2‹
w|235   |                \use_tdp.ramb36                               |BRAM_TDP_MACRO                         |     1|
2default:default
›
%s*synth2‹
w|236   |        pcie_pipe_pipeline_i                                  |pcie_7x_v1_10_pcie_pipe_pipeline       |   405|
2default:default
›
%s*synth2‹
w|237   |          \pipe_2_lane.pipe_lane_1_i                          |pcie_7x_v1_10_pcie_pipe_lane           |    48|
2default:default
›
%s*synth2‹
w|238   |          \pipe_4_lane.pipe_lane_2_i                          |pcie_7x_v1_10_pcie_pipe_lane_36        |    48|
2default:default
›
%s*synth2‹
w|239   |          \pipe_4_lane.pipe_lane_3_i                          |pcie_7x_v1_10_pcie_pipe_lane_37        |    48|
2default:default
›
%s*synth2‹
w|240   |          \pipe_8_lane.pipe_lane_4_i                          |pcie_7x_v1_10_pcie_pipe_lane_38        |    48|
2default:default
›
%s*synth2‹
w|241   |          \pipe_8_lane.pipe_lane_5_i                          |pcie_7x_v1_10_pcie_pipe_lane_39        |    48|
2default:default
›
%s*synth2‹
w|242   |          \pipe_8_lane.pipe_lane_6_i                          |pcie_7x_v1_10_pcie_pipe_lane_40        |    48|
2default:default
›
%s*synth2‹
w|243   |          \pipe_8_lane.pipe_lane_7_i                          |pcie_7x_v1_10_pcie_pipe_lane_41        |    48|
2default:default
›
%s*synth2‹
w|244   |          pipe_lane_0_i                                       |pcie_7x_v1_10_pcie_pipe_lane_42        |    48|
2default:default
›
%s*synth2‹
w|245   |          pipe_misc_i                                         |pcie_7x_v1_10_pcie_pipe_misc           |    21|
2default:default
›
%s*synth2‹
w|246   |  scemi_processor_req_inport_buffer_empty_sp                  |SyncHandshake_17                       |    16|
2default:default
›
%s*synth2‹
w|247   |  scemi_processor_req_inport_buffer_full_sp                   |SyncHandshake_18                       |    10|
2default:default
›
%s*synth2‹
w|248   |  scemi_processor_req_inport_ending_reset                     |SyncPulse_19                           |     6|
2default:default
›
%s*synth2‹
w|249   |  scemi_processor_req_inport_next_sp                          |SyncHandshake_20                       |    16|
2default:default
›
%s*synth2‹
w|250   |  scemi_processor_req_inport_starting_reset                   |SyncPulse_21                           |     5|
2default:default
›
%s*synth2‹
w|251   |  scemi_processor_req_inport_wait_sp                          |SyncHandshake_22                       |     8|
2default:default
›
%s*synth2‹
w|252   |  scemi_processor_req_res_fifo                                |SyncFIFO                               |    32|
2default:default
›
%s*synth2‹
w|253   |  scemi_processor_resp_outport_finished                       |SyncHandshake_23                       |     9|
2default:default
›
%s*synth2‹
w|254   |  scemi_processor_resp_outport_next                           |SyncHandshake_24                       |     6|
2default:default
›
%s*synth2‹
w|255   |  scemi_processor_resp_res_fifo                               |SyncFIFO_25                            |    56|
2default:default
›
%s*synth2‹
w|256   |  scemi_rstgen_inv_rstgen                                     |MakeResetA_26                          |     5|
2default:default
›
%s*synth2‹
w|257   |    rstSync                                                   |SyncResetA                             |     4|
2default:default
›
%s*synth2‹
w|258   |  scemi_scemi_clkgen_fRequest                                 |FIFO2__parameterized12                 |   296|
2default:default
›
%s*synth2‹
w|259   |  scemi_scemi_clkgen_fResponse                                |FIFO2__parameterized8                  |    38|
2default:default
›
%s*synth2‹
w|260   |  scemi_shutdown_ctrl_in_buffer_empty_sp                      |SyncHandshake_27                       |    13|
2default:default
›
%s*synth2‹
w|261   |  scemi_shutdown_ctrl_in_buffer_full_sp                       |SyncHandshake_28                       |     9|
2default:default
›
%s*synth2‹
w|262   |  scemi_shutdown_ctrl_in_ending_reset                         |SyncPulse_29                           |     6|
2default:default
›
%s*synth2‹
w|263   |  scemi_shutdown_ctrl_in_next_sp                              |SyncHandshake_30                       |    13|
2default:default
›
%s*synth2‹
w|264   |  scemi_shutdown_ctrl_in_starting_reset                       |SyncPulse_31                           |     5|
2default:default
›
%s*synth2‹
w|265   |  scemi_shutdown_ctrl_in_wait_sp                              |SyncHandshake_32                       |    10|
2default:default
›
%s*synth2‹
w|266   |  scemi_shutdown_ctrl_out_finished                            |SyncHandshake_33                       |     7|
2default:default
›
%s*synth2‹
w|267   |  scemi_shutdown_ctrl_out_next                                |SyncHandshake_34                       |    12|
2default:default
›
%s*synth2‹
w|268   |  scemi_uclkgen                                               |MakeClock_35                           |     4|
2default:default
›
%s*synth2‹
w|269   |  scemi_user_reset_half                                       |SyncResetA__parameterized5             |     3|
2default:default
›
%s*synth2‹
w+------+--------------------------------------------------------------+---------------------------------------+------+
2default:default
¨
%s*synth2˜
ƒFinished Writing Synthesis Report : Time (s): cpu = 00:22:28 ; elapsed = 00:25:16 . Memory (MB): peak = 2821.391 ; gain = 2195.168
2default:default
m
%s*synth2^
JSynthesis finished with 0 errors, 0 critical warnings and 17021 warnings.
2default:default
¦
%s*synth2–
Synthesis Optimization Complete : Time (s): cpu = 00:22:28 ; elapsed = 00:25:16 . Memory (MB): peak = 2821.391 ; gain = 2195.168
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
592default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
12default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
22default:defaultZ31-138
°
!Unisim Transformation Summary:
%s111*project2ó
Þ  A total of 29 instances were transformed.
  INV => LUT1: 8 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
À
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
7352default:default2
2952default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
þ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:22:482default:default2
00:25:422default:default2
2822.3912default:default2
2089.2582default:defaultZ17-268
ÿ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
write_checkpoint: 2default:default2
00:00:052default:default2
00:00:082default:default2
2822.3912default:default2
0.0002default:defaultZ17-268
|
preport_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2822.391 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Tue Mar  1 02:56:19 20162default:defaultZ17-206