* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Nov 12 2023 01:57:53

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : arse.divseven.un1_dout_2_sqmuxa_0_i
T_31_27_wire_logic_cluster/lc_0/out
T_32_24_sp4_v_t_41
T_33_28_span4_horz_10
T_32_28_lc_trk_g0_2
T_32_28_wire_logic_cluster/lc_2/cen

T_31_27_wire_logic_cluster/lc_0/out
T_28_27_sp12_h_l_0
T_32_27_lc_trk_g1_3
T_32_27_wire_logic_cluster/lc_2/cen

End 

Net : arse.divseven.counterZ0Z_1
T_31_27_wire_logic_cluster/lc_3/out
T_31_27_lc_trk_g1_3
T_31_27_input_2_0
T_31_27_wire_logic_cluster/lc_0/in_2

T_31_27_wire_logic_cluster/lc_3/out
T_31_27_lc_trk_g0_3
T_31_27_wire_logic_cluster/lc_2/in_1

T_31_27_wire_logic_cluster/lc_3/out
T_32_27_lc_trk_g0_3
T_32_27_wire_logic_cluster/lc_5/in_0

T_31_27_wire_logic_cluster/lc_3/out
T_31_27_lc_trk_g0_3
T_31_27_wire_logic_cluster/lc_6/in_1

T_31_27_wire_logic_cluster/lc_3/out
T_31_27_lc_trk_g0_3
T_31_27_wire_logic_cluster/lc_4/in_1

T_31_27_wire_logic_cluster/lc_3/out
T_31_27_lc_trk_g0_3
T_31_27_input_2_3
T_31_27_wire_logic_cluster/lc_3/in_2

End 

Net : arse.divseven.counterZ0Z_0
T_31_27_wire_logic_cluster/lc_6/out
T_31_27_lc_trk_g1_6
T_31_27_wire_logic_cluster/lc_0/in_1

T_31_27_wire_logic_cluster/lc_6/out
T_31_27_lc_trk_g1_6
T_31_27_wire_logic_cluster/lc_2/in_3

T_31_27_wire_logic_cluster/lc_6/out
T_31_27_lc_trk_g1_6
T_31_27_wire_logic_cluster/lc_3/in_0

T_31_27_wire_logic_cluster/lc_6/out
T_31_27_lc_trk_g1_6
T_31_27_wire_logic_cluster/lc_6/in_3

T_31_27_wire_logic_cluster/lc_6/out
T_31_27_lc_trk_g1_6
T_31_27_wire_logic_cluster/lc_4/in_3

T_31_27_wire_logic_cluster/lc_6/out
T_32_27_lc_trk_g0_6
T_32_27_wire_logic_cluster/lc_5/in_3

End 

Net : arse.divseven.counterZ0Z_2
T_31_27_wire_logic_cluster/lc_4/out
T_31_27_lc_trk_g0_4
T_31_27_wire_logic_cluster/lc_0/in_0

T_31_27_wire_logic_cluster/lc_4/out
T_32_28_lc_trk_g2_4
T_32_28_wire_logic_cluster/lc_7/in_3

T_31_27_wire_logic_cluster/lc_4/out
T_31_27_lc_trk_g0_4
T_31_27_wire_logic_cluster/lc_2/in_0

T_31_27_wire_logic_cluster/lc_4/out
T_31_27_lc_trk_g0_4
T_31_27_wire_logic_cluster/lc_6/in_0

T_31_27_wire_logic_cluster/lc_4/out
T_31_27_lc_trk_g0_4
T_31_27_wire_logic_cluster/lc_4/in_0

T_31_27_wire_logic_cluster/lc_4/out
T_32_27_lc_trk_g0_4
T_32_27_wire_logic_cluster/lc_5/in_1

T_31_27_wire_logic_cluster/lc_4/out
T_31_27_lc_trk_g0_4
T_31_27_wire_logic_cluster/lc_3/in_3

End 

Net : arse.divseven.sevenZ0
T_30_27_wire_logic_cluster/lc_2/out
T_31_27_lc_trk_g1_2
T_31_27_wire_logic_cluster/lc_0/in_3

T_30_27_wire_logic_cluster/lc_2/out
T_31_27_lc_trk_g0_2
T_31_27_input_2_2
T_31_27_wire_logic_cluster/lc_2/in_2

T_30_27_wire_logic_cluster/lc_2/out
T_30_27_sp4_h_l_9
T_32_27_lc_trk_g3_4
T_32_27_input_2_5
T_32_27_wire_logic_cluster/lc_5/in_2

T_30_27_wire_logic_cluster/lc_2/out
T_31_27_lc_trk_g0_2
T_31_27_wire_logic_cluster/lc_3/in_1

T_30_27_wire_logic_cluster/lc_2/out
T_31_27_lc_trk_g0_2
T_31_27_input_2_6
T_31_27_wire_logic_cluster/lc_6/in_2

T_30_27_wire_logic_cluster/lc_2/out
T_31_27_lc_trk_g0_2
T_31_27_input_2_4
T_31_27_wire_logic_cluster/lc_4/in_2

End 

Net : arse.diveight.counterZ0Z_2
T_32_24_wire_logic_cluster/lc_5/out
T_32_25_lc_trk_g0_5
T_32_25_wire_logic_cluster/lc_4/in_3

T_32_24_wire_logic_cluster/lc_5/out
T_32_24_lc_trk_g1_5
T_32_24_wire_logic_cluster/lc_5/in_3

T_32_24_wire_logic_cluster/lc_5/out
T_32_24_lc_trk_g1_5
T_32_24_wire_logic_cluster/lc_1/in_3

End 

Net : arse.diveight.doutZ0Z_1
T_32_24_wire_logic_cluster/lc_1/out
T_33_24_lc_trk_g1_1
T_33_24_wire_io_cluster/io_1/D_OUT_1

End 

Net : arse.divseven.doutZ0Z_1
T_32_27_wire_logic_cluster/lc_5/out
T_33_28_lc_trk_g0_5
T_33_28_wire_io_cluster/io_0/D_OUT_1

End 

Net : arse.cpuclkresetZ0
T_31_25_wire_logic_cluster/lc_7/out
T_32_23_sp4_v_t_42
T_33_27_span4_horz_1
T_33_27_lc_trk_g0_1
T_33_27_wire_io_cluster/io_1/D_OUT_0

T_31_25_wire_logic_cluster/lc_7/out
T_32_24_lc_trk_g3_7
T_32_24_wire_logic_cluster/lc_5/in_1

T_31_25_wire_logic_cluster/lc_7/out
T_32_24_lc_trk_g3_7
T_32_24_wire_logic_cluster/lc_1/in_1

T_31_25_wire_logic_cluster/lc_7/out
T_31_24_lc_trk_g0_7
T_31_24_wire_logic_cluster/lc_6/in_3

T_31_25_wire_logic_cluster/lc_7/out
T_31_24_lc_trk_g0_7
T_31_24_wire_logic_cluster/lc_2/in_3

T_31_25_wire_logic_cluster/lc_7/out
T_32_25_lc_trk_g0_7
T_32_25_wire_logic_cluster/lc_4/in_1

T_31_25_wire_logic_cluster/lc_7/out
T_31_25_lc_trk_g1_7
T_31_25_wire_logic_cluster/lc_7/in_3

End 

Net : arse.cpuclkreset_RNOZ0Z_0
T_30_25_wire_logic_cluster/lc_0/out
T_31_25_lc_trk_g0_0
T_31_25_wire_logic_cluster/lc_7/in_1

End 

Net : arse.cpuresetcountZ0Z_2
T_30_26_wire_logic_cluster/lc_2/out
T_30_25_lc_trk_g0_2
T_30_25_wire_logic_cluster/lc_0/in_0

T_30_26_wire_logic_cluster/lc_2/out
T_30_25_lc_trk_g0_2
T_30_25_wire_logic_cluster/lc_2/in_0

T_30_26_wire_logic_cluster/lc_2/out
T_30_23_sp4_v_t_44
T_30_24_lc_trk_g2_4
T_30_24_input_2_4
T_30_24_wire_logic_cluster/lc_4/in_2

T_30_26_wire_logic_cluster/lc_2/out
T_30_26_lc_trk_g2_2
T_30_26_wire_logic_cluster/lc_2/in_0

End 

Net : arse.cpuresetcountZ0Z_1
T_30_25_wire_logic_cluster/lc_7/out
T_30_25_lc_trk_g2_7
T_30_25_wire_logic_cluster/lc_0/in_1

T_30_25_wire_logic_cluster/lc_7/out
T_30_25_lc_trk_g2_7
T_30_25_wire_logic_cluster/lc_2/in_1

T_30_25_wire_logic_cluster/lc_7/out
T_30_26_lc_trk_g0_7
T_30_26_wire_logic_cluster/lc_2/in_1

T_30_25_wire_logic_cluster/lc_7/out
T_30_25_lc_trk_g2_7
T_30_25_input_2_7
T_30_25_wire_logic_cluster/lc_7/in_2

T_30_25_wire_logic_cluster/lc_7/out
T_30_24_lc_trk_g0_7
T_30_24_wire_logic_cluster/lc_4/in_3

End 

Net : arse.divseven.N_41_0
T_31_27_wire_logic_cluster/lc_2/out
T_30_27_lc_trk_g2_2
T_30_27_wire_logic_cluster/lc_0/cen

End 

Net : arse.cpuresetcountZ0Z_3
T_30_24_wire_logic_cluster/lc_4/out
T_30_25_lc_trk_g0_4
T_30_25_input_2_0
T_30_25_wire_logic_cluster/lc_0/in_2

T_30_24_wire_logic_cluster/lc_4/out
T_30_25_lc_trk_g0_4
T_30_25_input_2_2
T_30_25_wire_logic_cluster/lc_2/in_2

T_30_24_wire_logic_cluster/lc_4/out
T_30_24_lc_trk_g0_4
T_30_24_wire_logic_cluster/lc_4/in_0

End 

Net : arse.cpuresetcountZ0Z_0
T_30_25_wire_logic_cluster/lc_5/out
T_30_25_lc_trk_g2_5
T_30_25_wire_logic_cluster/lc_3/in_0

T_30_25_wire_logic_cluster/lc_5/out
T_30_25_lc_trk_g2_5
T_30_25_wire_logic_cluster/lc_0/in_3

T_30_25_wire_logic_cluster/lc_5/out
T_30_25_lc_trk_g2_5
T_30_25_wire_logic_cluster/lc_2/in_3

T_30_25_wire_logic_cluster/lc_5/out
T_30_25_lc_trk_g2_5
T_30_25_wire_logic_cluster/lc_5/in_0

T_30_25_wire_logic_cluster/lc_5/out
T_30_25_lc_trk_g2_5
T_30_25_wire_logic_cluster/lc_7/in_0

T_30_25_wire_logic_cluster/lc_5/out
T_30_26_lc_trk_g0_5
T_30_26_wire_logic_cluster/lc_2/in_3

End 

Net : arse.cpuresetcount_0_0
T_30_25_wire_logic_cluster/lc_3/out
T_30_24_lc_trk_g1_3
T_30_24_wire_logic_cluster/lc_2/cen

End 

Net : arse.doingseven_RNOZ0Z_0
T_30_25_wire_logic_cluster/lc_2/out
T_30_26_lc_trk_g1_2
T_30_26_wire_logic_cluster/lc_0/in_3

End 

Net : arse.doingsevenZ0
T_30_26_wire_logic_cluster/lc_0/out
T_30_27_lc_trk_g1_0
T_30_27_wire_logic_cluster/lc_2/in_3

T_30_26_wire_logic_cluster/lc_0/out
T_30_26_lc_trk_g1_0
T_30_26_wire_logic_cluster/lc_0/in_1

End 

Net : arse.apuresetoutregZ0
T_29_32_wire_logic_cluster/lc_6/out
T_29_33_lc_trk_g1_6
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : arse.diveight.doutZ1Z_0
T_32_25_wire_logic_cluster/lc_4/out
T_33_24_lc_trk_g1_4
T_33_24_wire_io_cluster/io_1/D_OUT_0

End 

Net : arse.divseven.doutZ0Z_0
T_32_28_wire_logic_cluster/lc_7/out
T_33_28_lc_trk_g1_7
T_33_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : arse.diveight.counterZ0Z_0
T_31_24_wire_logic_cluster/lc_6/out
T_32_24_lc_trk_g1_6
T_32_24_wire_logic_cluster/lc_5/in_0

T_31_24_wire_logic_cluster/lc_6/out
T_32_24_lc_trk_g1_6
T_32_24_wire_logic_cluster/lc_1/in_0

T_31_24_wire_logic_cluster/lc_6/out
T_31_24_lc_trk_g3_6
T_31_24_wire_logic_cluster/lc_6/in_1

T_31_24_wire_logic_cluster/lc_6/out
T_31_24_lc_trk_g3_6
T_31_24_wire_logic_cluster/lc_2/in_1

End 

Net : arse.diveight.counterZ0Z_1
T_31_24_wire_logic_cluster/lc_2/out
T_31_24_lc_trk_g2_2
T_31_24_wire_logic_cluster/lc_2/in_0

T_31_24_wire_logic_cluster/lc_2/out
T_32_24_lc_trk_g1_2
T_32_24_input_2_5
T_32_24_wire_logic_cluster/lc_5/in_2

T_31_24_wire_logic_cluster/lc_2/out
T_32_24_lc_trk_g1_2
T_32_24_input_2_1
T_32_24_wire_logic_cluster/lc_1/in_2

End 

Net : PLLOUTGLOBAL
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_30_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_30_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_31_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_31_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_30_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_31_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_32_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_32_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_30_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_32_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_33_24_wire_io_cluster/io_0/outclk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_31_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_31_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_31_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_32_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_32_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_33_27_wire_io_cluster/io_0/outclk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_29_32_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_33_28_wire_io_cluster/io_0/outclk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_29_33_wire_io_cluster/io_0/outclk

End 

Net : apusync_c
T_33_23_wire_io_cluster/io_1/D_IN_0
T_32_23_sp4_h_l_1
T_31_23_lc_trk_g0_1
T_31_23_wire_logic_cluster/lc_3/in_0

End 

Net : arse.apusynclatchedZ0
T_31_23_wire_logic_cluster/lc_3/out
T_31_23_lc_trk_g1_3
T_31_23_wire_logic_cluster/lc_3/in_3

T_31_23_wire_logic_cluster/lc_3/out
T_31_22_sp12_v_t_22
T_31_25_lc_trk_g3_2
T_31_25_wire_logic_cluster/lc_7/in_0

T_31_23_wire_logic_cluster/lc_3/out
T_30_24_lc_trk_g0_3
T_30_24_wire_logic_cluster/lc_4/in_1

T_31_23_wire_logic_cluster/lc_3/out
T_31_22_sp4_v_t_38
T_30_25_lc_trk_g2_6
T_30_25_wire_logic_cluster/lc_5/in_3

T_31_23_wire_logic_cluster/lc_3/out
T_31_22_sp4_v_t_38
T_30_25_lc_trk_g2_6
T_30_25_wire_logic_cluster/lc_7/in_3

T_31_23_wire_logic_cluster/lc_3/out
T_31_22_sp4_v_t_38
T_30_26_lc_trk_g1_3
T_30_26_input_2_2
T_30_26_wire_logic_cluster/lc_2/in_2

T_31_23_wire_logic_cluster/lc_3/out
T_31_22_sp4_v_t_38
T_30_26_lc_trk_g1_3
T_30_26_wire_logic_cluster/lc_0/in_0

End 

Net : CONSTANT_ONE_NET
T_29_27_wire_logic_cluster/lc_4/out
T_28_27_sp4_h_l_0
T_32_27_sp4_h_l_0
T_33_27_span4_vert_t_14
T_33_28_lc_trk_g1_6
T_33_28_wire_io_cluster/io_0/OUT_ENB

T_29_27_wire_logic_cluster/lc_4/out
T_28_27_sp4_h_l_0
T_32_27_sp4_h_l_0
T_33_23_span4_vert_t_14
T_33_24_lc_trk_g0_6
T_33_24_wire_io_cluster/io_1/OUT_ENB

T_29_27_wire_logic_cluster/lc_4/out
T_28_27_sp4_h_l_0
T_27_27_sp4_v_t_43
T_27_31_sp4_v_t_39
T_27_33_lc_trk_g0_2
T_27_33_wire_io_cluster/io_0/D_OUT_0

T_29_27_wire_logic_cluster/lc_4/out
T_29_26_sp4_v_t_40
T_26_30_sp4_h_l_10
T_25_30_sp4_v_t_47
T_25_33_lc_trk_g1_7
T_25_33_wire_io_cluster/io_0/D_OUT_0

T_29_27_wire_logic_cluster/lc_4/out
T_29_19_sp12_v_t_23
T_18_31_sp12_h_l_0
T_17_31_sp4_h_l_1
T_16_31_sp4_v_t_42
T_16_33_lc_trk_g0_7
T_16_33_wire_io_cluster/io_1/D_OUT_0

T_29_27_wire_logic_cluster/lc_4/out
T_29_19_sp12_v_t_23
T_18_31_sp12_h_l_0
T_17_31_sp4_h_l_1
T_16_31_sp4_v_t_42
T_12_33_span4_horz_r_1
T_8_33_span4_horz_r_1
T_8_33_lc_trk_g0_1
T_8_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : arse.divseven.io_0_D_IN_0
T_33_28_wire_io_cluster/io_0/D_IN_0
T_29_28_sp12_h_l_0
T_17_28_sp12_h_l_0
T_5_28_sp12_h_l_0
T_4_16_sp12_v_t_23
T_4_16_sp4_v_t_45
T_0_20_span4_horz_1
T_0_16_span4_vert_t_12
T_0_17_lc_trk_g1_4
T_0_17_wire_gbuf/in

End 

Net : arse.un1_io_0_1_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_31_23_wire_logic_cluster/lc_3/clk

End 

Net : led7_c
T_11_33_wire_io_cluster/io_1/D_IN_0
T_9_33_span4_horz_r_2
T_5_33_span4_horz_r_2
T_5_33_lc_trk_g0_2
T_5_33_wire_io_cluster/io_0/D_OUT_0

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_31_sp12_v_t_23
T_12_31_sp12_h_l_0
T_24_31_sp12_h_l_0
T_27_31_sp4_h_l_5
T_30_31_sp4_v_t_40
T_29_32_lc_trk_g3_0
T_29_32_wire_logic_cluster/lc_6/in_3

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_31_sp12_v_t_23
T_12_31_sp12_h_l_0
T_24_31_sp12_h_l_0
T_27_31_sp4_h_l_5
T_30_27_sp4_v_t_40
T_30_23_sp4_v_t_40
T_30_25_lc_trk_g3_5
T_30_25_wire_logic_cluster/lc_5/in_1

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_31_sp12_v_t_23
T_12_31_sp12_h_l_0
T_24_31_sp12_h_l_0
T_27_31_sp4_h_l_5
T_30_27_sp4_v_t_40
T_30_23_sp4_v_t_40
T_30_25_lc_trk_g3_5
T_30_25_wire_logic_cluster/lc_7/in_1

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_31_sp12_v_t_23
T_12_31_sp12_h_l_0
T_24_31_sp12_h_l_0
T_29_31_sp4_h_l_7
T_32_27_sp4_v_t_42
T_32_23_sp4_v_t_47
T_31_26_lc_trk_g3_7
T_31_26_wire_logic_cluster/lc_4/in_0

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_23_sp12_v_t_23
T_12_23_sp12_h_l_0
T_24_23_sp12_h_l_0
T_31_23_lc_trk_g0_0
T_31_23_wire_logic_cluster/lc_3/in_1

End 

Net : led7_c_i
T_31_26_wire_logic_cluster/lc_4/out
T_30_26_lc_trk_g2_4
T_30_26_wire_logic_cluster/lc_5/s_r

T_31_26_wire_logic_cluster/lc_4/out
T_30_26_lc_trk_g2_4
T_30_26_wire_logic_cluster/lc_5/s_r

T_31_26_wire_logic_cluster/lc_4/out
T_31_25_lc_trk_g0_4
T_31_25_wire_logic_cluster/lc_5/s_r

T_31_26_wire_logic_cluster/lc_4/out
T_30_25_lc_trk_g2_4
T_30_25_wire_logic_cluster/lc_3/in_3

T_31_26_wire_logic_cluster/lc_4/out
T_31_25_sp4_v_t_40
T_31_21_sp4_v_t_45
T_30_24_lc_trk_g3_5
T_30_24_wire_logic_cluster/lc_5/s_r

End 

Net : mclkreset_c
T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_29_sp12_v_t_23
T_26_17_sp12_v_t_23
T_26_5_sp12_v_t_23
T_26_3_sp4_v_t_47
T_26_0_span4_vert_25
T_22_0_span4_horz_r_0
T_18_0_span4_horz_r_0
T_20_0_lc_trk_g1_0
T_16_0_wire_pll/RESET

End 

