Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 24 22:15:12 2019
| Host         : DESKTOP-U2FBRCJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1629 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.006        0.000                      0                 3667        0.019        0.000                      0                 3667        3.000        0.000                       0                  1635  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clkin                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.006        0.000                      0                 3667        0.094        0.000                      0                 3667        4.020        0.000                       0                  1631  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.007        0.000                      0                 3667        0.094        0.000                      0                 3667        4.020        0.000                       0                  1631  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.006        0.000                      0                 3667        0.019        0.000                      0                 3667  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.006        0.000                      0                 3667        0.019        0.000                      0                 3667  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin
  To Clock:  clkin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 1.429ns (20.412%)  route 5.572ns (79.588%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.871    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.090 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.090    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[8]
    SLICE_X66Y83         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.505     8.485    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y83         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg/C
                         clock pessimism              0.576     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X66Y83         FDRE (Setup_fdre_C_D)        0.109     9.096    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 1.416ns (20.264%)  route 5.572ns (79.736%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.077 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.077    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[5]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.095    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 1.408ns (20.173%)  route 5.572ns (79.827%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.069 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.069    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[7]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.095    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 1.332ns (19.294%)  route 5.572ns (80.706%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.993 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.993    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[6]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.095    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.312ns (19.059%)  route 5.572ns (80.941%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.973 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.973    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[4]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.095    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 1.188ns (17.575%)  route 5.572ns (82.425%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.849 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     5.849    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[3]
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg/C
                         clock pessimism              0.576     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.109     9.093    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 1.124ns (16.787%)  route 5.572ns (83.213%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.785 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.785    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[2]
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg/C
                         clock pessimism              0.576     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.109     9.093    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.456ns (7.285%)  route 5.804ns (92.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.804     5.349    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/ce_w2c
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/aclk
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0/C
                         clock pessimism              0.559     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X68Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.762    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.456ns (7.285%)  route 5.804ns (92.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.804     5.349    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/ce_w2c
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/aclk
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1/C
                         clock pessimism              0.559     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X68Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.762    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 1.007ns (15.307%)  route 5.572ns (84.693%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.668 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.668    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[1]
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg/C
                         clock pessimism              0.576     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.109     9.093    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  3.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.874%)  route 0.166ns (54.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.567    -0.597    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X63Y91         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/Q
                         net (fo=1, routed)           0.166    -0.290    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[12]
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.539    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155    -0.384    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.567    -0.597    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/aclk
    SLICE_X63Y92         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[8]/Q
                         net (fo=1, routed)           0.118    -0.338    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/D[8]
    SLICE_X66Y92         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.839    -0.834    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/aclk
    SLICE_X66Y92         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.275    -0.559    
    SLICE_X66Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.442    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.565    -0.599    FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X68Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[17]/Q
                         net (fo=1, routed)           0.119    -0.339    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[32][0]
    SLICE_X66Y87         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.836    -0.837    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/aclk
    SLICE_X66Y87         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X66Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.445    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.625%)  route 0.160ns (49.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/Q
                         net (fo=1, routed)           0.160    -0.274    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[11]
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.539    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155    -0.384    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.559%)  route 0.181ns (52.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.567    -0.597    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/aclk
    SLICE_X70Y90         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/Q
                         net (fo=1, routed)           0.181    -0.252    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[20]
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.275    -0.518    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155    -0.363    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/aclk
    SLICE_X63Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/Q
                         net (fo=2, routed)           0.063    -0.394    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/MB[9]
    SLICE_X62Y89         LUT5 (Prop_lut5_I1_O)        0.045    -0.349 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41/O
                         net (fo=1, routed)           0.000    -0.349    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41_n_0
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.837    -0.836    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                         clock pessimism              0.251    -0.585    
    SLICE_X62Y89         FDRE (Hold_fdre_C_D)         0.121    -0.464    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[0].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.595    -0.569    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X73Y93         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[0].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[0].ff_ai/Q
                         net (fo=1, routed)           0.118    -0.310    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[8]
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.870    -0.803    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1/CLK
                         clock pessimism              0.275    -0.528    
    SLICE_X76Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.426    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[2].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.597    -0.567    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X75Y93         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[2].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[2].ff_ai/Q
                         net (fo=1, routed)           0.101    -0.325    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[14]
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.870    -0.803    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1/CLK
                         clock pessimism              0.252    -0.551    
    SLICE_X76Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.442    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.371%)  route 0.168ns (50.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/Q
                         net (fo=1, routed)           0.168    -0.266    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[9]
    RAMB18_X1Y37         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X1Y37         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.539    
    RAMB18_X1Y37         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155    -0.384    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[0].gen_fdre[1].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.596    -0.568    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X75Y91         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[0].gen_fdre[1].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[0].gen_fdre[1].ff_ai/Q
                         net (fo=1, routed)           0.102    -0.325    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[1]
    SLICE_X76Y91         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.869    -0.804    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X76Y91         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1/CLK
                         clock pessimism              0.252    -0.552    
    SLICE_X76Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.443    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y36     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y36     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y37     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y37     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19     datos_dominio_frecuencia/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19     datos_dominio_frecuencia/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17     datos_dominio_tiempo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17     datos_dominio_tiempo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y86     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][3]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][3]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][4]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][13]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][14]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][15]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][9]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y87     FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][17]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y87     FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][18]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 1.429ns (20.412%)  route 5.572ns (79.588%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.871    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.090 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.090    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[8]
    SLICE_X66Y83         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.505     8.485    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y83         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg/C
                         clock pessimism              0.576     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X66Y83         FDRE (Setup_fdre_C_D)        0.109     9.097    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 1.416ns (20.264%)  route 5.572ns (79.736%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.077 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.077    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[5]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.987    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.096    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 1.408ns (20.173%)  route 5.572ns (79.827%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.069 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.069    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[7]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.987    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.096    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 1.332ns (19.294%)  route 5.572ns (80.706%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.993 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.993    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[6]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.987    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.096    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.312ns (19.059%)  route 5.572ns (80.941%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.973 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.973    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[4]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.987    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.096    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 1.188ns (17.575%)  route 5.572ns (82.425%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.849 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     5.849    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[3]
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg/C
                         clock pessimism              0.576     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.109     9.094    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 1.124ns (16.787%)  route 5.572ns (83.213%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.785 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.785    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[2]
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg/C
                         clock pessimism              0.576     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.109     9.094    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.456ns (7.285%)  route 5.804ns (92.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.804     5.349    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/ce_w2c
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/aclk
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0/C
                         clock pessimism              0.559     9.041    
                         clock uncertainty           -0.074     8.968    
    SLICE_X68Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.763    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.456ns (7.285%)  route 5.804ns (92.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.804     5.349    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/ce_w2c
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/aclk
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1/C
                         clock pessimism              0.559     9.041    
                         clock uncertainty           -0.074     8.968    
    SLICE_X68Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.763    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 1.007ns (15.307%)  route 5.572ns (84.693%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.668 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.668    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[1]
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg/C
                         clock pessimism              0.576     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.109     9.094    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  3.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.874%)  route 0.166ns (54.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.567    -0.597    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X63Y91         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/Q
                         net (fo=1, routed)           0.166    -0.290    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[12]
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.539    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155    -0.384    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.567    -0.597    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/aclk
    SLICE_X63Y92         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[8]/Q
                         net (fo=1, routed)           0.118    -0.338    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/D[8]
    SLICE_X66Y92         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.839    -0.834    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/aclk
    SLICE_X66Y92         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.275    -0.559    
    SLICE_X66Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.442    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.565    -0.599    FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X68Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[17]/Q
                         net (fo=1, routed)           0.119    -0.339    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[32][0]
    SLICE_X66Y87         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.836    -0.837    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/aclk
    SLICE_X66Y87         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X66Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.445    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.625%)  route 0.160ns (49.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/Q
                         net (fo=1, routed)           0.160    -0.274    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[11]
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.539    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155    -0.384    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.559%)  route 0.181ns (52.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.567    -0.597    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/aclk
    SLICE_X70Y90         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/Q
                         net (fo=1, routed)           0.181    -0.252    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[20]
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.275    -0.518    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155    -0.363    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/aclk
    SLICE_X63Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/Q
                         net (fo=2, routed)           0.063    -0.394    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/MB[9]
    SLICE_X62Y89         LUT5 (Prop_lut5_I1_O)        0.045    -0.349 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41/O
                         net (fo=1, routed)           0.000    -0.349    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41_n_0
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.837    -0.836    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                         clock pessimism              0.251    -0.585    
    SLICE_X62Y89         FDRE (Hold_fdre_C_D)         0.121    -0.464    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[0].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.595    -0.569    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X73Y93         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[0].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[0].ff_ai/Q
                         net (fo=1, routed)           0.118    -0.310    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[8]
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.870    -0.803    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1/CLK
                         clock pessimism              0.275    -0.528    
    SLICE_X76Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.426    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[2].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.597    -0.567    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X75Y93         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[2].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[2].ff_ai/Q
                         net (fo=1, routed)           0.101    -0.325    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[14]
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.870    -0.803    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1/CLK
                         clock pessimism              0.252    -0.551    
    SLICE_X76Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.442    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.371%)  route 0.168ns (50.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/Q
                         net (fo=1, routed)           0.168    -0.266    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[9]
    RAMB18_X1Y37         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X1Y37         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.539    
    RAMB18_X1Y37         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155    -0.384    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[0].gen_fdre[1].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.596    -0.568    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X75Y91         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[0].gen_fdre[1].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[0].gen_fdre[1].ff_ai/Q
                         net (fo=1, routed)           0.102    -0.325    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[1]
    SLICE_X76Y91         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.869    -0.804    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X76Y91         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1/CLK
                         clock pessimism              0.252    -0.552    
    SLICE_X76Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.443    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y36     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y36     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y37     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y37     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19     datos_dominio_frecuencia/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19     datos_dominio_frecuencia/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17     datos_dominio_tiempo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17     datos_dominio_tiempo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y86     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][1]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][3]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][3]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y87     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][4]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][10]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][11]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][13]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][14]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][15]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y88     FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][9]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y87     FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][17]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y87     FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][18]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 1.429ns (20.412%)  route 5.572ns (79.588%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.871    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.090 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.090    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[8]
    SLICE_X66Y83         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.505     8.485    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y83         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg/C
                         clock pessimism              0.576     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X66Y83         FDRE (Setup_fdre_C_D)        0.109     9.096    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 1.416ns (20.264%)  route 5.572ns (79.736%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.077 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.077    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[5]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.095    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 1.408ns (20.173%)  route 5.572ns (79.827%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.069 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.069    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[7]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.095    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 1.332ns (19.294%)  route 5.572ns (80.706%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.993 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.993    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[6]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.095    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.312ns (19.059%)  route 5.572ns (80.941%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.973 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.973    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[4]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.095    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 1.188ns (17.575%)  route 5.572ns (82.425%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.849 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     5.849    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[3]
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg/C
                         clock pessimism              0.576     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.109     9.093    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 1.124ns (16.787%)  route 5.572ns (83.213%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.785 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.785    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[2]
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg/C
                         clock pessimism              0.576     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.109     9.093    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.456ns (7.285%)  route 5.804ns (92.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.804     5.349    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/ce_w2c
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/aclk
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0/C
                         clock pessimism              0.559     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X68Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.762    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.456ns (7.285%)  route 5.804ns (92.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.804     5.349    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/ce_w2c
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/aclk
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1/C
                         clock pessimism              0.559     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X68Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.762    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 1.007ns (15.307%)  route 5.572ns (84.693%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.668 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.668    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[1]
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg/C
                         clock pessimism              0.576     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.109     9.093    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  3.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.874%)  route 0.166ns (54.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.567    -0.597    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X63Y91         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/Q
                         net (fo=1, routed)           0.166    -0.290    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[12]
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.539    
                         clock uncertainty            0.074    -0.464    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155    -0.309    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.567    -0.597    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/aclk
    SLICE_X63Y92         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[8]/Q
                         net (fo=1, routed)           0.118    -0.338    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/D[8]
    SLICE_X66Y92         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.839    -0.834    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/aclk
    SLICE_X66Y92         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X66Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.368    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.565    -0.599    FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X68Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[17]/Q
                         net (fo=1, routed)           0.119    -0.339    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[32][0]
    SLICE_X66Y87         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.836    -0.837    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/aclk
    SLICE_X66Y87         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X66Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.371    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.625%)  route 0.160ns (49.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/Q
                         net (fo=1, routed)           0.160    -0.274    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[11]
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.539    
                         clock uncertainty            0.074    -0.464    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155    -0.309    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.559%)  route 0.181ns (52.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.567    -0.597    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/aclk
    SLICE_X70Y90         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/Q
                         net (fo=1, routed)           0.181    -0.252    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[20]
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.275    -0.518    
                         clock uncertainty            0.074    -0.443    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155    -0.288    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/aclk
    SLICE_X63Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/Q
                         net (fo=2, routed)           0.063    -0.394    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/MB[9]
    SLICE_X62Y89         LUT5 (Prop_lut5_I1_O)        0.045    -0.349 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41/O
                         net (fo=1, routed)           0.000    -0.349    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41_n_0
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.837    -0.836    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X62Y89         FDRE (Hold_fdre_C_D)         0.121    -0.390    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[0].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.595    -0.569    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X73Y93         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[0].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[0].ff_ai/Q
                         net (fo=1, routed)           0.118    -0.310    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[8]
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.870    -0.803    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1/CLK
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.074    -0.454    
    SLICE_X76Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.352    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[2].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.597    -0.567    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X75Y93         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[2].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[2].ff_ai/Q
                         net (fo=1, routed)           0.101    -0.325    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[14]
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.870    -0.803    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1/CLK
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X76Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.368    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.371%)  route 0.168ns (50.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/Q
                         net (fo=1, routed)           0.168    -0.266    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[9]
    RAMB18_X1Y37         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X1Y37         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.539    
                         clock uncertainty            0.074    -0.464    
    RAMB18_X1Y37         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155    -0.309    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[0].gen_fdre[1].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.596    -0.568    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X75Y91         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[0].gen_fdre[1].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[0].gen_fdre[1].ff_ai/Q
                         net (fo=1, routed)           0.102    -0.325    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[1]
    SLICE_X76Y91         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.869    -0.804    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X76Y91         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1/CLK
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X76Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.369    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.044    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 1.429ns (20.412%)  route 5.572ns (79.588%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.871    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.090 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.090    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[8]
    SLICE_X66Y83         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.505     8.485    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y83         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg/C
                         clock pessimism              0.576     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X66Y83         FDRE (Setup_fdre_C_D)        0.109     9.096    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[8].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 1.416ns (20.264%)  route 5.572ns (79.736%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.077 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.077    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[5]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.095    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[5].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 1.408ns (20.173%)  route 5.572ns (79.827%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.069 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.069    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[7]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.095    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[7].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 1.332ns (19.294%)  route 5.572ns (80.706%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.993 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.993    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[6]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.095    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[6].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.312ns (19.059%)  route 5.572ns (80.941%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.754 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.754    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.973 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.973    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[4]
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.504     8.484    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y82         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg/C
                         clock pessimism              0.576     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X66Y82         FDRE (Setup_fdre_C_D)        0.109     9.095    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[4].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 1.188ns (17.575%)  route 5.572ns (82.425%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.849 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     5.849    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[3]
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg/C
                         clock pessimism              0.576     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.109     9.093    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[3].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 1.124ns (16.787%)  route 5.572ns (83.213%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.785 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.785    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[2]
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg/C
                         clock pessimism              0.576     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.109     9.093    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[2].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.456ns (7.285%)  route 5.804ns (92.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.804     5.349    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/ce_w2c
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/aclk
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0/C
                         clock pessimism              0.559     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X68Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.762    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg0
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.456ns (7.285%)  route 5.804ns (92.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.804     5.349    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/ce_w2c
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/aclk
    SLICE_X68Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1/C
                         clock pessimism              0.559     9.041    
                         clock uncertainty           -0.074     8.967    
    SLICE_X68Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.762    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_address_generator/n1024.mux10/use_mux16.use_lut6.sixteen_to_one_mux[8].use_output_reg_and_pipe_reg.reg1
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 1.007ns (15.307%)  route 5.572ns (84.693%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.629    -0.911    FFT/FFTcore/U0/i_synth/axi_wrapper/aclk
    SLICE_X67Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  FFT/FFTcore/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1103, routed)        5.572     5.117    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/ce_w2c
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.241 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async_i_9/O
                         net (fo=1, routed)           0.000     5.241    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.668 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_async/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.668    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/counter_addsub_out[1]
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.502     8.482    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/aclk
    SLICE_X66Y81         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg/C
                         clock pessimism              0.576     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.109     9.093    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/rn_0_cnt/cnt_reg[1].addsub_reg
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  3.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.874%)  route 0.166ns (54.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.567    -0.597    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X63Y91         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/Q
                         net (fo=1, routed)           0.166    -0.290    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[12]
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.539    
                         clock uncertainty            0.074    -0.464    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155    -0.309    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.567    -0.597    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/aclk
    SLICE_X63Y92         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[8]/Q
                         net (fo=1, routed)           0.118    -0.338    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/D[8]
    SLICE_X66Y92         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.839    -0.834    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/aclk
    SLICE_X66Y92         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X66Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.368    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.565    -0.599    FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X68Y87         FDRE                                         r  FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  FFT/FFTcore/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[17]/Q
                         net (fo=1, routed)           0.119    -0.339    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[32][0]
    SLICE_X66Y87         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.836    -0.837    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/aclk
    SLICE_X66Y87         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X66Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.371    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.625%)  route 0.160ns (49.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/Q
                         net (fo=1, routed)           0.160    -0.274    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[11]
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.539    
                         clock uncertainty            0.074    -0.464    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155    -0.309    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.559%)  route 0.181ns (52.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.567    -0.597    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/aclk
    SLICE_X70Y90         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/Q
                         net (fo=1, routed)           0.181    -0.252    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[20]
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X1Y36         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.275    -0.518    
                         clock uncertainty            0.074    -0.443    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155    -0.288    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/aclk
    SLICE_X63Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/scale_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/Q
                         net (fo=2, routed)           0.063    -0.394    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/MB[9]
    SLICE_X62Y89         LUT5 (Prop_lut5_I1_O)        0.045    -0.349 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41/O
                         net (fo=1, routed)           0.000    -0.349    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41_n_0
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.837    -0.836    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X62Y89         FDRE (Hold_fdre_C_D)         0.121    -0.390    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[0].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.595    -0.569    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X73Y93         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[0].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[2].gen_fdre[0].ff_ai/Q
                         net (fo=1, routed)           0.118    -0.310    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[8]
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.870    -0.803    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1/CLK
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.074    -0.454    
    SLICE_X76Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.352    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][8]_srl1
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[2].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.597    -0.567    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X75Y93         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[2].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[3].gen_fdre[2].ff_ai/Q
                         net (fo=1, routed)           0.101    -0.325    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[14]
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.870    -0.803    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X76Y93         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1/CLK
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X76Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.368    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][14]_srl1
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.371%)  route 0.168ns (50.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X62Y89         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/Q
                         net (fo=1, routed)           0.168    -0.266    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[9]
    RAMB18_X1Y37         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.880    -0.793    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X1Y37         RAMB18E1                                     r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism              0.254    -0.539    
                         clock uncertainty            0.074    -0.464    
    RAMB18_X1Y37         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155    -0.309    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[0].gen_fdre[1].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.596    -0.568    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X75Y91         FDRE                                         r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[0].gen_fdre[1].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_smaller.gen_full_slices[0].gen_fdre[1].ff_ai/Q
                         net (fo=1, routed)           0.102    -0.325    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[1]
    SLICE_X76Y91         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.869    -0.804    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X76Y91         SRL16E                                       r  FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1/CLK
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X76Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.369    FFT/FFTcore/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][1]_srl1
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.044    





