// Seed: 211324276
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri id_4,
    output wire id_5,
    output tri1 id_6
);
  wire id_8;
endmodule
module module_1 #(
    parameter id_6 = 32'd64
) (
    output uwire id_0,
    output supply1 id_1,
    output logic id_2,
    input supply1 id_3,
    output wire id_4,
    output supply0 id_5,
    input wire _id_6
);
  wire [id_6  (  id_6  ,  1 'b0 ) : -1] id_8;
  parameter id_9 = 1;
  wire id_10;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_5
  );
  assign modCall_1.id_1 = 0;
  parameter id_11 = -1;
  wire id_12;
  always_ff @(posedge 1) id_2 = id_6 <= id_10 - 1;
endmodule
