
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117074                       # Number of seconds simulated
sim_ticks                                117074380053                       # Number of ticks simulated
final_tick                               686905673187                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 202795                       # Simulator instruction rate (inst/s)
host_op_rate                                   261133                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6811519                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906540                       # Number of bytes of host memory used
host_seconds                                 17187.70                       # Real time elapsed on the host
sim_insts                                  3485585709                       # Number of instructions simulated
sim_ops                                    4488283878                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1626112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2090240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1309184                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5030272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1688576                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1688576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12704                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16330                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10228                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39299                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13192                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13192                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13889563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10933                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17853949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14213                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11182498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                42966463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15307                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10933                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14213                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40453                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14423104                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14423104                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14423104                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13889563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17853949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14213                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11182498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               57389567                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               280753910                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21111090                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18748187                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829632                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11103734                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10811393                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339710                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52672                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227843010                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119536694                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21111090                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12151103                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24167532                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5589788                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2198991                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13945143                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1823233                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    257960241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.771616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233792709     90.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096353      0.43%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2038300      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765675      0.68%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3575239      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4333105      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1044192      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          564829      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9749839      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    257960241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075194                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.425770                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226197542                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3861820                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24129979                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25046                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3745853                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061517                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134576362                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3745853                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226467900                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1790197                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1262624                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23873902                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       819763                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134465885                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87427                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       502198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177505490                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    607964670                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    607964670                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30794291                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18452                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9232                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2561754                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23432037                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4140382                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        72535                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926907                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133963469                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18452                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127212797                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79711                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20255780                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42618029                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    257960241                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.493149                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.176198                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203519761     78.90%     78.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22828020      8.85%     87.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11697561      4.53%     92.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6741426      2.61%     94.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7500955      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3756806      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1499087      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       349995      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66630      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    257960241                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233315     47.73%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180557     36.94%     84.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74923     15.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99851313     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005861      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22227205     17.47%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4119198      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127212797                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.453111                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             488795                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003842                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512954341                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154238000                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124258844                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127701592                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       222977                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3906228                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          246                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       111474                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3745853                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1213422                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        64155                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    133981922                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5840                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23432037                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4140382                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9232                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37112                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          496                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822885                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103594                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926479                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126094833                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21952909                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1117964                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26072042                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19489740                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4119133                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.449129                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124293365                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124258844                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71066793                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        163992885                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.442590                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433353                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21335472                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1834038                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254214388                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.443127                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.293093                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    211999490     83.39%     83.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15995635      6.29%     89.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12511042      4.92%     94.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469373      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3112552      1.22%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1055821      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4531101      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007537      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1531837      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254214388                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1531837                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386667235                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271715298                       # The number of ROB writes
system.switch_cpus0.timesIdled                6035795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22793669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.807539                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.807539                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.356184                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.356184                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583903220                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162061382                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142367171                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               280753910                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24235801                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19756393                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2151736                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9541795                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9179928                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2521924                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97222                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    218670166                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             136405536                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24235801                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11701852                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28807734                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6412527                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9334892                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13365105                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2148622                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    261041721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.631950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.002112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       232233987     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3077069      1.18%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2415605      0.93%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2595198      0.99%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2225181      0.85%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1228879      0.47%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          846365      0.32%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2207401      0.85%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14212036      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    261041721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086324                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.485854                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       216028389                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     12021012                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28636433                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       134384                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4221501                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4116427                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         7428                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     164644842                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        58903                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4221501                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       216329027                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        8338053                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2383447                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28479057                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1290634                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164401927                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          301                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        490005                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       656173                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3664                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    229802546                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    766254732                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    766254732                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    190828924                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        38973622                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36850                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18668                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4152864                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15935848                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8972338                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       354907                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1973455                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         163814718                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36849                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        155496064                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        90086                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22675003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46926108                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          485                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    261041721                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.595675                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.300818                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    195434795     74.87%     74.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     27660382     10.60%     85.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13950890      5.34%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9075476      3.48%     94.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7444588      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2930075      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3600231      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       884911      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        60373      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    261041721                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1088553     74.83%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        168108     11.56%     86.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       198099     13.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128744855     82.80%     82.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2269283      1.46%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18182      0.01%     84.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15536143      9.99%     94.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8927601      5.74%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     155496064                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553852                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1454760                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009356                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    573578695                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    186527374                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    151199871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     156950824                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       169166                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2045085                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          808                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       150327                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          682                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4221501                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        7487887                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       350669                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    163851567                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1964                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15935848                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8972338                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18667                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        275112                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        15390                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          808                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1282052                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1202514                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2484566                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    152582130                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     15391058                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2913934                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24318311                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21768001                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8927253                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.543473                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             151203549                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            151199871                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89781331                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241743088                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.538549                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371392                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    113443456                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    138891896                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24970551                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2175544                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    256820220                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540814                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.395245                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    200428705     78.04%     78.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26411770     10.28%     88.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12246717      4.77%     93.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5462226      2.13%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4133977      1.61%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1761888      0.69%     97.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1747738      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1249354      0.49%     98.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3377845      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    256820220                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    113443456                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     138891896                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22712774                       # Number of memory references committed
system.switch_cpus1.commit.loads             13890763                       # Number of loads committed
system.switch_cpus1.commit.membars              18182                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19917741                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        124982859                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2737312                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3377845                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           417304822                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          331946481                       # The number of ROB writes
system.switch_cpus1.timesIdled                3206782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19712189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          113443456                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            138891896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    113443456                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.474836                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.474836                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.404067                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.404067                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       690128164                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      208121511                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      156568789                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36364                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               280753910                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23061918                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18850955                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2253942                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9653093                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9070795                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2367658                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       102252                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    222453709                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129460087                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23061918                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11438453                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26990020                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6222810                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5218201                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13627098                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2255272                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    258592956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.957420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       231602936     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1299936      0.50%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1977345      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2705856      1.05%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2775969      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2317864      0.90%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1318683      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1942250      0.75%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12652117      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    258592956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082143                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.461116                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       219911762                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7780383                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26918958                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        51063                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3930787                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3809515                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          233                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158663996                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3930787                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       220531385                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1511372                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4705830                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26361302                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1552277                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158562990                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1720                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        350258                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       619617                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1567                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    220338791                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    737915134                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    737915134                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    190728602                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        29610189                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        44049                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        25431                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4507758                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15081145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8257885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145112                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1788553                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         158345765                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        44022                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150331203                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30594                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17800519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     42086097                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6786                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    258592956                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581343                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270513                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    195004851     75.41%     75.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25938944     10.03%     85.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13421297      5.19%     90.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10082770      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7843810      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3152242      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2006077      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1015277      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       127688      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    258592956                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          27041     10.16%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         97960     36.80%     46.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141191     53.04%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125951051     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2323515      1.55%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18618      0.01%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13841487      9.21%     94.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8196532      5.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150331203                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.535455                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             266192                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001771                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    559552148                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    176190696                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148058602                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150597395                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       349235                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2495234                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          390                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       191511                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           34                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3930787                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1194136                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       141245                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    158389788                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        72846                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15081145                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8257885                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        25404                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        104487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          390                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1314082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1275676                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2589758                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148273447                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13047394                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2057756                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21241895                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20967855                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8194501                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.528126                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148058718                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148058602                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85219693                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        228281074                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.527361                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.373310                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    111702262                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    137286053                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21113287                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        37236                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2291184                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    254662169                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.539091                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.388793                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    198530089     77.96%     77.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     27677495     10.87%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10521348      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5072030      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4202596      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2512782      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2125132      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       940890      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3079807      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    254662169                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    111702262                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     137286053                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20652285                       # Number of memory references committed
system.switch_cpus2.commit.loads             12585911                       # Number of loads committed
system.switch_cpus2.commit.membars              18618                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19690831                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        123743893                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2801227                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3079807                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           409981702                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          320729777                       # The number of ROB writes
system.switch_cpus2.timesIdled                3466988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               22160954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          111702262                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            137286053                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    111702262                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.513413                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.513413                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.397865                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.397865                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       668287849                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205438839                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147643562                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         37236                       # number of misc regfile writes
system.l2.replacements                          39300                       # number of replacements
system.l2.tagsinuse                      32767.992029                       # Cycle average of tags in use
system.l2.total_refs                          1354870                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72068                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.799883                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           647.000859                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.174815                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5323.150480                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.190400                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   7123.615318                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.408176                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4271.227744                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4776.275270                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6049.405627                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4553.543340                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019745                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000280                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.162450                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000219                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.217395                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000226                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.130348                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.145760                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.184613                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.138963                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        38498                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        94054                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        48304                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  180856                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            56959                       # number of Writeback hits
system.l2.Writeback_hits::total                 56959                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        38498                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        94054                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        48304                       # number of demand (read+write) hits
system.l2.demand_hits::total                   180856                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        38498                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        94054                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        48304                       # number of overall hits
system.l2.overall_hits::total                  180856                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12704                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16330                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10228                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 39299                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12704                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16330                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10228                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39299                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12704                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16330                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10228                       # number of overall misses
system.l2.overall_misses::total                 39299                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2432829                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2130636796                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1638683                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2774439404                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2169274                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1724315976                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6635632962                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2432829                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2130636796                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1638683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2774439404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2169274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1724315976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6635632962                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2432829                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2130636796                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1638683                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2774439404                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2169274                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1724315976                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6635632962                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51202                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       110384                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        58532                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              220155                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        56959                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             56959                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51202                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       110384                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        58532                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               220155                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51202                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       110384                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        58532                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              220155                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.248115                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.147938                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.174742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.178506                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.248115                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.147938                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.174742                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.178506                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.248115                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.147938                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.174742                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.178506                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 173773.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167713.853589                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 163868.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 169898.310104                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 166867.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 168587.795855                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 168849.918878                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 173773.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167713.853589                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 163868.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 169898.310104                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 166867.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 168587.795855                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168849.918878                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 173773.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167713.853589                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 163868.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 169898.310104                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 166867.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 168587.795855                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168849.918878                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13192                       # number of writebacks
system.l2.writebacks::total                     13192                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12704                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16330                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10228                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            39299                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39299                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39299                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1617701                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1390358497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1056272                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1823834576                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1410739                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1128195172                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4346472957                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1617701                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1390358497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1056272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1823834576                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1410739                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1128195172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4346472957                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1617701                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1390358497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1056272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1823834576                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1410739                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1128195172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4346472957                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248115                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.147938                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.174742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.178506                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.248115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.147938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.174742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.178506                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.248115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.147938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.174742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.178506                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 115550.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109442.576905                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 105627.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111686.134476                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 108518.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110304.572937                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 110600.090511                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 115550.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109442.576905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 105627.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 111686.134476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 108518.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 110304.572937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110600.090511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 115550.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109442.576905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 105627.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 111686.134476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 108518.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 110304.572937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110600.090511                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.983832                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013977244                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874264.776340                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.983832                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866961                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13945128                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13945128                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13945128                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13945128                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13945128                       # number of overall hits
system.cpu0.icache.overall_hits::total       13945128                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2808207                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2808207                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2808207                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2808207                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2808207                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2808207                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13945143                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13945143                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13945143                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13945143                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13945143                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13945143                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 187213.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 187213.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 187213.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 187213.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 187213.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 187213.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2564429                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2564429                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2564429                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2564429                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2564429                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2564429                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183173.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 183173.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 183173.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 183173.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 183173.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 183173.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51202                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246959964                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51458                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4799.253061                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   206.713247                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    49.286753                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.807474                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.192526                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20050674                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20050674                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9236                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9236                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24061108                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24061108                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24061108                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24061108                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       183851                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       183851                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       183851                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        183851                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       183851                       # number of overall misses
system.cpu0.dcache.overall_misses::total       183851                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  19103582771                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19103582771                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19103582771                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19103582771                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19103582771                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19103582771                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20234525                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20234525                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24244959                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24244959                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24244959                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24244959                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009086                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009086                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007583                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007583                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007583                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007583                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103907.962268                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103907.962268                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103907.962268                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103907.962268                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103907.962268                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103907.962268                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10762                       # number of writebacks
system.cpu0.dcache.writebacks::total            10762                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       132649                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       132649                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       132649                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       132649                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       132649                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       132649                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51202                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51202                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51202                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51202                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51202                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51202                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4761997544                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4761997544                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4761997544                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4761997544                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4761997544                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4761997544                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002112                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002112                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002112                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002112                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93004.131557                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93004.131557                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93004.131557                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93004.131557                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93004.131557                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93004.131557                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               546.676824                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1092083071                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1996495.559415                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.676824                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          537                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015508                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.860577                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.876085                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13365094                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13365094                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13365094                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13365094                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13365094                       # number of overall hits
system.cpu1.icache.overall_hits::total       13365094                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.cpu1.icache.overall_misses::total           11                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1975039                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1975039                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1975039                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1975039                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1975039                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1975039                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13365105                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13365105                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13365105                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13365105                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13365105                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13365105                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       179549                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       179549                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       179549                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       179549                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       179549                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       179549                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1722845                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1722845                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1722845                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1722845                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1722845                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1722845                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172284.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172284.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172284.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172284.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172284.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172284.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                110384                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206072253                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                110640                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1862.547478                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.607491                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.392509                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916436                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083564                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11869534                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11869534                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8785437                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8785437                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18503                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18503                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18182                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18182                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20654971                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20654971                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20654971                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20654971                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       467618                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       467618                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           88                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       467706                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        467706                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       467706                       # number of overall misses
system.cpu1.dcache.overall_misses::total       467706                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  42947828129                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  42947828129                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7036622                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7036622                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  42954864751                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  42954864751                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  42954864751                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  42954864751                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     12337152                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12337152                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8785525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8785525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21122677                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21122677                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21122677                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21122677                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.037903                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037903                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022142                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022142                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022142                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022142                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 91843.830069                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91843.830069                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 79961.613636                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79961.613636                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 91841.594401                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91841.594401                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 91841.594401                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91841.594401                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19409                       # number of writebacks
system.cpu1.dcache.writebacks::total            19409                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       357234                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       357234                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           88                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           88                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       357322                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       357322                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       357322                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       357322                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       110384                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       110384                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       110384                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       110384                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       110384                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       110384                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9255142750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9255142750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9255142750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9255142750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9255142750                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9255142750                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008947                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008947                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005226                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005226                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005226                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005226                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83844.966209                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83844.966209                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 83844.966209                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83844.966209                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 83844.966209                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83844.966209                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               492.998351                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1095364360                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2221834.401623                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.998351                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          480                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020831                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.769231                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.790061                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13627084                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13627084                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13627084                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13627084                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13627084                       # number of overall hits
system.cpu2.icache.overall_hits::total       13627084                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2462349                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2462349                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2462349                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2462349                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2462349                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2462349                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13627098                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13627098                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13627098                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13627098                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13627098                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13627098                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 175882.071429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 175882.071429                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 175882.071429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 175882.071429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 175882.071429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 175882.071429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2277645                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2277645                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2277645                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2277645                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2277645                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2277645                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 175203.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 175203.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 175203.461538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 175203.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 175203.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 175203.461538                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 58532                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               186283790                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 58788                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3168.738348                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.562871                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.437129                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912355                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087645                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9573363                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9573363                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8025019                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8025019                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19730                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19730                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18618                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18618                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17598382                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17598382                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17598382                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17598382                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       170108                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       170108                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3058                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3058                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       173166                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        173166                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       173166                       # number of overall misses
system.cpu2.dcache.overall_misses::total       173166                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17803692491                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17803692491                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    443629081                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    443629081                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18247321572                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18247321572                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18247321572                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18247321572                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9743471                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9743471                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8028077                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8028077                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18618                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18618                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17771548                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17771548                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17771548                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17771548                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017459                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017459                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000381                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000381                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009744                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009744                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009744                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009744                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 104661.112299                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104661.112299                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 145071.641923                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 145071.641923                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 105374.736218                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105374.736218                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 105374.736218                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105374.736218                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       353178                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 88294.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        26788                       # number of writebacks
system.cpu2.dcache.writebacks::total            26788                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       111576                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       111576                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3058                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3058                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       114634                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       114634                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       114634                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       114634                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        58532                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        58532                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        58532                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        58532                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        58532                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        58532                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4995587528                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4995587528                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4995587528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4995587528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4995587528                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4995587528                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003294                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003294                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003294                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003294                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 85347.972528                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85347.972528                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 85347.972528                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85347.972528                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 85347.972528                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85347.972528                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
