

================================================================
== Vitis HLS Report for 'attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4'
================================================================
* Date:           Tue May 27 19:57:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.727 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       31|       31|  0.103 us|  0.103 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_3_VITIS_LOOP_32_4  |       29|       29|        27|          1|          1|     4|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1498|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    26|     1067|    1897|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|      72|    -|
|Register             |        -|     -|      576|      96|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    26|     1643|    3563|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------------+---------+----+------+------+-----+
    |               Instance              |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+---------------------------------+---------+----+------+------+-----+
    |dexp_64ns_64ns_64_20_full_dsp_1_U21  |dexp_64ns_64ns_64_20_full_dsp_1  |        0|  26|  1067|  1897|    0|
    |sitodp_32ns_64_4_no_dsp_1_U20        |sitodp_32ns_64_4_no_dsp_1        |        0|   0|     0|     0|    0|
    +-------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                                |                                 |        0|  26|  1067|  1897|    0|
    +-------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln31_1_fu_192_p2       |         +|   0|  0|   10|           3|           1|
    |add_ln31_fu_208_p2         |         +|   0|  0|    9|           2|           1|
    |add_ln486_fu_352_p2        |         +|   0|  0|   19|          12|          11|
    |result_1_fu_444_p2         |         -|   0|  0|   39|           1|          32|
    |sub_ln18_fu_366_p2         |         -|   0|  0|   18|          10|          11|
    |and_ln30_fu_226_p2         |       and|   0|  0|    2|           1|           1|
    |cond60_fu_240_p2           |      icmp|   0|  0|    9|           2|           1|
    |empty_fu_246_p2            |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln31_fu_186_p2        |      icmp|   0|  0|   12|           3|           4|
    |icmp_ln32_fu_214_p2        |      icmp|   0|  0|   10|           2|           3|
    |lshr_ln18_fu_392_p2        |      lshr|   0|  0|  460|         137|         137|
    |or_ln33_fu_282_p2          |        or|   0|  0|    2|           1|           1|
    |qk_scaled_exp_4_fu_504_p3  |    select|   0|  0|   32|           1|          32|
    |qk_scaled_exp_5_fu_497_p3  |    select|   0|  0|   32|           1|          32|
    |qk_scaled_exp_6_fu_490_p3  |    select|   0|  0|   32|           1|          32|
    |qk_scaled_exp_7_fu_483_p3  |    select|   0|  0|   32|           1|          32|
    |result_2_fu_449_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln18_fu_376_p3      |    select|   0|  0|   12|           1|          12|
    |select_ln31_fu_232_p3      |    select|   0|  0|    2|           1|           2|
    |select_ln32_fu_288_p3      |    select|   0|  0|    3|           1|           3|
    |select_ln33_1_fu_462_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln33_2_fu_469_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln33_3_fu_476_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln33_4_fu_252_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln33_5_fu_260_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln33_6_fu_268_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln33_fu_455_p3      |    select|   0|  0|   32|           1|          32|
    |val_fu_424_p3              |    select|   0|  0|   32|           1|          32|
    |shl_ln18_fu_398_p2         |       shl|   0|  0|  460|         137|         137|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln30_fu_220_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln33_fu_276_p2         |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1498|         332|         780|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten48_load  |   9|          2|    3|          6|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_100                                |   9|          2|    2|          4|
    |indvar_flatten48_fu_104                 |   9|          2|    3|          6|
    |j_fu_80                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cond60_reg_600                     |   1|   0|    1|          0|
    |conv_reg_621                       |  64|   0|   64|          0|
    |dc_reg_626                         |  64|   0|   64|          0|
    |i_fu_100                           |   2|   0|    2|          0|
    |icmp_ln31_reg_596                  |   1|   0|    1|          0|
    |indvar_flatten48_fu_104            |   3|   0|    3|          0|
    |j_fu_80                            |   2|   0|    2|          0|
    |or_ln33_reg_613                    |   1|   0|    1|          0|
    |qk_scaled_exp_1_fu_88              |  32|   0|   32|          0|
    |qk_scaled_exp_2_fu_92              |  32|   0|   32|          0|
    |qk_scaled_exp_3_fu_96              |  32|   0|   32|          0|
    |qk_scaled_exp_fu_84                |  32|   0|   32|          0|
    |select_ln33_6_reg_608              |  32|   0|   32|          0|
    |val_reg_636                        |  32|   0|   32|          0|
    |xs_sign_reg_631                    |   1|   0|    1|          0|
    |cond60_reg_600                     |  64|  32|    1|          0|
    |icmp_ln31_reg_596                  |  64|  32|    1|          0|
    |or_ln33_reg_613                    |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 576|  96|  387|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4|  return value|
|qk_scaled_1_reload          |   in|   32|     ap_none|                                  qk_scaled_1_reload|        scalar|
|qk_scaled_reload            |   in|   32|     ap_none|                                    qk_scaled_reload|        scalar|
|qk_scaled_3_reload          |   in|   32|     ap_none|                                  qk_scaled_3_reload|        scalar|
|qk_scaled_2_reload          |   in|   32|     ap_none|                                  qk_scaled_2_reload|        scalar|
|qk_scaled_exp_3_out         |  out|   32|      ap_vld|                                 qk_scaled_exp_3_out|       pointer|
|qk_scaled_exp_3_out_ap_vld  |  out|    1|      ap_vld|                                 qk_scaled_exp_3_out|       pointer|
|qk_scaled_exp_2_out         |  out|   32|      ap_vld|                                 qk_scaled_exp_2_out|       pointer|
|qk_scaled_exp_2_out_ap_vld  |  out|    1|      ap_vld|                                 qk_scaled_exp_2_out|       pointer|
|qk_scaled_exp_1_out         |  out|   32|      ap_vld|                                 qk_scaled_exp_1_out|       pointer|
|qk_scaled_exp_1_out_ap_vld  |  out|    1|      ap_vld|                                 qk_scaled_exp_1_out|       pointer|
|qk_scaled_exp_out           |  out|   32|      ap_vld|                                   qk_scaled_exp_out|       pointer|
|qk_scaled_exp_out_ap_vld    |  out|    1|      ap_vld|                                   qk_scaled_exp_out|       pointer|
+----------------------------+-----+-----+------------+----------------------------------------------------+--------------+

